16:44:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\488\CPRE-488-Labs\MP-0\MP-0-vitis-2\temp_xsdb_launch_script.tcl
16:44:40 INFO  : Registering command handlers for Vitis TCF services
16:44:42 INFO  : XSCT server has started successfully.
16:44:42 INFO  : Platform repository initialization has completed.
16:44:44 INFO  : plnx-install-location is set to ''
16:44:44 INFO  : Successfully done setting XSCT server connection channel  
16:44:44 INFO  : Successfully done query RDI_DATADIR 
16:44:44 INFO  : Successfully done setting workspace for the tool. 
16:45:28 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:45:28 INFO  : Result from executing command 'getPlatforms': 
16:45:29 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:45:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
16:48:39 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/bitstream/design_1_wrapper.bit"
16:49:25 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:49:25 INFO  : Result from executing command 'getPlatforms': C:\Users\cihem\488\CPRE-488-Labs\MP-0\MP-0-vitis-2\design_1_wrapper\export\design_1_wrapper\design_1_wrapper.xpfm|C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:49:25 INFO  : Checking for BSP changes to sync application flags for project 'fuckingShit'...
16:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:36 INFO  : Jtag cable 'Digilent Zed 210248B18A36' is selected.
16:49:36 INFO  : 'jtag frequency' command is executed.
16:49:36 INFO  : Context for 'APU' is selected.
16:49:36 INFO  : System reset is completed.
16:49:39 INFO  : 'after 3000' command is executed.
16:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
16:49:42 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/bitstream/design_1_wrapper.bit"
16:49:42 INFO  : Context for 'APU' is selected.
16:49:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:42 INFO  : Context for 'APU' is selected.
16:49:42 INFO  : Sourcing of 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/psinit/ps7_init.tcl' is done.
16:49:42 INFO  : 'ps7_init' command is executed.
16:49:42 INFO  : 'ps7_post_config' command is executed.
16:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:42 INFO  : The application 'C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/Debug/fuckingShit.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}
fpga -file C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/488/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/Debug/fuckingShit.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:42 INFO  : 'con' command is executed.
16:49:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:42 INFO  : Launch script is exported to file 'C:\Users\cihem\488\CPRE-488-Labs\MP-0\MP-0-vitis-2\.sdk\launch_scripts\single_application_debug\systemdebugger_fuckingshit_system_standalone.tcl'
16:55:36 INFO  : Disconnected from the channel tcfchan#1.
12:27:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis-2\temp_xsdb_launch_script.tcl
12:27:02 INFO  : XSCT server has started successfully.
12:27:02 INFO  : Successfully done setting XSCT server connection channel  
12:27:02 INFO  : plnx-install-location is set to ''
12:27:02 INFO  : Successfully done setting workspace for the tool. 
12:27:04 INFO  : Registering command handlers for Vitis TCF services
12:27:04 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


12:27:04 INFO  : Platform repository initialization has completed.
12:27:04 INFO  : Successfully done query RDI_DATADIR 
12:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
12:47:36 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/bitstream/design_1_wrapper.bit"
12:47:59 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:47:59 INFO  : Result from executing command 'getPlatforms': 
12:47:59 INFO  : Checking for BSP changes to sync application flags for project 'fuckingShit'...
12:48:52 INFO  : Checking for BSP changes to sync application flags for project 'fuckingShit'...
12:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:00 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
12:49:00 INFO  : 'jtag frequency' command is executed.
12:49:00 INFO  : Context for 'APU' is selected.
12:49:00 INFO  : System reset is completed.
12:49:03 INFO  : 'after 3000' command is executed.
12:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
12:49:05 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/bitstream/design_1_wrapper.bit"
12:49:05 INFO  : Context for 'APU' is selected.
12:49:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:05 INFO  : Context for 'APU' is selected.
12:49:05 INFO  : Sourcing of 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/psinit/ps7_init.tcl' is done.
12:49:06 INFO  : 'ps7_init' command is executed.
12:49:06 INFO  : 'ps7_post_config' command is executed.
12:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:06 INFO  : The application 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/Debug/fuckingShit.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/Debug/fuckingShit.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:06 INFO  : 'con' command is executed.
12:49:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:49:06 INFO  : Launch script is exported to file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis-2\.sdk\launch_scripts\single_application_debug\systemdebugger_fuckingshit_system_standalone.tcl'
13:29:11 INFO  : Checking for BSP changes to sync application flags for project 'fuckingShit'...
13:29:20 INFO  : Disconnected from the channel tcfchan#1.
13:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:34 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
13:29:34 INFO  : 'jtag frequency' command is executed.
13:29:34 INFO  : Context for 'APU' is selected.
13:29:34 INFO  : System reset is completed.
13:29:37 INFO  : 'after 3000' command is executed.
13:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
13:29:39 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/bitstream/design_1_wrapper.bit"
13:29:39 INFO  : Context for 'APU' is selected.
13:29:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:39 INFO  : Context for 'APU' is selected.
13:29:39 INFO  : Sourcing of 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/psinit/ps7_init.tcl' is done.
13:29:39 INFO  : 'ps7_init' command is executed.
13:29:39 INFO  : 'ps7_post_config' command is executed.
13:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:39 INFO  : The application 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/Debug/fuckingShit.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/Debug/fuckingShit.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:40 INFO  : 'con' command is executed.
13:29:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:29:40 INFO  : Launch script is exported to file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis-2\.sdk\launch_scripts\single_application_debug\systemdebugger_fuckingshit_system_standalone.tcl'
13:34:28 INFO  : Checking for BSP changes to sync application flags for project 'fuckingShit'...
13:34:30 INFO  : Disconnected from the channel tcfchan#3.
13:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:31 INFO  : Jtag cable 'Digilent Zed 210248B9DA75' is selected.
13:34:31 INFO  : 'jtag frequency' command is executed.
13:34:31 INFO  : Context for 'APU' is selected.
13:34:31 INFO  : System reset is completed.
13:34:34 INFO  : 'after 3000' command is executed.
13:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}' command is executed.
13:34:36 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/bitstream/design_1_wrapper.bit"
13:34:36 INFO  : Context for 'APU' is selected.
13:34:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:34:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:36 INFO  : Context for 'APU' is selected.
13:34:36 INFO  : Sourcing of 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/psinit/ps7_init.tcl' is done.
13:34:36 INFO  : 'ps7_init' command is executed.
13:34:36 INFO  : 'ps7_post_config' command is executed.
13:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:37 INFO  : The application 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/Debug/fuckingShit.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA75" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA75-23727093-0"}
fpga -file C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis-2/fuckingShit/Debug/fuckingShit.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:37 INFO  : 'con' command is executed.
13:34:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:34:37 INFO  : Launch script is exported to file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis-2\.sdk\launch_scripts\single_application_debug\systemdebugger_fuckingshit_system_standalone.tcl'
13:36:38 INFO  : Checking for BSP changes to sync application flags for project 'fuckingShit'...
