Analysis & Synthesis report for PipelineUniProcessor
Mon Nov 23 16:07:03 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Source assignments for lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated
 10. Source assignments for lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated
 11. Parameter Settings for User Entity Instance: lpm_ram_dp1:inst1|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: lpm_rom0:inst|altsyncram:altsyncram_component
 13. altsyncram Parameter Settings by Entity Instance
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Mon Nov 23 16:07:03 2009    ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; PipelineUniProcessor                     ;
; Top-level Entity Name         ; InstMem                                  ;
; Family                        ; Stratix III                              ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 1                                        ;
;     Memory ALUTs              ; 0                                        ;
;     Dedicated logic registers ; 0                                        ;
; Total registers               ; 0                                        ;
; Total pins                    ; 97                                       ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 2,048                                    ;
; DSP block 18-bit elements     ; 0                                        ;
; Total PLLs                    ; 0                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+----------------------------------------------------------------+--------------------+----------------------+
; Option                                                         ; Setting            ; Default Value        ;
+----------------------------------------------------------------+--------------------+----------------------+
; Top-level entity name                                          ; InstMem            ; PipelineUniProcessor ;
; Family name                                                    ; Stratix III        ; Stratix II           ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                      ;
; Resynthesis Optimization Effort                                ; Normal             ;                      ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                      ;
; Use Generated Physical Constraints File                        ; On                 ;                      ;
; Use smart compilation                                          ; Off                ; Off                  ;
; Restructure Multiplexers                                       ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                  ;
; Preserve fewer node names                                      ; On                 ; On                   ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                  ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                   ; VHDL93             ; VHDL93               ;
; State Machine Processing                                       ; Auto               ; Auto                 ;
; Safe State Machine                                             ; Off                ; Off                  ;
; Extract Verilog State Machines                                 ; On                 ; On                   ;
; Extract VHDL State Machines                                    ; On                 ; On                   ;
; Ignore Verilog initial constructs                              ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                   ;
; Parallel Synthesis                                             ; Off                ; Off                  ;
; DSP Block Balancing                                            ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                             ; On                 ; On                   ;
; Power-Up Don't Care                                            ; On                 ; On                   ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                  ;
; Remove Duplicate Registers                                     ; On                 ; On                   ;
; Ignore CARRY Buffers                                           ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                  ;
; Ignore LCELL Buffers                                           ; Off                ; Off                  ;
; Ignore SOFT Buffers                                            ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                  ;
; Optimization Technique                                         ; Balanced           ; Balanced             ;
; Carry Chain Length                                             ; 70                 ; 70                   ;
; Auto Carry Chains                                              ; On                 ; On                   ;
; Auto Open-Drain Pins                                           ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                  ;
; Auto ROM Replacement                                           ; On                 ; On                   ;
; Auto RAM Replacement                                           ; On                 ; On                   ;
; Auto DSP Block Replacement                                     ; On                 ; On                   ;
; Auto Shift Register Replacement                                ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                  ; On                 ; On                   ;
; Strict RAM Replacement                                         ; Off                ; Off                  ;
; Allow Synchronous Control Signals                              ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                  ;
; Auto RAM Block Balancing                                       ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                  ;
; Auto Resource Sharing                                          ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                  ;
; Timing-Driven Synthesis                                        ; Off                ; Off                  ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                  ;
; Synchronization Register Chain Length                          ; 2                  ; 2                    ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation   ;
; HDL message level                                              ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                  ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                  ;
; Clock MUX Protection                                           ; On                 ; On                   ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                  ;
; Block Design Naming                                            ; Auto               ; Auto                 ;
; SDC constraint protection                                      ; Off                ; Off                  ;
; Synthesis Effort                                               ; Auto               ; Auto                 ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                   ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium               ;
+----------------------------------------------------------------+--------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; MemContentInstance/IMemPipe.mif  ; yes             ; User Memory Initialization File    ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/MemContentInstance/IMemPipe.mif ;
; InstMem.bdf                      ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstMem.bdf                     ;
; lpm_ram_dp1.vhd                  ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/lpm_ram_dp1.vhd                 ;
; lpm_rom0.vhd                     ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/lpm_rom0.vhd                    ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                                          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altrom.inc                                                             ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altram.inc                                                             ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                                           ;
; altqpram.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altqpram.inc                                                           ;
; db/altsyncram_aor1.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_aor1.tdf          ;
; db/altsyncram_seb1.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_seb1.tdf          ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 1         ;
;     -- Combinational ALUTs                    ; 1         ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 0         ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 0         ;
;     -- Due to unpartnered combinational logic ; 0         ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 1         ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 0         ;
;     -- 6 input functions                      ; 0         ;
;     -- 5 input functions                      ; 0         ;
;     -- 4 input functions                      ; 0         ;
;     -- <=3 input functions                    ; 1         ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 1         ;
;     -- extended LUT mode                      ; 0         ;
;     -- arithmetic mode                        ; 0         ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 1         ;
;                                               ;           ;
; Total registers                               ; 0         ;
;     -- Dedicated logic registers              ; 0         ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
; Estimated ALMs:  partially or completely used ; 1         ;
;                                               ;           ;
; I/O pins                                      ; 97        ;
; Total MLAB memory bits                        ; 0         ;
; Total block memory bits                       ; 2048      ;
; Maximum fan-out node                          ; CLK~input ;
; Maximum fan-out                               ; 64        ;
; Total fan-out                                 ; 577       ;
; Average fan-out                               ; 2.23      ;
+-----------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; |InstMem                                  ; 1 (1)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 97   ; 0            ; |InstMem                                                                                  ; work         ;
;    |lpm_ram_dp1:inst1|                    ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |InstMem|lpm_ram_dp1:inst1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_aor1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated ; work         ;
;    |lpm_rom0:inst|                        ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |InstMem|lpm_rom0:inst                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_seb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated     ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; Name                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                               ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; ./MemContentInstance/IMemPipe.mif ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 32           ; 32           ; --           ; --           ; 1024 ; ./MemContentInstance/IMemPipe.mif ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dp1:inst1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-----------------------+
; Parameter Name                     ; Value                             ; Type                  ;
+------------------------------------+-----------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped               ;
; WIDTH_A                            ; 32                                ; Signed Integer        ;
; WIDTHAD_A                          ; 5                                 ; Signed Integer        ;
; NUMWORDS_A                         ; 32                                ; Signed Integer        ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped               ;
; WIDTH_B                            ; 32                                ; Signed Integer        ;
; WIDTHAD_B                          ; 5                                 ; Signed Integer        ;
; NUMWORDS_B                         ; 32                                ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0                            ; Untyped               ;
; OUTDATA_REG_B                      ; CLOCK0                            ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped               ;
; BYTE_SIZE                          ; 8                                 ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped               ;
; INIT_FILE                          ; ./MemContentInstance/IMemPipe.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                            ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                            ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped               ;
; ENABLE_ECC                         ; FALSE                             ; Untyped               ;
; DEVICE_FAMILY                      ; Stratix III                       ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_aor1                   ; Untyped               ;
+------------------------------------+-----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom0:inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------+
; Parameter Name                     ; Value                             ; Type              ;
+------------------------------------+-----------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped           ;
; OPERATION_MODE                     ; ROM                               ; Untyped           ;
; WIDTH_A                            ; 32                                ; Signed Integer    ;
; WIDTHAD_A                          ; 5                                 ; Signed Integer    ;
; NUMWORDS_A                         ; 32                                ; Signed Integer    ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped           ;
; WIDTH_B                            ; 1                                 ; Untyped           ;
; WIDTHAD_B                          ; 1                                 ; Untyped           ;
; NUMWORDS_B                         ; 1                                 ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped           ;
; BYTE_SIZE                          ; 8                                 ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped           ;
; INIT_FILE                          ; ./MemContentInstance/IMemPipe.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped           ;
; ENABLE_ECC                         ; FALSE                             ; Untyped           ;
; DEVICE_FAMILY                      ; Stratix III                       ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_seb1                   ; Untyped           ;
+------------------------------------+-----------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 2                                                 ;
; Entity Instance                           ; lpm_ram_dp1:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 32                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 32                                                ;
;     -- NUMWORDS_B                         ; 32                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; lpm_rom0:inst|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 32                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Nov 23 16:06:57 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor
Warning: Can't analyze file -- file F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstMemCore.vhd is missing
Info: Found 1 design units, including 1 entities, in source file Comp32.tdf
    Info: Found entity 1: Comp32
Info: Found 1 design units, including 1 entities, in source file ID-EXE-SIGNAL-BUFFER.bdf
    Info: Found entity 1: ID-EXE-SIGNAL-BUFFER
Info: Found 1 design units, including 1 entities, in source file PCDecision.bdf
    Info: Found entity 1: PCDecision
Info: Found 1 design units, including 1 entities, in source file BasicControlUnit.bdf
    Info: Found entity 1: BasicControlUnit
Info: Found 1 design units, including 1 entities, in source file PipelineUniProcessor.bdf
    Info: Found entity 1: PipelineUniProcessor
Info: Found 1 design units, including 1 entities, in source file PC-BUFFER.bdf
    Info: Found entity 1: PC-BUFFER
Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe4bit.bdf
    Info: Found entity 1: dffe4bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe8bit.bdf
    Info: Found entity 1: dffe8bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe32bit.bdf
    Info: Found entity 1: dffe32bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x1bit.bdf
    Info: Found entity 1: mux2x1bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x4bit.bdf
    Info: Found entity 1: mux2x4bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x8bit.bdf
    Info: Found entity 1: mux2x8bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x32bit.bdf
    Info: Found entity 1: mux2x32bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add1bit.bdf
    Info: Found entity 1: add1bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add8bit.bdf
    Info: Found entity 1: add8bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add32bit.bdf
    Info: Found entity 1: add32bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add32bitci.bdf
    Info: Found entity 1: add32bitci
Info: Found 1 design units, including 1 entities, in source file ProcessPC.bdf
    Info: Found entity 1: ProcessPC
Info: Found 1 design units, including 1 entities, in source file INST-FETCHER.bdf
    Info: Found entity 1: INST-FETCHER
Info: Found 1 design units, including 1 entities, in source file IF-ID-INSTPC-BUFFER.bdf
    Info: Found entity 1: IF-ID-INSTPC-BUFFER
Info: Found 1 design units, including 1 entities, in source file IF-ID-INT-BUFFER.bdf
    Info: Found entity 1: IF-ID-INT-BUFFER
Info: Found 1 design units, including 1 entities, in source file InstTranslator.tdf
    Info: Found entity 1: InstTranslator
Info: Found 1 design units, including 1 entities, in source file InstDecoder.tdf
    Info: Found entity 1: InstDecoder
Info: Found 1 design units, including 1 entities, in source file ControlUnit.bdf
    Info: Found entity 1: ControlUnit
Info: Found 1 design units, including 1 entities, in source file HazardControlUnit.tdf
    Info: Found entity 1: HazardControlUnit
Info: Found 1 design units, including 1 entities, in source file CtrlStall.tdf
    Info: Found entity 1: CtrlStall
Info: Found 1 design units, including 1 entities, in source file RegFile32x32.bdf
    Info: Found entity 1: RegFile32x32
Info: Found 1 design units, including 1 entities, in source file ForwardControlUnit.tdf
    Info: Found entity 1: ForwardControlUnit
Info: Found 1 design units, including 1 entities, in source file InstDisassembly.tdf
    Info: Found entity 1: InstDisassembly
Info: Found 1 design units, including 1 entities, in source file SignExt.tdf
    Info: Found entity 1: SignExt
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x5bit.tdf
    Info: Found entity 1: mux2x5bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux4x32bit.tdf
    Info: Found entity 1: mux4x32bit
Info: Found 1 design units, including 1 entities, in source file ID-EXE-INSTDATA-BUFFER.bdf
    Info: Found entity 1: ID-EXE-INSTDATA-BUFFER
Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe5bit.bdf
    Info: Found entity 1: dffe5bit
Info: Found 1 design units, including 1 entities, in source file ../MotherBoard/MotherBoard.bdf
    Info: Found entity 1: MotherBoard
Info: Found 1 design units, including 1 entities, in source file ALU.bdf
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_and32bit.vhd
    Info: Found design unit 1: lpm_and32bit-SYN
    Info: Found entity 1: lpm_and32bit
Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_or32bit.vhd
    Info: Found design unit 1: lpm_or32bit-SYN
    Info: Found entity 1: lpm_or32bit
Info: Found 1 design units, including 1 entities, in source file IsZero.tdf
    Info: Found entity 1: IsZero32
Info: Found 2 design units, including 1 entities, in source file ../Modules/add/lpm_add_sub32BIT.vhd
    Info: Found design unit 1: lpm_add_sub32bit-SYN
    Info: Found entity 1: lpm_add_sub32BIT
Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_clLogicalshift32bit.vhd
    Info: Found design unit 1: lpm_cllogicalshift32bit-SYN
    Info: Found entity 1: lpm_clLogicalshift32bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/gates/ALSHIFT.bdf
    Info: Found entity 1: ALSHIFT
Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_clArithshift32bit.vhd
    Info: Found design unit 1: lpm_clarithshift32bit-SYN
    Info: Found entity 1: lpm_clArithshift32bit
Info: Found 1 design units, including 1 entities, in source file EXE-MEM-SIGNAL-BUFFER.bdf
    Info: Found entity 1: EXE-MEM-SIGNAL-BUFFER
Info: Found 1 design units, including 1 entities, in source file EXE-MEM-INSTDATA-BUFFER.bdf
    Info: Found entity 1: EXE-MEM-INSTDATA-BUFFER
Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/Memory/DataRAM.vhd
    Info: Found design unit 1: dataram-SYN
    Info: Found entity 1: DataRAM
Info: Found 1 design units, including 1 entities, in source file MEM-WB-SIGNAL-BUFFER.bdf
    Info: Found entity 1: MEM-WB-SIGNAL-BUFFER
Info: Found 1 design units, including 1 entities, in source file MEM-WB-INSTDATA-BUFFER.bdf
    Info: Found entity 1: MEM-WB-INSTDATA-BUFFER
Info: Found 1 design units, including 1 entities, in source file InstMem.bdf
    Info: Found entity 1: InstMem
Info: Found 2 design units, including 1 entities, in source file lpm_ram_dp1.vhd
    Info: Found design unit 1: lpm_ram_dp1-SYN
    Info: Found entity 1: lpm_ram_dp1
Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info: Found design unit 1: lpm_rom0-SYN
    Info: Found entity 1: lpm_rom0
Info: Elaborating entity "InstMem" for the top level hierarchy
Warning: Block or symbol "WIRE" of instance "inst8" overlaps another block or symbol
Info: Elaborating entity "lpm_ram_dp1" for hierarchy "lpm_ram_dp1:inst1"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_ram_dp1:inst1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_ram_dp1:inst1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_ram_dp1:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "init_file" = "./MemContentInstance/IMemPipe.mif"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aor1.tdf
    Info: Found entity 1: altsyncram_aor1
Info: Elaborating entity "altsyncram_aor1" for hierarchy "lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated"
Info: Elaborating entity "lpm_rom0" for hierarchy "lpm_rom0:inst"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_rom0:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_rom0:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_rom0:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./MemContentInstance/IMemPipe.mif"
    Info: Parameter "intended_device_family" = "Stratix III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_seb1.tdf
    Info: Found entity 1: altsyncram_seb1
Info: Elaborating entity "altsyncram_seb1" for hierarchy "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated"
Warning: Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PC[31]"
    Warning (15610): No output dependent on input pin "PC[30]"
    Warning (15610): No output dependent on input pin "PC[29]"
    Warning (15610): No output dependent on input pin "PC[28]"
    Warning (15610): No output dependent on input pin "PC[27]"
    Warning (15610): No output dependent on input pin "PC[26]"
    Warning (15610): No output dependent on input pin "PC[25]"
    Warning (15610): No output dependent on input pin "PC[24]"
    Warning (15610): No output dependent on input pin "PC[23]"
    Warning (15610): No output dependent on input pin "PC[22]"
    Warning (15610): No output dependent on input pin "PC[21]"
    Warning (15610): No output dependent on input pin "PC[20]"
    Warning (15610): No output dependent on input pin "PC[19]"
    Warning (15610): No output dependent on input pin "PC[18]"
    Warning (15610): No output dependent on input pin "PC[17]"
    Warning (15610): No output dependent on input pin "PC[16]"
    Warning (15610): No output dependent on input pin "PC[15]"
    Warning (15610): No output dependent on input pin "PC[14]"
    Warning (15610): No output dependent on input pin "PC[13]"
    Warning (15610): No output dependent on input pin "PC[12]"
    Warning (15610): No output dependent on input pin "PC[11]"
    Warning (15610): No output dependent on input pin "PC[10]"
    Warning (15610): No output dependent on input pin "PC[9]"
    Warning (15610): No output dependent on input pin "PC[8]"
    Warning (15610): No output dependent on input pin "PC[7]"
    Warning (15610): No output dependent on input pin "PC[6]"
    Warning (15610): No output dependent on input pin "PC[5]"
Info: Implemented 162 device resources after synthesis - the final resource count might be different
    Info: Implemented 33 input pins
    Info: Implemented 64 output pins
    Info: Implemented 1 logic cells
    Info: Implemented 64 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Mon Nov 23 16:07:03 2009
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


