# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Problem_5.srcs/sources_1/new/DReg.v"
verilog xil_defaultlib  "../../../Problem_5.srcs/sources_1/new/8bitDReg.v"
verilog xil_defaultlib  "../../../Problem_5.srcs/sim_1/new/eightBitDRegSim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
