Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\JBL\DE1_Nios\DE1_Nios\altera\nios2e.qsys --block-symbol-file --output-directory=C:\JBL\DE1_Nios\DE1_Nios\altera\nios2e --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading altera/nios2e.qsys
Progress: Reading input file
Progress: Adding DECODE0 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE0
Progress: Adding DECODE1 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE1
Progress: Adding DECODE2 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE2
Progress: Adding DECODE3 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE3
Progress: Adding DECODE4 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE4
Progress: Adding DECODE5 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE5
Progress: Adding DECODE6 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE6
Progress: Adding DECODE7 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE7
Progress: Adding HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX0
Progress: Adding HEX1 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX1
Progress: Adding HEX2 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX2
Progress: Adding HEX3 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3
Progress: Adding HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX4
Progress: Adding HEX5 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5
Progress: Adding PERIOD0 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD0
Progress: Adding PERIOD1 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD1
Progress: Adding PERIOD2 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD2
Progress: Adding PERIOD3 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD3
Progress: Adding PERIOD4 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD4
Progress: Adding PERIOD5 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD5
Progress: Adding PERIOD6 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD6
Progress: Adding PERIOD7 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD7
Progress: Adding PUSH [altera_avalon_pio 18.1]
Progress: Parameterizing module PUSH
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2e.PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2e.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2e.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: nios2e.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\JBL\DE1_Nios\DE1_Nios\altera\nios2e.qsys --synthesis=VERILOG --output-directory=C:\JBL\DE1_Nios\DE1_Nios\altera\nios2e\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading altera/nios2e.qsys
Progress: Reading input file
Progress: Adding DECODE0 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE0
Progress: Adding DECODE1 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE1
Progress: Adding DECODE2 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE2
Progress: Adding DECODE3 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE3
Progress: Adding DECODE4 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE4
Progress: Adding DECODE5 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE5
Progress: Adding DECODE6 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE6
Progress: Adding DECODE7 [altera_avalon_pio 18.1]
Progress: Parameterizing module DECODE7
Progress: Adding HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX0
Progress: Adding HEX1 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX1
Progress: Adding HEX2 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX2
Progress: Adding HEX3 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3
Progress: Adding HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX4
Progress: Adding HEX5 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5
Progress: Adding PERIOD0 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD0
Progress: Adding PERIOD1 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD1
Progress: Adding PERIOD2 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD2
Progress: Adding PERIOD3 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD3
Progress: Adding PERIOD4 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD4
Progress: Adding PERIOD5 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD5
Progress: Adding PERIOD6 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD6
Progress: Adding PERIOD7 [altera_avalon_pio 18.1]
Progress: Parameterizing module PERIOD7
Progress: Adding PUSH [altera_avalon_pio 18.1]
Progress: Parameterizing module PUSH
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2e.PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2e.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2e.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: nios2e.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios2e: Generating nios2e "nios2e" for QUARTUS_SYNTH
Info: DECODE0: Starting RTL generation for module 'nios2e_DECODE0'
Info: DECODE0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_DECODE0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0002_DECODE0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0002_DECODE0_gen//nios2e_DECODE0_component_configuration.pl  --do_build_sim=0  ]
Info: DECODE0: Done RTL generation for module 'nios2e_DECODE0'
Info: DECODE0: "nios2e" instantiated altera_avalon_pio "DECODE0"
Info: HEX0: Starting RTL generation for module 'nios2e_HEX0'
Info: HEX0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_HEX0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0003_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0003_HEX0_gen//nios2e_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX0: Done RTL generation for module 'nios2e_HEX0'
Info: HEX0: "nios2e" instantiated altera_avalon_pio "HEX0"
Info: PUSH: Starting RTL generation for module 'nios2e_PUSH'
Info: PUSH:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_PUSH --dir=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0004_PUSH_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0004_PUSH_gen//nios2e_PUSH_component_configuration.pl  --do_build_sim=0  ]
Info: PUSH: Done RTL generation for module 'nios2e_PUSH'
Info: PUSH: "nios2e" instantiated altera_avalon_pio "PUSH"
Info: jtag_uart_0: Starting RTL generation for module 'nios2e_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2e_jtag_uart_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0005_jtag_uart_0_gen//nios2e_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios2e_jtag_uart_0'
Info: jtag_uart_0: "nios2e" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'nios2e_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2e_new_sdram_controller_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0006_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0006_new_sdram_controller_0_gen//nios2e_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'nios2e_new_sdram_controller_0'
Info: new_sdram_controller_0: "nios2e" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios2e_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2e_nios2_qsys_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0007_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt9075_1992806115088262738.dir/0007_nios2_qsys_0_gen//nios2e_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2022.03.24 22:28:33 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2022.03.24 22:28:33 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2022.03.24 22:28:34 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2022.03.24 22:28:34 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2022.03.24 22:28:34 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2022.03.24 22:28:34 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2022.03.24 22:28:36 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2022.03.24 22:28:36 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2022.03.24 22:28:38 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios2e_nios2_qsys_0'
Info: nios2_qsys_0: "nios2e" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2e" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2e" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2e" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_027: "mm_interconnect_0" instantiated altera_merlin_router "router_027"
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/nios2e/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/nios2e/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/nios2e/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/nios2e/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/JBL/DE1_Nios/DE1_Nios/altera/nios2e/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_025: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_025"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_025" instantiated error_adapter "error_adapter_0"
Info: nios2e: Done "nios2e" with 33 modules, 55 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
