

================================================================
== Vivado HLS Report for 'linear_2'
================================================================
* Date:           Wed Aug 12 00:45:22 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hls4ml_hcal
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      0.00|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        -|       -|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       -|
|Register             |        -|      -|        -|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|        0|       0|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|        0|       0|
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|        0|       0|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_ready        | out |    1| ap_ctrl_hs |    linear.2    | return value |
|ap_return_0     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_1     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_2     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_3     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_4     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_5     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_6     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_7     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_8     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_9     | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_10    | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_11    | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_12    | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_13    | out |   32| ap_ctrl_hs |    linear.2    | return value |
|ap_return_14    | out |   32| ap_ctrl_hs |    linear.2    | return value |
|data_0_V_read   |  in |   32|   ap_none  |  data_0_V_read |    scalar    |
|data_1_V_read   |  in |   32|   ap_none  |  data_1_V_read |    scalar    |
|data_2_V_read   |  in |   32|   ap_none  |  data_2_V_read |    scalar    |
|data_3_V_read   |  in |   32|   ap_none  |  data_3_V_read |    scalar    |
|data_4_V_read   |  in |   32|   ap_none  |  data_4_V_read |    scalar    |
|data_5_V_read   |  in |   32|   ap_none  |  data_5_V_read |    scalar    |
|data_6_V_read   |  in |   32|   ap_none  |  data_6_V_read |    scalar    |
|data_7_V_read   |  in |   32|   ap_none  |  data_7_V_read |    scalar    |
|data_8_V_read   |  in |   32|   ap_none  |  data_8_V_read |    scalar    |
|data_9_V_read   |  in |   32|   ap_none  |  data_9_V_read |    scalar    |
|data_10_V_read  |  in |   32|   ap_none  | data_10_V_read |    scalar    |
|data_11_V_read  |  in |   32|   ap_none  | data_11_V_read |    scalar    |
|data_12_V_read  |  in |   32|   ap_none  | data_12_V_read |    scalar    |
|data_13_V_read  |  in |   32|   ap_none  | data_13_V_read |    scalar    |
|data_14_V_read  |  in |   32|   ap_none  | data_14_V_read |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_14_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_14_V_read)"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_13_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_13_V_read)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_12_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_12_V_read)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_11_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_11_V_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_10_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_10_V_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_9_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_9_V_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_8_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_8_V_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_7_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_7_V_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_6_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_6_V_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_5_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_5_V_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_4_V_read)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:54]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp)" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:55]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %data_0_V_read_1, 0" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %data_1_V_read_1, 1" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %data_2_V_read_1, 2" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %data_3_V_read_1, 3" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %data_4_V_read_1, 4" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %data_5_V_read_1, 5" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %data_6_V_read_1, 6" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %data_7_V_read_1, 7" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %data_8_V_read_1, 8" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %data_9_V_read_1, 9" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %data_10_V_read_1, 10" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %data_11_V_read_1, 11" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %data_12_V_read_1, 12" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11, i32 %data_13_V_read_1, 13" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_12, i32 %data_14_V_read_1, 14" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_13" [/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:63]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_14_V_read_1 (read           ) [ 00]
data_13_V_read_1 (read           ) [ 00]
data_12_V_read_1 (read           ) [ 00]
data_11_V_read_1 (read           ) [ 00]
data_10_V_read_1 (read           ) [ 00]
data_9_V_read_1  (read           ) [ 00]
data_8_V_read_1  (read           ) [ 00]
data_7_V_read_1  (read           ) [ 00]
data_6_V_read_1  (read           ) [ 00]
data_5_V_read_1  (read           ) [ 00]
data_4_V_read_1  (read           ) [ 00]
data_3_V_read_1  (read           ) [ 00]
data_2_V_read_1  (read           ) [ 00]
data_1_V_read_1  (read           ) [ 00]
data_0_V_read_1  (read           ) [ 00]
tmp              (specregionbegin) [ 00]
StgValue_18      (specpipeline   ) [ 00]
empty            (specregionend  ) [ 00]
mrv              (insertvalue    ) [ 00]
mrv_1            (insertvalue    ) [ 00]
mrv_2            (insertvalue    ) [ 00]
mrv_3            (insertvalue    ) [ 00]
mrv_4            (insertvalue    ) [ 00]
mrv_5            (insertvalue    ) [ 00]
mrv_6            (insertvalue    ) [ 00]
mrv_7            (insertvalue    ) [ 00]
mrv_8            (insertvalue    ) [ 00]
mrv_9            (insertvalue    ) [ 00]
mrv_s            (insertvalue    ) [ 00]
mrv_10           (insertvalue    ) [ 00]
mrv_11           (insertvalue    ) [ 00]
mrv_12           (insertvalue    ) [ 00]
mrv_13           (insertvalue    ) [ 00]
StgValue_35      (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_12_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_13_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_14_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="data_14_V_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_14_V_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="data_13_V_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_13_V_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="data_12_V_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_V_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="data_11_V_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_11_V_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_10_V_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_10_V_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="data_9_V_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_8_V_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_7_V_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_6_V_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_5_V_read_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_4_V_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_3_V_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_2_V_read_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_1_V_read_1_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_0_V_read_1_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mrv_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="480" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mrv_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="480" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mrv_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="480" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mrv_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="480" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mrv_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="480" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mrv_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="480" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mrv_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="480" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mrv_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="480" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mrv_8_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="480" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mrv_9_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="480" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mrv_s_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="480" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mrv_10_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="480" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mrv_11_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="480" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mrv_12_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="480" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mrv_13_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="480" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="480" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="128" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="122" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="116" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="110" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="104" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="98" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="92" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="86" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="80" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="74" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="68" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="62" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="56" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="50" pin="2"/><net_sink comp="224" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear.2 : data_0_V_read | {1 }
	Port: linear.2 : data_1_V_read | {1 }
	Port: linear.2 : data_2_V_read | {1 }
	Port: linear.2 : data_3_V_read | {1 }
	Port: linear.2 : data_4_V_read | {1 }
	Port: linear.2 : data_5_V_read | {1 }
	Port: linear.2 : data_6_V_read | {1 }
	Port: linear.2 : data_7_V_read | {1 }
	Port: linear.2 : data_8_V_read | {1 }
	Port: linear.2 : data_9_V_read | {1 }
	Port: linear.2 : data_10_V_read | {1 }
	Port: linear.2 : data_11_V_read | {1 }
	Port: linear.2 : data_12_V_read | {1 }
	Port: linear.2 : data_13_V_read | {1 }
	Port: linear.2 : data_14_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_s : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		StgValue_35 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|          | data_14_V_read_1_read_fu_50 |
|          | data_13_V_read_1_read_fu_56 |
|          | data_12_V_read_1_read_fu_62 |
|          | data_11_V_read_1_read_fu_68 |
|          | data_10_V_read_1_read_fu_74 |
|          |  data_9_V_read_1_read_fu_80 |
|          |  data_8_V_read_1_read_fu_86 |
|   read   |  data_7_V_read_1_read_fu_92 |
|          |  data_6_V_read_1_read_fu_98 |
|          | data_5_V_read_1_read_fu_104 |
|          | data_4_V_read_1_read_fu_110 |
|          | data_3_V_read_1_read_fu_116 |
|          | data_2_V_read_1_read_fu_122 |
|          | data_1_V_read_1_read_fu_128 |
|          | data_0_V_read_1_read_fu_134 |
|----------|-----------------------------|
|          |          mrv_fu_140         |
|          |         mrv_1_fu_146        |
|          |         mrv_2_fu_152        |
|          |         mrv_3_fu_158        |
|          |         mrv_4_fu_164        |
|          |         mrv_5_fu_170        |
|          |         mrv_6_fu_176        |
|insertvalue|         mrv_7_fu_182        |
|          |         mrv_8_fu_188        |
|          |         mrv_9_fu_194        |
|          |         mrv_s_fu_200        |
|          |        mrv_10_fu_206        |
|          |        mrv_11_fu_212        |
|          |        mrv_12_fu_218        |
|          |        mrv_13_fu_224        |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
