****************************************
Report : timing
	-path_type full
	-delay_type min
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Sun May  1 18:05:29 2022
****************************************


  Startpoint: dnn_state_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/out0_ready_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  dnn_state_reg[1]/CP (DFCNQD1BWP)                        0.00       0.05 r
  dnn_state_reg[1]/Q (DFCNQD1BWP)                         0.09 +     0.14 f
  U9520/ZN (ND2D8BWP)                                     0.04 +     0.18 r
  U241/ZN (INVD3BWP)                                      0.04 +     0.22 f
  node1/out0_ready_reg/D (DFCNQD1BWP)                     0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  node1/out0_ready_reg/CP (DFCNQD1BWP)                               0.20 r
  library hold time                                       0.03       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: dnn_state_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/out1_ready_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  dnn_state_reg[1]/CP (DFCNQD1BWP)                        0.00       0.05 r
  dnn_state_reg[1]/Q (DFCNQD1BWP)                         0.09 +     0.14 f
  U9520/ZN (ND2D8BWP)                                     0.04 +     0.18 r
  U241/ZN (INVD3BWP)                                      0.04 +     0.22 f
  node0/out1_ready_reg/D (DFCNQD1BWP)                     0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  node0/out1_ready_reg/CP (DFCNQD1BWP)                               0.20 r
  library hold time                                       0.03       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: dnn_state_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/out1_ready_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  dnn_state_reg[1]/CP (DFCNQD1BWP)                        0.00       0.05 r
  dnn_state_reg[1]/Q (DFCNQD1BWP)                         0.09 +     0.14 f
  U9520/ZN (ND2D8BWP)                                     0.04 +     0.18 r
  U241/ZN (INVD3BWP)                                      0.04 +     0.22 f
  node1/out1_ready_reg/D (DFCNQD1BWP)                     0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  node1/out1_ready_reg/CP (DFCNQD1BWP)                               0.20 r
  library hold time                                       0.03       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node0/mul1_reg[12]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p4_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul1_reg[12]/CP (EDFQD2BWP)                       0.00       0.05 r
  node0/mul1_reg[12]/Q (EDFQD2BWP)                        0.07 +     0.12 r
  U669/Z (CKBD4BWP)                                       0.02 +     0.14 r
  U17998/ZN (INR2XD4BWP)                                  0.02 +     0.16 f
  U10533/ZN (CKND2D8BWP)                                  0.02 +     0.18 r
  U17995/ZN (CKND0BWP)                                    0.01 +     0.19 f
  U10456/Z (CKBD0BWP)                                     0.03 +     0.22 f
  y4_node0_p4_reg[0]/D (DFQD1BWP)                         0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y4_node0_p4_reg[0]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node0/mul1_reg[12]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p4_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul1_reg[12]/CP (EDFQD2BWP)                       0.00       0.05 r
  node0/mul1_reg[12]/Q (EDFQD2BWP)                        0.07 +     0.12 r
  U669/Z (CKBD4BWP)                                       0.02 +     0.14 r
  U17998/ZN (INR2XD4BWP)                                  0.02 +     0.16 f
  U10344/Z (AN2D1BWP)                                     0.03 +     0.19 f
  U395/ZN (INVD6BWP)                                      0.01 +     0.20 r
  U396/ZN (INVD8BWP)                                      0.01 +     0.22 f
  y4_node0_p4_reg[2]/D (DFQD1BWP)                         0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y4_node0_p4_reg[2]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.03       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node1/mul1_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node1/mul1_reg[2]/CP (EDFQD1BWP)                        0.00       0.05 r
  node1/mul1_reg[2]/Q (EDFQD1BWP)                         0.09 +     0.14 f
  U10410/Z (CKAN2D1BWP)                                   0.07 +     0.21 f
  y4_node1_p4_reg[2]/D (DFQD1BWP)                         0.00 +     0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y4_node1_p4_reg[2]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.21
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
