
PRO1_Simon_Stal_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073c0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08007550  08007550  00008550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007644  08007644  0000907c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007644  08007644  00008644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800764c  0800764c  0000907c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800764c  0800764c  0000864c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007650  08007650  00008650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08007654  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c54  2000007c  080076d0  0000907c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001cd0  080076d0  00009cd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000907c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d747  00000000  00000000  000090ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004075  00000000  00000000  000267f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001910  00000000  00000000  0002a868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000136d  00000000  00000000  0002c178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002adc3  00000000  00000000  0002d4e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f283  00000000  00000000  000582a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff1f2  00000000  00000000  0007752b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017671d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b84  00000000  00000000  00176760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0017d2e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007538 	.word	0x08007538

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08007538 	.word	0x08007538

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000500:	4a0c      	ldr	r2, [pc, #48]	@ (8000534 <MX_FREERTOS_Init+0x38>)
 8000502:	2100      	movs	r1, #0
 8000504:	480c      	ldr	r0, [pc, #48]	@ (8000538 <MX_FREERTOS_Init+0x3c>)
 8000506:	f004 f9ad 	bl	8004864 <osThreadNew>
 800050a:	4603      	mov	r3, r0
 800050c:	4a0b      	ldr	r2, [pc, #44]	@ (800053c <MX_FREERTOS_Init+0x40>)
 800050e:	6013      	str	r3, [r2, #0]

  /* creation of TrafficStates */
  TrafficStatesHandle = osThreadNew(TrafficState, NULL, &TrafficStates_attributes);
 8000510:	4a0b      	ldr	r2, [pc, #44]	@ (8000540 <MX_FREERTOS_Init+0x44>)
 8000512:	2100      	movs	r1, #0
 8000514:	480b      	ldr	r0, [pc, #44]	@ (8000544 <MX_FREERTOS_Init+0x48>)
 8000516:	f004 f9a5 	bl	8004864 <osThreadNew>
 800051a:	4603      	mov	r3, r0
 800051c:	4a0a      	ldr	r2, [pc, #40]	@ (8000548 <MX_FREERTOS_Init+0x4c>)
 800051e:	6013      	str	r3, [r2, #0]

  /* creation of UserInput */
  UserInputHandle = osThreadNew(Userinputs, NULL, &UserInput_attributes);
 8000520:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <MX_FREERTOS_Init+0x50>)
 8000522:	2100      	movs	r1, #0
 8000524:	480a      	ldr	r0, [pc, #40]	@ (8000550 <MX_FREERTOS_Init+0x54>)
 8000526:	f004 f99d 	bl	8004864 <osThreadNew>
 800052a:	4603      	mov	r3, r0
 800052c:	4a09      	ldr	r2, [pc, #36]	@ (8000554 <MX_FREERTOS_Init+0x58>)
 800052e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}
 8000534:	08007590 	.word	0x08007590
 8000538:	08000559 	.word	0x08000559
 800053c:	2000009c 	.word	0x2000009c
 8000540:	080075b4 	.word	0x080075b4
 8000544:	08000569 	.word	0x08000569
 8000548:	200000a0 	.word	0x200000a0
 800054c:	080075d8 	.word	0x080075d8
 8000550:	08000609 	.word	0x08000609
 8000554:	200000a4 	.word	0x200000a4

08000558 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000560:	2001      	movs	r0, #1
 8000562:	f004 fa11 	bl	8004988 <osDelay>
 8000566:	e7fb      	b.n	8000560 <StartDefaultTask+0x8>

08000568 <TrafficState>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TrafficState */
void TrafficState(void *argument)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b088      	sub	sp, #32
 800056c:	af02      	add	r7, sp, #8
 800056e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TrafficState */
  /* Infinite loop */

  //Timer for switching states
  uint32_t start_time = xTaskGetTickCount() * portTICK_PERIOD_MS;
 8000570:	f005 fb18 	bl	8005ba4 <xTaskGetTickCount>
 8000574:	4603      	mov	r3, r0
 8000576:	60bb      	str	r3, [r7, #8]
  uint32_t current_time = 0;
 8000578:	2300      	movs	r3, #0
 800057a:	613b      	str	r3, [r7, #16]
  uint8_t blue_status = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	75fb      	strb	r3, [r7, #23]
  static uint8_t n_ped_wait = 0;

  for(;;)
  {

	  current_time = xTaskGetTickCount() * portTICK_PERIOD_MS;
 8000580:	f005 fb10 	bl	8005ba4 <xTaskGetTickCount>
 8000584:	6138      	str	r0, [r7, #16]



	        uint8_t car_ns = car_ns_waiting;
 8000586:	4b1a      	ldr	r3, [pc, #104]	@ (80005f0 <TrafficState+0x88>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	73fb      	strb	r3, [r7, #15]
	        uint8_t car_ew = car_ew_waiting;
 800058c:	4b19      	ldr	r3, [pc, #100]	@ (80005f4 <TrafficState+0x8c>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	73bb      	strb	r3, [r7, #14]

	        if(ped_ns_waiting == 1){
 8000592:	4b19      	ldr	r3, [pc, #100]	@ (80005f8 <TrafficState+0x90>)
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	b2db      	uxtb	r3, r3
 8000598:	2b01      	cmp	r3, #1
 800059a:	d105      	bne.n	80005a8 <TrafficState+0x40>
	             n_ped_wait = 1;
 800059c:	4b17      	ldr	r3, [pc, #92]	@ (80005fc <TrafficState+0x94>)
 800059e:	2201      	movs	r2, #1
 80005a0:	701a      	strb	r2, [r3, #0]
	             ped_ns_waiting = 0;
 80005a2:	4b15      	ldr	r3, [pc, #84]	@ (80005f8 <TrafficState+0x90>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	701a      	strb	r2, [r3, #0]

	        }


	        update_traffic_states(&start_time, current_time,  &states,  &n_ped_wait,  car_ns,  car_ew);
 80005a8:	f107 0008 	add.w	r0, r7, #8
 80005ac:	7bbb      	ldrb	r3, [r7, #14]
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	4b11      	ldr	r3, [pc, #68]	@ (80005fc <TrafficState+0x94>)
 80005b6:	4a12      	ldr	r2, [pc, #72]	@ (8000600 <TrafficState+0x98>)
 80005b8:	6939      	ldr	r1, [r7, #16]
 80005ba:	f000 fc51 	bl	8000e60 <update_traffic_states>



	        // Hantera blåljus här (som vi diskuterade förut)
	        if(n_ped_wait){
 80005be:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <TrafficState+0x94>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d006      	beq.n	80005d4 <TrafficState+0x6c>
	            blue_status = toggle_bluelights(&blink_timer, current_time);
 80005c6:	6939      	ldr	r1, [r7, #16]
 80005c8:	480e      	ldr	r0, [pc, #56]	@ (8000604 <TrafficState+0x9c>)
 80005ca:	f000 fbb1 	bl	8000d30 <toggle_bluelights>
 80005ce:	4603      	mov	r3, r0
 80005d0:	75fb      	strb	r3, [r7, #23]
 80005d2:	e001      	b.n	80005d8 <TrafficState+0x70>
	        }
	        else{
	        	blue_status = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	75fb      	strb	r3, [r7, #23]
	        }
	        update_lights_hardware(states, blue_status);
 80005d8:	4b09      	ldr	r3, [pc, #36]	@ (8000600 <TrafficState+0x98>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	7dfa      	ldrb	r2, [r7, #23]
 80005de:	4611      	mov	r1, r2
 80005e0:	4618      	mov	r0, r3
 80005e2:	f000 fbcb 	bl	8000d7c <update_lights_hardware>
	       //n_ped_wait = 0;

	        osDelay(10);
 80005e6:	200a      	movs	r0, #10
 80005e8:	f004 f9ce 	bl	8004988 <osDelay>
  {
 80005ec:	e7c8      	b.n	8000580 <TrafficState+0x18>
 80005ee:	bf00      	nop
 80005f0:	20000098 	.word	0x20000098
 80005f4:	20000099 	.word	0x20000099
 80005f8:	2000009a 	.word	0x2000009a
 80005fc:	200000a8 	.word	0x200000a8
 8000600:	200000a9 	.word	0x200000a9
 8000604:	200000ac 	.word	0x200000ac

08000608 <Userinputs>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Userinputs */
void Userinputs(void *argument)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Userinputs */

  /* Infinite loop */
  for(;;)
  {
	        if(read_input(NORTH_PEDESTRIAN) == PRESSED)
 8000610:	2000      	movs	r0, #0
 8000612:	f000 f945 	bl	80008a0 <read_input>
 8000616:	4603      	mov	r3, r0
 8000618:	f083 0301 	eor.w	r3, r3, #1
 800061c:	b2db      	uxtb	r3, r3
 800061e:	2b00      	cmp	r3, #0
 8000620:	d00e      	beq.n	8000640 <Userinputs+0x38>
	        {
	            osDelay(20); // Enkel avstudsning (vänta ut studsar)
 8000622:	2014      	movs	r0, #20
 8000624:	f004 f9b0 	bl	8004988 <osDelay>
	            if(read_input(NORTH_PEDESTRIAN) == PRESSED)
 8000628:	2000      	movs	r0, #0
 800062a:	f000 f939 	bl	80008a0 <read_input>
 800062e:	4603      	mov	r3, r0
 8000630:	f083 0301 	eor.w	r3, r3, #1
 8000634:	b2db      	uxtb	r3, r3
 8000636:	2b00      	cmp	r3, #0
 8000638:	d002      	beq.n	8000640 <Userinputs+0x38>
	            {

	                ped_ns_waiting = 1;
 800063a:	4b1c      	ldr	r3, [pc, #112]	@ (80006ac <Userinputs+0xa4>)
 800063c:	2201      	movs	r2, #1
 800063e:	701a      	strb	r2, [r3, #0]
	            }


	        }

	        if((read_input(CAR_NORTH) == PRESSED) || (read_input(CAR_SOUTH) == PRESSED)){
 8000640:	2002      	movs	r0, #2
 8000642:	f000 f92d 	bl	80008a0 <read_input>
 8000646:	4603      	mov	r3, r0
 8000648:	f083 0301 	eor.w	r3, r3, #1
 800064c:	b2db      	uxtb	r3, r3
 800064e:	2b00      	cmp	r3, #0
 8000650:	d108      	bne.n	8000664 <Userinputs+0x5c>
 8000652:	2003      	movs	r0, #3
 8000654:	f000 f924 	bl	80008a0 <read_input>
 8000658:	4603      	mov	r3, r0
 800065a:	f083 0301 	eor.w	r3, r3, #1
 800065e:	b2db      	uxtb	r3, r3
 8000660:	2b00      	cmp	r3, #0
 8000662:	d003      	beq.n	800066c <Userinputs+0x64>
	            car_ns_waiting = 1;
 8000664:	4b12      	ldr	r3, [pc, #72]	@ (80006b0 <Userinputs+0xa8>)
 8000666:	2201      	movs	r2, #1
 8000668:	701a      	strb	r2, [r3, #0]
 800066a:	e002      	b.n	8000672 <Userinputs+0x6a>
	        } else {
	            car_ns_waiting = 0;
 800066c:	4b10      	ldr	r3, [pc, #64]	@ (80006b0 <Userinputs+0xa8>)
 800066e:	2200      	movs	r2, #0
 8000670:	701a      	strb	r2, [r3, #0]
	        }


	        if((read_input(CAR_WEST) == PRESSED) || (read_input(CAR_EAST) == PRESSED)){
 8000672:	2004      	movs	r0, #4
 8000674:	f000 f914 	bl	80008a0 <read_input>
 8000678:	4603      	mov	r3, r0
 800067a:	f083 0301 	eor.w	r3, r3, #1
 800067e:	b2db      	uxtb	r3, r3
 8000680:	2b00      	cmp	r3, #0
 8000682:	d108      	bne.n	8000696 <Userinputs+0x8e>
 8000684:	2005      	movs	r0, #5
 8000686:	f000 f90b 	bl	80008a0 <read_input>
 800068a:	4603      	mov	r3, r0
 800068c:	f083 0301 	eor.w	r3, r3, #1
 8000690:	b2db      	uxtb	r3, r3
 8000692:	2b00      	cmp	r3, #0
 8000694:	d003      	beq.n	800069e <Userinputs+0x96>
	            car_ew_waiting = 1;
 8000696:	4b07      	ldr	r3, [pc, #28]	@ (80006b4 <Userinputs+0xac>)
 8000698:	2201      	movs	r2, #1
 800069a:	701a      	strb	r2, [r3, #0]
 800069c:	e002      	b.n	80006a4 <Userinputs+0x9c>
	        } else {
	            car_ew_waiting = 0;
 800069e:	4b05      	ldr	r3, [pc, #20]	@ (80006b4 <Userinputs+0xac>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	701a      	strb	r2, [r3, #0]
	        }

	        osDelay(10); // Kör ca 100 gånger i sekunden
 80006a4:	200a      	movs	r0, #10
 80006a6:	f004 f96f 	bl	8004988 <osDelay>
	        if(read_input(NORTH_PEDESTRIAN) == PRESSED)
 80006aa:	e7b1      	b.n	8000610 <Userinputs+0x8>
 80006ac:	2000009a 	.word	0x2000009a
 80006b0:	20000098 	.word	0x20000098
 80006b4:	20000099 	.word	0x20000099

080006b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b08a      	sub	sp, #40	@ 0x28
 80006bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006be:	f107 0314 	add.w	r3, r7, #20
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	605a      	str	r2, [r3, #4]
 80006c8:	609a      	str	r2, [r3, #8]
 80006ca:	60da      	str	r2, [r3, #12]
 80006cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ce:	4b54      	ldr	r3, [pc, #336]	@ (8000820 <MX_GPIO_Init+0x168>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	4a53      	ldr	r2, [pc, #332]	@ (8000820 <MX_GPIO_Init+0x168>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006da:	4b51      	ldr	r3, [pc, #324]	@ (8000820 <MX_GPIO_Init+0x168>)
 80006dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006de:	f003 0304 	and.w	r3, r3, #4
 80006e2:	613b      	str	r3, [r7, #16]
 80006e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006e6:	4b4e      	ldr	r3, [pc, #312]	@ (8000820 <MX_GPIO_Init+0x168>)
 80006e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ea:	4a4d      	ldr	r2, [pc, #308]	@ (8000820 <MX_GPIO_Init+0x168>)
 80006ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f2:	4b4b      	ldr	r3, [pc, #300]	@ (8000820 <MX_GPIO_Init+0x168>)
 80006f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006fa:	60fb      	str	r3, [r7, #12]
 80006fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fe:	4b48      	ldr	r3, [pc, #288]	@ (8000820 <MX_GPIO_Init+0x168>)
 8000700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000702:	4a47      	ldr	r2, [pc, #284]	@ (8000820 <MX_GPIO_Init+0x168>)
 8000704:	f043 0301 	orr.w	r3, r3, #1
 8000708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800070a:	4b45      	ldr	r3, [pc, #276]	@ (8000820 <MX_GPIO_Init+0x168>)
 800070c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070e:	f003 0301 	and.w	r3, r3, #1
 8000712:	60bb      	str	r3, [r7, #8]
 8000714:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000716:	4b42      	ldr	r3, [pc, #264]	@ (8000820 <MX_GPIO_Init+0x168>)
 8000718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071a:	4a41      	ldr	r2, [pc, #260]	@ (8000820 <MX_GPIO_Init+0x168>)
 800071c:	f043 0302 	orr.w	r3, r3, #2
 8000720:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000722:	4b3f      	ldr	r3, [pc, #252]	@ (8000820 <MX_GPIO_Init+0x168>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000726:	f003 0302 	and.w	r3, r3, #2
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|_595_Reset_Pin, GPIO_PIN_RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8000734:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000738:	f001 f936 	bl	80019a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000742:	4838      	ldr	r0, [pc, #224]	@ (8000824 <MX_GPIO_Init+0x16c>)
 8000744:	f001 f930 	bl	80019a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	2180      	movs	r1, #128	@ 0x80
 800074c:	4836      	ldr	r0, [pc, #216]	@ (8000828 <MX_GPIO_Init+0x170>)
 800074e:	f001 f92b 	bl	80019a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000752:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000758:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800075c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000762:	f107 0314 	add.w	r3, r7, #20
 8000766:	4619      	mov	r1, r3
 8000768:	482f      	ldr	r0, [pc, #188]	@ (8000828 <MX_GPIO_Init+0x170>)
 800076a:	f000 ff5b 	bl	8001624 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin _595_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|_595_Reset_Pin;
 800076e:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8000772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000774:	2301      	movs	r3, #1
 8000776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000778:	2300      	movs	r3, #0
 800077a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077c:	2300      	movs	r3, #0
 800077e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000780:	f107 0314 	add.w	r3, r7, #20
 8000784:	4619      	mov	r1, r3
 8000786:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800078a:	f000 ff4b 	bl	8001624 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 800078e:	2310      	movs	r3, #16
 8000790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000792:	2300      	movs	r3, #0
 8000794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000796:	2301      	movs	r3, #1
 8000798:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 800079a:	f107 0314 	add.w	r3, r7, #20
 800079e:	4619      	mov	r1, r3
 80007a0:	4821      	ldr	r0, [pc, #132]	@ (8000828 <MX_GPIO_Init+0x170>)
 80007a2:	f000 ff3f 	bl	8001624 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_STCP_Pin */
  GPIO_InitStruct.Pin = _595_STCP_Pin;
 80007a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ac:	2301      	movs	r3, #1
 80007ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	2300      	movs	r3, #0
 80007b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_STCP_GPIO_Port, &GPIO_InitStruct);
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	4619      	mov	r1, r3
 80007be:	4819      	ldr	r0, [pc, #100]	@ (8000824 <MX_GPIO_Init+0x16c>)
 80007c0:	f000 ff30 	bl	8001624 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin PL2_switch_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin|PL2_switch_Pin;
 80007c4:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 80007c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007ce:	2301      	movs	r3, #1
 80007d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	4812      	ldr	r0, [pc, #72]	@ (8000824 <MX_GPIO_Init+0x16c>)
 80007da:	f000 ff23 	bl	8001624 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_Enable_Pin */
  GPIO_InitStruct.Pin = _595_Enable_Pin;
 80007de:	2380      	movs	r3, #128	@ 0x80
 80007e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e2:	2301      	movs	r3, #1
 80007e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	2300      	movs	r3, #0
 80007ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_Enable_GPIO_Port, &GPIO_InitStruct);
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	4619      	mov	r1, r3
 80007f4:	480c      	ldr	r0, [pc, #48]	@ (8000828 <MX_GPIO_Init+0x170>)
 80007f6:	f000 ff15 	bl	8001624 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 80007fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000800:	2300      	movs	r3, #0
 8000802:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000804:	2301      	movs	r3, #1
 8000806:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	4619      	mov	r1, r3
 800080e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000812:	f000 ff07 	bl	8001624 <HAL_GPIO_Init>

}
 8000816:	bf00      	nop
 8000818:	3728      	adds	r7, #40	@ 0x28
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40021000 	.word	0x40021000
 8000824:	48000400 	.word	0x48000400
 8000828:	48000800 	.word	0x48000800

0800082c <write_to_register>:
 *  Created on: 28 Nov 2025
 *      Author: simonstal
 */
#include "io_handler.h"

void write_to_register(uint8_t r1,uint8_t r2, uint8_t r3) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
 8000836:	460b      	mov	r3, r1
 8000838:	71bb      	strb	r3, [r7, #6]
 800083a:	4613      	mov	r3, r2
 800083c:	717b      	strb	r3, [r7, #5]

			uint8_t databits[3];

			databits[0] = r3; //register 3
 800083e:	797b      	ldrb	r3, [r7, #5]
 8000840:	733b      	strb	r3, [r7, #12]
			databits[1] = r2;
 8000842:	79bb      	ldrb	r3, [r7, #6]
 8000844:	737b      	strb	r3, [r7, #13]
			databits[2] = r1;
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	73bb      	strb	r3, [r7, #14]

		HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, GPIO_PIN_RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	2180      	movs	r1, #128	@ 0x80
 800084e:	4811      	ldr	r0, [pc, #68]	@ (8000894 <write_to_register+0x68>)
 8000850:	f001 f8aa 	bl	80019a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(_595_Reset_GPIO_Port, _595_Reset_Pin, GPIO_PIN_SET);
 8000854:	2201      	movs	r2, #1
 8000856:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800085a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800085e:	f001 f8a3 	bl	80019a8 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000868:	480b      	ldr	r0, [pc, #44]	@ (8000898 <write_to_register+0x6c>)
 800086a:	f001 f89d 	bl	80019a8 <HAL_GPIO_WritePin>


		HAL_SPI_Transmit(&hspi3, databits, 3, 1000);
 800086e:	f107 010c 	add.w	r1, r7, #12
 8000872:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000876:	2203      	movs	r2, #3
 8000878:	4808      	ldr	r0, [pc, #32]	@ (800089c <write_to_register+0x70>)
 800087a:	f002 fca2 	bl	80031c2 <HAL_SPI_Transmit>

		HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_SET);
 800087e:	2201      	movs	r2, #1
 8000880:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000884:	4804      	ldr	r0, [pc, #16]	@ (8000898 <write_to_register+0x6c>)
 8000886:	f001 f88f 	bl	80019a8 <HAL_GPIO_WritePin>



}
 800088a:	bf00      	nop
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	48000800 	.word	0x48000800
 8000898:	48000400 	.word	0x48000400
 800089c:	200000b0 	.word	0x200000b0

080008a0 <read_input>:




bool read_input(Inputs button){
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	71fb      	strb	r3, [r7, #7]

	switch(button){
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2b05      	cmp	r3, #5
 80008ae:	d84a      	bhi.n	8000946 <read_input+0xa6>
 80008b0:	a201      	add	r2, pc, #4	@ (adr r2, 80008b8 <read_input+0x18>)
 80008b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b6:	bf00      	nop
 80008b8:	080008d1 	.word	0x080008d1
 80008bc:	08000947 	.word	0x08000947
 80008c0:	080008e7 	.word	0x080008e7
 80008c4:	08000901 	.word	0x08000901
 80008c8:	08000919 	.word	0x08000919
 80008cc:	0800092f 	.word	0x0800092f

	case NORTH_PEDESTRIAN:
		return(HAL_GPIO_ReadPin(PL2_switch_GPIO_Port, PL2_switch_Pin));
 80008d0:	2180      	movs	r1, #128	@ 0x80
 80008d2:	481f      	ldr	r0, [pc, #124]	@ (8000950 <read_input+0xb0>)
 80008d4:	f001 f850 	bl	8001978 <HAL_GPIO_ReadPin>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	bf14      	ite	ne
 80008de:	2301      	movne	r3, #1
 80008e0:	2300      	moveq	r3, #0
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	e030      	b.n	8000948 <read_input+0xa8>
		//returnfunktion
		break;

	case CAR_NORTH:

		return(HAL_GPIO_ReadPin(TL4_Car_GPIO_Port, TL4_Car_Pin));
 80008e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ee:	f001 f843 	bl	8001978 <HAL_GPIO_ReadPin>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	bf14      	ite	ne
 80008f8:	2301      	movne	r3, #1
 80008fa:	2300      	moveq	r3, #0
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	e023      	b.n	8000948 <read_input+0xa8>
		break;
	case CAR_SOUTH:

		return(HAL_GPIO_ReadPin(TL2_Car_GPIO_Port, TL2_Car_Pin));
 8000900:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000904:	4812      	ldr	r0, [pc, #72]	@ (8000950 <read_input+0xb0>)
 8000906:	f001 f837 	bl	8001978 <HAL_GPIO_ReadPin>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	bf14      	ite	ne
 8000910:	2301      	movne	r3, #1
 8000912:	2300      	moveq	r3, #0
 8000914:	b2db      	uxtb	r3, r3
 8000916:	e017      	b.n	8000948 <read_input+0xa8>
		break;

	case CAR_WEST:
		return(HAL_GPIO_ReadPin(TL1_Car_GPIO_Port, TL1_Car_Pin));
 8000918:	2110      	movs	r1, #16
 800091a:	480e      	ldr	r0, [pc, #56]	@ (8000954 <read_input+0xb4>)
 800091c:	f001 f82c 	bl	8001978 <HAL_GPIO_ReadPin>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	bf14      	ite	ne
 8000926:	2301      	movne	r3, #1
 8000928:	2300      	moveq	r3, #0
 800092a:	b2db      	uxtb	r3, r3
 800092c:	e00c      	b.n	8000948 <read_input+0xa8>
		break;

	case CAR_EAST:
		return(HAL_GPIO_ReadPin(TL3_Car_GPIO_Port, TL3_Car_Pin));
 800092e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000932:	4807      	ldr	r0, [pc, #28]	@ (8000950 <read_input+0xb0>)
 8000934:	f001 f820 	bl	8001978 <HAL_GPIO_ReadPin>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	bf14      	ite	ne
 800093e:	2301      	movne	r3, #1
 8000940:	2300      	moveq	r3, #0
 8000942:	b2db      	uxtb	r3, r3
 8000944:	e000      	b.n	8000948 <read_input+0xa8>



	}

	return false;
 8000946:	2300      	movs	r3, #0


}
 8000948:	4618      	mov	r0, r3
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	48000400 	.word	0x48000400
 8000954:	48000800 	.word	0x48000800

08000958 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800095c:	f000 fd40 	bl	80013e0 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000960:	f000 f80e 	bl	8000980 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000964:	f7ff fea8 	bl	80006b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000968:	f000 fc84 	bl	8001274 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800096c:	f000 f872 	bl	8000a54 <MX_SPI3_Init>
//		statemachine();
//#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000970:	f003 ff2e 	bl	80047d0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000974:	f7ff fdc2 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000978:	f003 ff4e 	bl	8004818 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <main+0x24>

08000980 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b096      	sub	sp, #88	@ 0x58
 8000984:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	2244      	movs	r2, #68	@ 0x44
 800098c:	2100      	movs	r1, #0
 800098e:	4618      	mov	r0, r3
 8000990:	f006 fce2 	bl	8007358 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000994:	463b      	mov	r3, r7
 8000996:	2200      	movs	r2, #0
 8000998:	601a      	str	r2, [r3, #0]
 800099a:	605a      	str	r2, [r3, #4]
 800099c:	609a      	str	r2, [r3, #8]
 800099e:	60da      	str	r2, [r3, #12]
 80009a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80009a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009a6:	f001 f825 	bl	80019f4 <HAL_PWREx_ControlVoltageScaling>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80009b0:	f000 f84a 	bl	8000a48 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009b4:	2302      	movs	r3, #2
 80009b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009bc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009be:	2310      	movs	r3, #16
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009c2:	2302      	movs	r3, #2
 80009c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009c6:	2302      	movs	r3, #2
 80009c8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009ca:	2301      	movs	r3, #1
 80009cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80009ce:	230a      	movs	r3, #10
 80009d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80009d2:	2307      	movs	r3, #7
 80009d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009d6:	2302      	movs	r3, #2
 80009d8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009da:	2302      	movs	r3, #2
 80009dc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	4618      	mov	r0, r3
 80009e4:	f001 f85c 	bl	8001aa0 <HAL_RCC_OscConfig>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80009ee:	f000 f82b 	bl	8000a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f2:	230f      	movs	r3, #15
 80009f4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009f6:	2303      	movs	r3, #3
 80009f8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009fe:	2300      	movs	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a02:	2300      	movs	r3, #0
 8000a04:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a06:	463b      	mov	r3, r7
 8000a08:	2104      	movs	r1, #4
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f001 fc24 	bl	8002258 <HAL_RCC_ClockConfig>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a16:	f000 f817 	bl	8000a48 <Error_Handler>
  }
}
 8000a1a:	bf00      	nop
 8000a1c:	3758      	adds	r7, #88	@ 0x58
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
	...

08000a24 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a04      	ldr	r2, [pc, #16]	@ (8000a44 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d101      	bne.n	8000a3a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a36:	f000 fcf3 	bl	8001420 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40012c00 	.word	0x40012c00

08000a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a4c:	b672      	cpsid	i
}
 8000a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <Error_Handler+0x8>

08000a54 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000a58:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a5a:	4a1c      	ldr	r2, [pc, #112]	@ (8000acc <MX_SPI3_Init+0x78>)
 8000a5c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a60:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a64:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a66:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a6e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000a72:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a74:	4b14      	ldr	r3, [pc, #80]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a7a:	4b13      	ldr	r3, [pc, #76]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a80:	4b11      	ldr	r3, [pc, #68]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a86:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000a88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a8a:	2218      	movs	r2, #24
 8000a8c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000aa0:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000aa2:	2207      	movs	r2, #7
 8000aa4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000aae:	2208      	movs	r2, #8
 8000ab0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000ab2:	4805      	ldr	r0, [pc, #20]	@ (8000ac8 <MX_SPI3_Init+0x74>)
 8000ab4:	f002 fae2 	bl	800307c <HAL_SPI_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000abe:	f7ff ffc3 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	200000b0 	.word	0x200000b0
 8000acc:	40003c00 	.word	0x40003c00

08000ad0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b08a      	sub	sp, #40	@ 0x28
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	605a      	str	r2, [r3, #4]
 8000ae2:	609a      	str	r2, [r3, #8]
 8000ae4:	60da      	str	r2, [r3, #12]
 8000ae6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a25      	ldr	r2, [pc, #148]	@ (8000b84 <HAL_SPI_MspInit+0xb4>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d144      	bne.n	8000b7c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000af2:	4b25      	ldr	r3, [pc, #148]	@ (8000b88 <HAL_SPI_MspInit+0xb8>)
 8000af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000af6:	4a24      	ldr	r2, [pc, #144]	@ (8000b88 <HAL_SPI_MspInit+0xb8>)
 8000af8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000afc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000afe:	4b22      	ldr	r3, [pc, #136]	@ (8000b88 <HAL_SPI_MspInit+0xb8>)
 8000b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b06:	613b      	str	r3, [r7, #16]
 8000b08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000b88 <HAL_SPI_MspInit+0xb8>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	4a1e      	ldr	r2, [pc, #120]	@ (8000b88 <HAL_SPI_MspInit+0xb8>)
 8000b10:	f043 0304 	orr.w	r3, r3, #4
 8000b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b16:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <HAL_SPI_MspInit+0xb8>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	f003 0304 	and.w	r3, r3, #4
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b22:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <HAL_SPI_MspInit+0xb8>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b26:	4a18      	ldr	r2, [pc, #96]	@ (8000b88 <HAL_SPI_MspInit+0xb8>)
 8000b28:	f043 0302 	orr.w	r3, r3, #2
 8000b2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b2e:	4b16      	ldr	r3, [pc, #88]	@ (8000b88 <HAL_SPI_MspInit+0xb8>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b32:	f003 0302 	and.w	r3, r3, #2
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = _595_SHCP_Pin;
 8000b3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b40:	2302      	movs	r3, #2
 8000b42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b4c:	2306      	movs	r3, #6
 8000b4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(_595_SHCP_GPIO_Port, &GPIO_InitStruct);
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	4619      	mov	r1, r3
 8000b56:	480d      	ldr	r0, [pc, #52]	@ (8000b8c <HAL_SPI_MspInit+0xbc>)
 8000b58:	f000 fd64 	bl	8001624 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = _595_DS_Pin;
 8000b5c:	2320      	movs	r3, #32
 8000b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b60:	2302      	movs	r3, #2
 8000b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b68:	2303      	movs	r3, #3
 8000b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b6c:	2306      	movs	r3, #6
 8000b6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(_595_DS_GPIO_Port, &GPIO_InitStruct);
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4619      	mov	r1, r3
 8000b76:	4806      	ldr	r0, [pc, #24]	@ (8000b90 <HAL_SPI_MspInit+0xc0>)
 8000b78:	f000 fd54 	bl	8001624 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	3728      	adds	r7, #40	@ 0x28
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40003c00 	.word	0x40003c00
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	48000800 	.word	0x48000800
 8000b90:	48000400 	.word	0x48000400

08000b94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9a:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000b9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b9e:	4a10      	ldr	r2, [pc, #64]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000ba0:	f043 0301 	orr.w	r3, r3, #1
 8000ba4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bbe:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <HAL_MspInit+0x4c>)
 8000bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bc6:	603b      	str	r3, [r7, #0]
 8000bc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	210f      	movs	r1, #15
 8000bce:	f06f 0001 	mvn.w	r0, #1
 8000bd2:	f000 fcfd 	bl	80015d0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40021000 	.word	0x40021000

08000be4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08c      	sub	sp, #48	@ 0x30
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000bec:	2300      	movs	r3, #0
 8000bee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000bf2:	4b2e      	ldr	r3, [pc, #184]	@ (8000cac <HAL_InitTick+0xc8>)
 8000bf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bf6:	4a2d      	ldr	r2, [pc, #180]	@ (8000cac <HAL_InitTick+0xc8>)
 8000bf8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000bfc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bfe:	4b2b      	ldr	r3, [pc, #172]	@ (8000cac <HAL_InitTick+0xc8>)
 8000c00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000c06:	60bb      	str	r3, [r7, #8]
 8000c08:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c0a:	f107 020c 	add.w	r2, r7, #12
 8000c0e:	f107 0310 	add.w	r3, r7, #16
 8000c12:	4611      	mov	r1, r2
 8000c14:	4618      	mov	r0, r3
 8000c16:	f001 fce3 	bl	80025e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000c1a:	f001 fccb 	bl	80025b4 <HAL_RCC_GetPCLK2Freq>
 8000c1e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c22:	4a23      	ldr	r2, [pc, #140]	@ (8000cb0 <HAL_InitTick+0xcc>)
 8000c24:	fba2 2303 	umull	r2, r3, r2, r3
 8000c28:	0c9b      	lsrs	r3, r3, #18
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000c2e:	4b21      	ldr	r3, [pc, #132]	@ (8000cb4 <HAL_InitTick+0xd0>)
 8000c30:	4a21      	ldr	r2, [pc, #132]	@ (8000cb8 <HAL_InitTick+0xd4>)
 8000c32:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000c34:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb4 <HAL_InitTick+0xd0>)
 8000c36:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c3a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8000cb4 <HAL_InitTick+0xd0>)
 8000c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c40:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000c42:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb4 <HAL_InitTick+0xd0>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c48:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb4 <HAL_InitTick+0xd0>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c4e:	4b19      	ldr	r3, [pc, #100]	@ (8000cb4 <HAL_InitTick+0xd0>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000c54:	4817      	ldr	r0, [pc, #92]	@ (8000cb4 <HAL_InitTick+0xd0>)
 8000c56:	f002 fd8f 	bl	8003778 <HAL_TIM_Base_Init>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d11b      	bne.n	8000ca0 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000c68:	4812      	ldr	r0, [pc, #72]	@ (8000cb4 <HAL_InitTick+0xd0>)
 8000c6a:	f002 fde7 	bl	800383c <HAL_TIM_Base_Start_IT>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000c74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d111      	bne.n	8000ca0 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000c7c:	2019      	movs	r0, #25
 8000c7e:	f000 fcc3 	bl	8001608 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2b0f      	cmp	r3, #15
 8000c86:	d808      	bhi.n	8000c9a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	6879      	ldr	r1, [r7, #4]
 8000c8c:	2019      	movs	r0, #25
 8000c8e:	f000 fc9f 	bl	80015d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c92:	4a0a      	ldr	r2, [pc, #40]	@ (8000cbc <HAL_InitTick+0xd8>)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6013      	str	r3, [r2, #0]
 8000c98:	e002      	b.n	8000ca0 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000ca0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3730      	adds	r7, #48	@ 0x30
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	431bde83 	.word	0x431bde83
 8000cb4:	20000114 	.word	0x20000114
 8000cb8:	40012c00 	.word	0x40012c00
 8000cbc:	20000020 	.word	0x20000020

08000cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <NMI_Handler+0x4>

08000cc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <HardFault_Handler+0x4>

08000cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <MemManage_Handler+0x4>

08000cd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <BusFault_Handler+0x4>

08000ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <UsageFault_Handler+0x4>

08000ce8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
	...

08000cf8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000cfc:	4802      	ldr	r0, [pc, #8]	@ (8000d08 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000cfe:	f002 fe0d 	bl	800391c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000114 	.word	0x20000114

08000d0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d10:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <SystemInit+0x20>)
 8000d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d16:	4a05      	ldr	r2, [pc, #20]	@ (8000d2c <SystemInit+0x20>)
 8000d18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <toggle_bluelights>:
#include "trafficstates.h"
#include "test.h"

uint8_t k = 0;
uint8_t testbits;
uint8_t toggle_bluelights(uint32_t *blinkstart, uint32_t blinkstop){
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]

	static uint8_t blue_on = 0;

	if(blinkstop - *blinkstart >= toggleFreq){
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	683a      	ldr	r2, [r7, #0]
 8000d40:	1ad2      	subs	r2, r2, r3
 8000d42:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <toggle_bluelights+0x44>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	429a      	cmp	r2, r3
 8000d48:	d30c      	bcc.n	8000d64 <toggle_bluelights+0x34>
		blue_on = !blue_on;
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d78 <toggle_bluelights+0x48>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	bf0c      	ite	eq
 8000d52:	2301      	moveq	r3, #1
 8000d54:	2300      	movne	r3, #0
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b07      	ldr	r3, [pc, #28]	@ (8000d78 <toggle_bluelights+0x48>)
 8000d5c:	701a      	strb	r2, [r3, #0]
		*blinkstart = blinkstop;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	683a      	ldr	r2, [r7, #0]
 8000d62:	601a      	str	r2, [r3, #0]
	}

	return blue_on;
 8000d64:	4b04      	ldr	r3, [pc, #16]	@ (8000d78 <toggle_bluelights+0x48>)
 8000d66:	781b      	ldrb	r3, [r3, #0]

}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	2000000c 	.word	0x2000000c
 8000d78:	20000162 	.word	0x20000162

08000d7c <update_lights_hardware>:

void update_lights_hardware(Trafficlights states, uint8_t blue_status){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	460a      	mov	r2, r1
 8000d86:	71fb      	strb	r3, [r7, #7]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	71bb      	strb	r3, [r7, #6]
	if(blue_status){
 8000d8c:	79bb      	ldrb	r3, [r7, #6]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d003      	beq.n	8000d9a <update_lights_hardware+0x1e>
		testbits = 0b00100000;
 8000d92:	4b32      	ldr	r3, [pc, #200]	@ (8000e5c <update_lights_hardware+0xe0>)
 8000d94:	2220      	movs	r2, #32
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	e002      	b.n	8000da0 <update_lights_hardware+0x24>
	}else{
		testbits = 0b0;
 8000d9a:	4b30      	ldr	r3, [pc, #192]	@ (8000e5c <update_lights_hardware+0xe0>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
	}
	switch(states){
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	2b06      	cmp	r3, #6
 8000da4:	d856      	bhi.n	8000e54 <update_lights_hardware+0xd8>
 8000da6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dac <update_lights_hardware+0x30>)
 8000da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dac:	08000dc9 	.word	0x08000dc9
 8000db0:	08000ddd 	.word	0x08000ddd
 8000db4:	08000df1 	.word	0x08000df1
 8000db8:	08000e19 	.word	0x08000e19
 8000dbc:	08000e2d 	.word	0x08000e2d
 8000dc0:	08000e41 	.word	0x08000e41
 8000dc4:	08000e05 	.word	0x08000e05

	case NS_GREEN:
		write_to_register(EAST_RED, INIT_SOUTH_GREEN + testbits, INIT_NORTH_GREEN); //r1 r2 r3
 8000dc8:	4b24      	ldr	r3, [pc, #144]	@ (8000e5c <update_lights_hardware+0xe0>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	330c      	adds	r3, #12
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	2221      	movs	r2, #33	@ 0x21
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	2009      	movs	r0, #9
 8000dd6:	f7ff fd29 	bl	800082c <write_to_register>
		break;
 8000dda:	e03b      	b.n	8000e54 <update_lights_hardware+0xd8>

	case NS_YELLOW:
		write_to_register(EAST_RED, SOUTH_YELLOW + testbits, NORTH_YELLOW);
 8000ddc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e5c <update_lights_hardware+0xe0>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	330a      	adds	r3, #10
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2211      	movs	r2, #17
 8000de6:	4619      	mov	r1, r3
 8000de8:	2009      	movs	r0, #9
 8000dea:	f7ff fd1f 	bl	800082c <write_to_register>
		break;
 8000dee:	e031      	b.n	8000e54 <update_lights_hardware+0xd8>

	case NS_RED:
		write_to_register(EAST_RED, SOUTH_RED + testbits, NORTH_RED);
 8000df0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e5c <update_lights_hardware+0xe0>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	3309      	adds	r3, #9
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	2209      	movs	r2, #9
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	2009      	movs	r0, #9
 8000dfe:	f7ff fd15 	bl	800082c <write_to_register>
		break;
 8000e02:	e027      	b.n	8000e54 <update_lights_hardware+0xd8>

	case NS_PED_GREEN:
		write_to_register(ZERO,PED_GREEN+ testbits, NORTH_RED);
 8000e04:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <update_lights_hardware+0xe0>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	3311      	adds	r3, #17
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2209      	movs	r2, #9
 8000e0e:	4619      	mov	r1, r3
 8000e10:	2000      	movs	r0, #0
 8000e12:	f7ff fd0b 	bl	800082c <write_to_register>
		break;
 8000e16:	e01d      	b.n	8000e54 <update_lights_hardware+0xd8>

	case EW_GREEN:
		write_to_register(EAST_GREEN, SOUTH_RED + testbits, WEST_GREEN);
 8000e18:	4b10      	ldr	r3, [pc, #64]	@ (8000e5c <update_lights_hardware+0xe0>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	3309      	adds	r3, #9
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	220c      	movs	r2, #12
 8000e22:	4619      	mov	r1, r3
 8000e24:	200c      	movs	r0, #12
 8000e26:	f7ff fd01 	bl	800082c <write_to_register>
		break;
 8000e2a:	e013      	b.n	8000e54 <update_lights_hardware+0xd8>

	case EW_YELLOW:
		write_to_register(EAST_YELLOW, SOUTH_RED + testbits, WEST_YELLOW);
 8000e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <update_lights_hardware+0xe0>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	3309      	adds	r3, #9
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	220a      	movs	r2, #10
 8000e36:	4619      	mov	r1, r3
 8000e38:	200a      	movs	r0, #10
 8000e3a:	f7ff fcf7 	bl	800082c <write_to_register>
			break;
 8000e3e:	e009      	b.n	8000e54 <update_lights_hardware+0xd8>

	case EW_RED:
		write_to_register(EAST_RED, SOUTH_RED + testbits, WEST_RED);
 8000e40:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <update_lights_hardware+0xe0>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	3309      	adds	r3, #9
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	2209      	movs	r2, #9
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	2009      	movs	r0, #9
 8000e4e:	f7ff fced 	bl	800082c <write_to_register>
			break;
 8000e52:	bf00      	nop

	}


}
 8000e54:	bf00      	nop
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000161 	.word	0x20000161

08000e60 <update_traffic_states>:


void update_traffic_states(uint32_t *start_time, uint32_t current_time, Trafficlights *states, uint8_t *n_ped_wait, uint8_t car_ns, uint8_t car_ew){
 8000e60:	b480      	push	{r7}
 8000e62:	b087      	sub	sp, #28
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
 8000e6c:	603b      	str	r3, [r7, #0]

    uint32_t passed_time = current_time - *start_time;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	68ba      	ldr	r2, [r7, #8]
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	617b      	str	r3, [r7, #20]

    switch(*states){
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b06      	cmp	r3, #6
 8000e7e:	f200 81e7 	bhi.w	8001250 <update_traffic_states+0x3f0>
 8000e82:	a201      	add	r2, pc, #4	@ (adr r2, 8000e88 <update_traffic_states+0x28>)
 8000e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e88:	08000ea5 	.word	0x08000ea5
 8000e8c:	08000f3f 	.word	0x08000f3f
 8000e90:	08000fe1 	.word	0x08000fe1
 8000e94:	08001099 	.word	0x08001099
 8000e98:	08001133 	.word	0x08001133
 8000e9c:	080011b5 	.word	0x080011b5
 8000ea0:	08001079 	.word	0x08001079

    case NS_GREEN:
        k = 0;
 8000ea4:	4b8c      	ldr	r3, [pc, #560]	@ (80010d8 <update_traffic_states+0x278>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]

        if(*n_ped_wait == 1){
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d10a      	bne.n	8000ec8 <update_traffic_states+0x68>
        	if(passed_time >= pedestrianDelay){
 8000eb2:	4b8a      	ldr	r3, [pc, #552]	@ (80010dc <update_traffic_states+0x27c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	697a      	ldr	r2, [r7, #20]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d305      	bcc.n	8000ec8 <update_traffic_states+0x68>
               *states = NS_YELLOW;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	701a      	strb	r2, [r3, #0]
               *start_time = current_time;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	68ba      	ldr	r2, [r7, #8]
 8000ec6:	601a      	str	r2, [r3, #0]
               }
        	}

        if(car_ns == 1 && car_ew == 1){
 8000ec8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d110      	bne.n	8000ef2 <update_traffic_states+0x92>
 8000ed0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d10c      	bne.n	8000ef2 <update_traffic_states+0x92>
        	if(passed_time >= (redDelayMax / 4)){
 8000ed8:	4b81      	ldr	r3, [pc, #516]	@ (80010e0 <update_traffic_states+0x280>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	089b      	lsrs	r3, r3, #2
 8000ede:	697a      	ldr	r2, [r7, #20]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d32b      	bcc.n	8000f3c <update_traffic_states+0xdc>
        		  *states = NS_YELLOW;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
        		   *start_time = current_time;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	68ba      	ldr	r2, [r7, #8]
 8000eee:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 4)){
 8000ef0:	e024      	b.n	8000f3c <update_traffic_states+0xdc>
        	}
        }
        // 2. Normal tid har gått ut
        else if(passed_time >= greenDelay){
 8000ef2:	4b7c      	ldr	r3, [pc, #496]	@ (80010e4 <update_traffic_states+0x284>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	697a      	ldr	r2, [r7, #20]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	f0c0 819c 	bcc.w	8001236 <update_traffic_states+0x3d6>
            //if(*n_ped_wait == 1){
               // *states = NS_YELLOW;
               // *start_time = current_time;
                //k = 0;

             if(car_ns == 1 && car_ew == 0){
 8000efe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d10a      	bne.n	8000f1c <update_traffic_states+0xbc>
 8000f06:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d106      	bne.n	8000f1c <update_traffic_states+0xbc>
                // Förläng grönt
                *states = NS_GREEN;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2200      	movs	r2, #0
 8000f12:	701a      	strb	r2, [r3, #0]
                *start_time = current_time; /// fel? tror jag //TEST
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	68ba      	ldr	r2, [r7, #8]
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	e00f      	b.n	8000f3c <update_traffic_states+0xdc>
            }
            else {

                if(passed_time >= greenDelay){
 8000f1c:	4b71      	ldr	r3, [pc, #452]	@ (80010e4 <update_traffic_states+0x284>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	697a      	ldr	r2, [r7, #20]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	f0c0 8187 	bcc.w	8001236 <update_traffic_states+0x3d6>
                	*states = NS_YELLOW;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	701a      	strb	r2, [r3, #0]
                	*start_time = current_time;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	68ba      	ldr	r2, [r7, #8]
 8000f32:	601a      	str	r2, [r3, #0]
                	k = 0;
 8000f34:	4b68      	ldr	r3, [pc, #416]	@ (80010d8 <update_traffic_states+0x278>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	701a      	strb	r2, [r3, #0]
                }
            }
        }
        break;
 8000f3a:	e17c      	b.n	8001236 <update_traffic_states+0x3d6>
 8000f3c:	e17b      	b.n	8001236 <update_traffic_states+0x3d6>

    case NS_YELLOW:
        if(*n_ped_wait == 1){
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d10a      	bne.n	8000f5c <update_traffic_states+0xfc>
        	if(passed_time >= pedestrianDelay){
 8000f46:	4b65      	ldr	r3, [pc, #404]	@ (80010dc <update_traffic_states+0x27c>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d305      	bcc.n	8000f5c <update_traffic_states+0xfc>
              *states = NS_RED;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2202      	movs	r2, #2
 8000f54:	701a      	strb	r2, [r3, #0]
              *start_time = current_time;
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	68ba      	ldr	r2, [r7, #8]
 8000f5a:	601a      	str	r2, [r3, #0]
        	}
        	}
    	 if(car_ns == 1 && car_ew == 1){
 8000f5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d11e      	bne.n	8000fa2 <update_traffic_states+0x142>
 8000f64:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d11a      	bne.n	8000fa2 <update_traffic_states+0x142>
    		 if(passed_time >= (redDelayMax / 6)){
 8000f6c:	4b5c      	ldr	r3, [pc, #368]	@ (80010e0 <update_traffic_states+0x280>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a5d      	ldr	r2, [pc, #372]	@ (80010e8 <update_traffic_states+0x288>)
 8000f72:	fba2 2303 	umull	r2, r3, r2, r3
 8000f76:	089b      	lsrs	r3, r3, #2
 8000f78:	697a      	ldr	r2, [r7, #20]
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d32f      	bcc.n	8000fde <update_traffic_states+0x17e>
    			 if(k == 1){
 8000f7e:	4b56      	ldr	r3, [pc, #344]	@ (80010d8 <update_traffic_states+0x278>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d106      	bne.n	8000f94 <update_traffic_states+0x134>
    				 *states = NS_GREEN;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
    				 *start_time = current_time;
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	68ba      	ldr	r2, [r7, #8]
 8000f90:	601a      	str	r2, [r3, #0]
    		 if(passed_time >= (redDelayMax / 6)){
 8000f92:	e024      	b.n	8000fde <update_traffic_states+0x17e>

    			 }else{
    				 	 *states = NS_RED;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2202      	movs	r2, #2
 8000f98:	701a      	strb	r2, [r3, #0]
    				 	 *start_time = current_time;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	68ba      	ldr	r2, [r7, #8]
 8000f9e:	601a      	str	r2, [r3, #0]
    		 if(passed_time >= (redDelayMax / 6)){
 8000fa0:	e01d      	b.n	8000fde <update_traffic_states+0x17e>
    			 	 }
    		 }
    	 }

    	 else if(passed_time >= orangeDelay){
 8000fa2:	4b52      	ldr	r3, [pc, #328]	@ (80010ec <update_traffic_states+0x28c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	697a      	ldr	r2, [r7, #20]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	f0c0 8146 	bcc.w	800123a <update_traffic_states+0x3da>
    		*states = NS_RED;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2202      	movs	r2, #2
 8000fb2:	701a      	strb	r2, [r3, #0]
    		*start_time = current_time;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	601a      	str	r2, [r3, #0]

    		if(k == 0){
 8000fba:	4b47      	ldr	r3, [pc, #284]	@ (80010d8 <update_traffic_states+0x278>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d106      	bne.n	8000fd0 <update_traffic_states+0x170>
    		*states = NS_RED;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	701a      	strb	r2, [r3, #0]
    		*start_time = current_time;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	68ba      	ldr	r2, [r7, #8]
 8000fcc:	601a      	str	r2, [r3, #0]
    		else {
    		*states = NS_GREEN;
    		*start_time = current_time;
    		}
    	}
        break;
 8000fce:	e134      	b.n	800123a <update_traffic_states+0x3da>
    		*states = NS_GREEN;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
    		*start_time = current_time;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	68ba      	ldr	r2, [r7, #8]
 8000fda:	601a      	str	r2, [r3, #0]
        break;
 8000fdc:	e12d      	b.n	800123a <update_traffic_states+0x3da>
 8000fde:	e12c      	b.n	800123a <update_traffic_states+0x3da>

    case NS_RED:
        if(*n_ped_wait == 1){
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d105      	bne.n	8000ff4 <update_traffic_states+0x194>
              *states = NS_PED_GREEN;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2206      	movs	r2, #6
 8000fec:	701a      	strb	r2, [r3, #0]
              *start_time = current_time;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	68ba      	ldr	r2, [r7, #8]
 8000ff2:	601a      	str	r2, [r3, #0]
        	}
        if(car_ew == 1 && car_ns == 1){
 8000ff4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d11e      	bne.n	800103a <update_traffic_states+0x1da>
 8000ffc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d11a      	bne.n	800103a <update_traffic_states+0x1da>
        	if(passed_time >= (redDelayMax/ 12)){
 8001004:	4b36      	ldr	r3, [pc, #216]	@ (80010e0 <update_traffic_states+0x280>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a37      	ldr	r2, [pc, #220]	@ (80010e8 <update_traffic_states+0x288>)
 800100a:	fba2 2303 	umull	r2, r3, r2, r3
 800100e:	08db      	lsrs	r3, r3, #3
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	429a      	cmp	r2, r3
 8001014:	d32f      	bcc.n	8001076 <update_traffic_states+0x216>
        		if(k == 1){
 8001016:	4b30      	ldr	r3, [pc, #192]	@ (80010d8 <update_traffic_states+0x278>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b01      	cmp	r3, #1
 800101c:	d106      	bne.n	800102c <update_traffic_states+0x1cc>
        			*states = NS_YELLOW;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2201      	movs	r2, #1
 8001022:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax/ 12)){
 800102a:	e024      	b.n	8001076 <update_traffic_states+0x216>
        		}else {
        			*states = EW_RED;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2205      	movs	r2, #5
 8001030:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	68ba      	ldr	r2, [r7, #8]
 8001036:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax/ 12)){
 8001038:	e01d      	b.n	8001076 <update_traffic_states+0x216>
        		}
        	}
        }
        else if(passed_time >= redDelay){
 800103a:	4b2d      	ldr	r3, [pc, #180]	@ (80010f0 <update_traffic_states+0x290>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	697a      	ldr	r2, [r7, #20]
 8001040:	429a      	cmp	r2, r3
 8001042:	f0c0 80fc 	bcc.w	800123e <update_traffic_states+0x3de>
    		*states = EW_RED;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2205      	movs	r2, #5
 800104a:	701a      	strb	r2, [r3, #0]
    		*start_time = current_time;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	68ba      	ldr	r2, [r7, #8]
 8001050:	601a      	str	r2, [r3, #0]

    	if(k == 0){
 8001052:	4b21      	ldr	r3, [pc, #132]	@ (80010d8 <update_traffic_states+0x278>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d106      	bne.n	8001068 <update_traffic_states+0x208>
    		*states = EW_RED;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2205      	movs	r2, #5
 800105e:	701a      	strb	r2, [r3, #0]
    		*start_time = current_time;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	601a      	str	r2, [r3, #0]
    	}else {
    		*states = NS_YELLOW;
    		*start_time = current_time;
    	}
    	}
        break;
 8001066:	e0ea      	b.n	800123e <update_traffic_states+0x3de>
    		*states = NS_YELLOW;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2201      	movs	r2, #1
 800106c:	701a      	strb	r2, [r3, #0]
    		*start_time = current_time;
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	601a      	str	r2, [r3, #0]
        break;
 8001074:	e0e3      	b.n	800123e <update_traffic_states+0x3de>
 8001076:	e0e2      	b.n	800123e <update_traffic_states+0x3de>

    case NS_PED_GREEN:
        *n_ped_wait = 0;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
        if(passed_time >= walkingDelay){
 800107e:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <update_traffic_states+0x294>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	697a      	ldr	r2, [r7, #20]
 8001084:	429a      	cmp	r2, r3
 8001086:	f0c0 80dc 	bcc.w	8001242 <update_traffic_states+0x3e2>
            *states = EW_GREEN;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2203      	movs	r2, #3
 800108e:	701a      	strb	r2, [r3, #0]
            *start_time = current_time;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	601a      	str	r2, [r3, #0]
        }
        break;
 8001096:	e0d4      	b.n	8001242 <update_traffic_states+0x3e2>

    case EW_GREEN:
        k = 1;
 8001098:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <update_traffic_states+0x278>)
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
        if(*n_ped_wait == 1){
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d103      	bne.n	80010ae <update_traffic_states+0x24e>
              *states = EW_GREEN;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2203      	movs	r2, #3
 80010aa:	701a      	strb	r2, [r3, #0]
            else {
                *states = EW_YELLOW;
                *start_time = current_time;
            }
        }
        break;
 80010ac:	e0cb      	b.n	8001246 <update_traffic_states+0x3e6>
        else if(car_ew == 1 && car_ns == 1){
 80010ae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d120      	bne.n	80010f8 <update_traffic_states+0x298>
 80010b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d11c      	bne.n	80010f8 <update_traffic_states+0x298>
        	if(passed_time >= (redDelayMax /4)){
 80010be:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <update_traffic_states+0x280>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	089b      	lsrs	r3, r3, #2
 80010c4:	697a      	ldr	r2, [r7, #20]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d332      	bcc.n	8001130 <update_traffic_states+0x2d0>
                *states = EW_YELLOW;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2204      	movs	r2, #4
 80010ce:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	68ba      	ldr	r2, [r7, #8]
 80010d4:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax /4)){
 80010d6:	e02b      	b.n	8001130 <update_traffic_states+0x2d0>
 80010d8:	20000160 	.word	0x20000160
 80010dc:	20000000 	.word	0x20000000
 80010e0:	20000018 	.word	0x20000018
 80010e4:	20000010 	.word	0x20000010
 80010e8:	aaaaaaab 	.word	0xaaaaaaab
 80010ec:	20000008 	.word	0x20000008
 80010f0:	20000014 	.word	0x20000014
 80010f4:	20000004 	.word	0x20000004
        else if(passed_time >= greenDelay){
 80010f8:	4b58      	ldr	r3, [pc, #352]	@ (800125c <update_traffic_states+0x3fc>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	697a      	ldr	r2, [r7, #20]
 80010fe:	429a      	cmp	r2, r3
 8001100:	f0c0 80a1 	bcc.w	8001246 <update_traffic_states+0x3e6>
            if(car_ew == 1 && car_ns == 0){
 8001104:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001108:	2b01      	cmp	r3, #1
 800110a:	d10a      	bne.n	8001122 <update_traffic_states+0x2c2>
 800110c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d106      	bne.n	8001122 <update_traffic_states+0x2c2>
                *states = EW_GREEN;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2203      	movs	r2, #3
 8001118:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	e006      	b.n	8001130 <update_traffic_states+0x2d0>
                *states = EW_YELLOW;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2204      	movs	r2, #4
 8001126:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	601a      	str	r2, [r3, #0]
        break;
 800112e:	e08a      	b.n	8001246 <update_traffic_states+0x3e6>
 8001130:	e089      	b.n	8001246 <update_traffic_states+0x3e6>

    case EW_YELLOW:
        if(car_ew == 1 && car_ns == 1){
 8001132:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001136:	2b01      	cmp	r3, #1
 8001138:	d11e      	bne.n	8001178 <update_traffic_states+0x318>
 800113a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d11a      	bne.n	8001178 <update_traffic_states+0x318>
        	if(passed_time >= (redDelayMax / 6)){
 8001142:	4b47      	ldr	r3, [pc, #284]	@ (8001260 <update_traffic_states+0x400>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a47      	ldr	r2, [pc, #284]	@ (8001264 <update_traffic_states+0x404>)
 8001148:	fba2 2303 	umull	r2, r3, r2, r3
 800114c:	089b      	lsrs	r3, r3, #2
 800114e:	697a      	ldr	r2, [r7, #20]
 8001150:	429a      	cmp	r2, r3
 8001152:	d32e      	bcc.n	80011b2 <update_traffic_states+0x352>


        	if(k == 1){
 8001154:	4b44      	ldr	r3, [pc, #272]	@ (8001268 <update_traffic_states+0x408>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d106      	bne.n	800116a <update_traffic_states+0x30a>
                *states = EW_RED;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2205      	movs	r2, #5
 8001160:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 8001168:	e023      	b.n	80011b2 <update_traffic_states+0x352>
        	}else{
        		*states = EW_GREEN;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2203      	movs	r2, #3
 800116e:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 8001176:	e01c      	b.n	80011b2 <update_traffic_states+0x352>
        	}
        }
        }
        else if(passed_time >= orangeDelay){
 8001178:	4b3c      	ldr	r3, [pc, #240]	@ (800126c <update_traffic_states+0x40c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	429a      	cmp	r2, r3
 8001180:	d363      	bcc.n	800124a <update_traffic_states+0x3ea>
        		*states = EW_GREEN;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2203      	movs	r2, #3
 8001186:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	68ba      	ldr	r2, [r7, #8]
 800118c:	601a      	str	r2, [r3, #0]

        	 if(k == 1){
 800118e:	4b36      	ldr	r3, [pc, #216]	@ (8001268 <update_traffic_states+0x408>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d106      	bne.n	80011a4 <update_traffic_states+0x344>
        		*states = EW_RED;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2205      	movs	r2, #5
 800119a:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	68ba      	ldr	r2, [r7, #8]
 80011a0:	601a      	str	r2, [r3, #0]
        	}else {
        		*states = EW_GREEN;
        		*start_time = current_time;
        	}
       	}
            break;
 80011a2:	e052      	b.n	800124a <update_traffic_states+0x3ea>
        		*states = EW_GREEN;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2203      	movs	r2, #3
 80011a8:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	68ba      	ldr	r2, [r7, #8]
 80011ae:	601a      	str	r2, [r3, #0]
            break;
 80011b0:	e04b      	b.n	800124a <update_traffic_states+0x3ea>
 80011b2:	e04a      	b.n	800124a <update_traffic_states+0x3ea>

    case EW_RED:

        if(car_ew == 1 && car_ns == 1){
 80011b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d11e      	bne.n	80011fa <update_traffic_states+0x39a>
 80011bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d11a      	bne.n	80011fa <update_traffic_states+0x39a>
        	if(passed_time >= (redDelayMax/12)){
 80011c4:	4b26      	ldr	r3, [pc, #152]	@ (8001260 <update_traffic_states+0x400>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a26      	ldr	r2, [pc, #152]	@ (8001264 <update_traffic_states+0x404>)
 80011ca:	fba2 2303 	umull	r2, r3, r2, r3
 80011ce:	08db      	lsrs	r3, r3, #3
 80011d0:	697a      	ldr	r2, [r7, #20]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d32e      	bcc.n	8001234 <update_traffic_states+0x3d4>
        	if(k == 1){
 80011d6:	4b24      	ldr	r3, [pc, #144]	@ (8001268 <update_traffic_states+0x408>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d106      	bne.n	80011ec <update_traffic_states+0x38c>
        	*states = NS_RED;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2202      	movs	r2, #2
 80011e2:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	68ba      	ldr	r2, [r7, #8]
 80011e8:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax/12)){
 80011ea:	e023      	b.n	8001234 <update_traffic_states+0x3d4>
        	}else {
        		*states = EW_YELLOW;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2204      	movs	r2, #4
 80011f0:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	68ba      	ldr	r2, [r7, #8]
 80011f6:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax/12)){
 80011f8:	e01c      	b.n	8001234 <update_traffic_states+0x3d4>
        	}
        }
        }

        else if(passed_time >= redDelay){
 80011fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001270 <update_traffic_states+0x410>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	429a      	cmp	r2, r3
 8001202:	d324      	bcc.n	800124e <update_traffic_states+0x3ee>
        		*states = NS_RED;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2202      	movs	r2, #2
 8001208:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	68ba      	ldr	r2, [r7, #8]
 800120e:	601a      	str	r2, [r3, #0]

        	if(k == 1){
 8001210:	4b15      	ldr	r3, [pc, #84]	@ (8001268 <update_traffic_states+0x408>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b01      	cmp	r3, #1
 8001216:	d106      	bne.n	8001226 <update_traffic_states+0x3c6>
        		*states = NS_RED;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2202      	movs	r2, #2
 800121c:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	68ba      	ldr	r2, [r7, #8]
 8001222:	601a      	str	r2, [r3, #0]
        	}else {
        		*states = EW_YELLOW;
        		*start_time = current_time;
        	}
    	}
        break;
 8001224:	e013      	b.n	800124e <update_traffic_states+0x3ee>
        		*states = EW_YELLOW;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2204      	movs	r2, #4
 800122a:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	68ba      	ldr	r2, [r7, #8]
 8001230:	601a      	str	r2, [r3, #0]
        break;
 8001232:	e00c      	b.n	800124e <update_traffic_states+0x3ee>
 8001234:	e00b      	b.n	800124e <update_traffic_states+0x3ee>
        break;
 8001236:	bf00      	nop
 8001238:	e00a      	b.n	8001250 <update_traffic_states+0x3f0>
        break;
 800123a:	bf00      	nop
 800123c:	e008      	b.n	8001250 <update_traffic_states+0x3f0>
        break;
 800123e:	bf00      	nop
 8001240:	e006      	b.n	8001250 <update_traffic_states+0x3f0>
        break;
 8001242:	bf00      	nop
 8001244:	e004      	b.n	8001250 <update_traffic_states+0x3f0>
        break;
 8001246:	bf00      	nop
 8001248:	e002      	b.n	8001250 <update_traffic_states+0x3f0>
            break;
 800124a:	bf00      	nop
 800124c:	e000      	b.n	8001250 <update_traffic_states+0x3f0>
        break;
 800124e:	bf00      	nop
    }

} // funktion slut
 8001250:	bf00      	nop
 8001252:	371c      	adds	r7, #28
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	20000010 	.word	0x20000010
 8001260:	20000018 	.word	0x20000018
 8001264:	aaaaaaab 	.word	0xaaaaaaab
 8001268:	20000160 	.word	0x20000160
 800126c:	20000008 	.word	0x20000008
 8001270:	20000014 	.word	0x20000014

08001274 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001278:	4b14      	ldr	r3, [pc, #80]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 800127a:	4a15      	ldr	r2, [pc, #84]	@ (80012d0 <MX_USART2_UART_Init+0x5c>)
 800127c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800127e:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 8001280:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001284:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001286:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800128c:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001292:	4b0e      	ldr	r3, [pc, #56]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001298:	4b0c      	ldr	r3, [pc, #48]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 800129a:	220c      	movs	r2, #12
 800129c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800129e:	4b0b      	ldr	r3, [pc, #44]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a4:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012aa:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012b0:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012b6:	4805      	ldr	r0, [pc, #20]	@ (80012cc <MX_USART2_UART_Init+0x58>)
 80012b8:	f002 fd24 	bl	8003d04 <HAL_UART_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012c2:	f7ff fbc1 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20000164 	.word	0x20000164
 80012d0:	40004400 	.word	0x40004400

080012d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b0ac      	sub	sp, #176	@ 0xb0
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012ec:	f107 0314 	add.w	r3, r7, #20
 80012f0:	2288      	movs	r2, #136	@ 0x88
 80012f2:	2100      	movs	r1, #0
 80012f4:	4618      	mov	r0, r3
 80012f6:	f006 f82f 	bl	8007358 <memset>
  if(uartHandle->Instance==USART2)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a21      	ldr	r2, [pc, #132]	@ (8001384 <HAL_UART_MspInit+0xb0>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d13b      	bne.n	800137c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001304:	2302      	movs	r3, #2
 8001306:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001308:	2300      	movs	r3, #0
 800130a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	4618      	mov	r0, r3
 8001312:	f001 f9f7 	bl	8002704 <HAL_RCCEx_PeriphCLKConfig>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800131c:	f7ff fb94 	bl	8000a48 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <HAL_UART_MspInit+0xb4>)
 8001322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001324:	4a18      	ldr	r2, [pc, #96]	@ (8001388 <HAL_UART_MspInit+0xb4>)
 8001326:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800132a:	6593      	str	r3, [r2, #88]	@ 0x58
 800132c:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <HAL_UART_MspInit+0xb4>)
 800132e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001334:	613b      	str	r3, [r7, #16]
 8001336:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001338:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <HAL_UART_MspInit+0xb4>)
 800133a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133c:	4a12      	ldr	r2, [pc, #72]	@ (8001388 <HAL_UART_MspInit+0xb4>)
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001344:	4b10      	ldr	r3, [pc, #64]	@ (8001388 <HAL_UART_MspInit+0xb4>)
 8001346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001350:	230c      	movs	r3, #12
 8001352:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001356:	2302      	movs	r3, #2
 8001358:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001362:	2303      	movs	r3, #3
 8001364:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001368:	2307      	movs	r3, #7
 800136a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001372:	4619      	mov	r1, r3
 8001374:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001378:	f000 f954 	bl	8001624 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800137c:	bf00      	nop
 800137e:	37b0      	adds	r7, #176	@ 0xb0
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40004400 	.word	0x40004400
 8001388:	40021000 	.word	0x40021000

0800138c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800138c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001390:	f7ff fcbc 	bl	8000d0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
   ldr r0, =_sdata
 8001394:	480c      	ldr	r0, [pc, #48]	@ (80013c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001396:	490d      	ldr	r1, [pc, #52]	@ (80013cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001398:	4a0d      	ldr	r2, [pc, #52]	@ (80013d0 <LoopForever+0xe>)
  movs r3, #0
 800139a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800139c:	e002      	b.n	80013a4 <LoopCopyDataInit>

0800139e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800139e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013a2:	3304      	adds	r3, #4

080013a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013a8:	d3f9      	bcc.n	800139e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013aa:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013ac:	4c0a      	ldr	r4, [pc, #40]	@ (80013d8 <LoopForever+0x16>)
  movs r3, #0
 80013ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013b0:	e001      	b.n	80013b6 <LoopFillZerobss>

080013b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b4:	3204      	adds	r2, #4

080013b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013b8:	d3fb      	bcc.n	80013b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ba:	f005 ffd5 	bl	8007368 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013be:	f7ff facb 	bl	8000958 <main>

080013c2 <LoopForever>:

LoopForever:
    b LoopForever
 80013c2:	e7fe      	b.n	80013c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013c4:	20018000 	.word	0x20018000
   ldr r0, =_sdata
 80013c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013cc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80013d0:	08007654 	.word	0x08007654
  ldr r2, =_sbss
 80013d4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80013d8:	20001cd0 	.word	0x20001cd0

080013dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013dc:	e7fe      	b.n	80013dc <ADC1_2_IRQHandler>
	...

080013e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013e6:	2300      	movs	r3, #0
 80013e8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013ea:	4b0c      	ldr	r3, [pc, #48]	@ (800141c <HAL_Init+0x3c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a0b      	ldr	r2, [pc, #44]	@ (800141c <HAL_Init+0x3c>)
 80013f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f6:	2003      	movs	r0, #3
 80013f8:	f000 f8df 	bl	80015ba <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013fc:	200f      	movs	r0, #15
 80013fe:	f7ff fbf1 	bl	8000be4 <HAL_InitTick>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d002      	beq.n	800140e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	71fb      	strb	r3, [r7, #7]
 800140c:	e001      	b.n	8001412 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800140e:	f7ff fbc1 	bl	8000b94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001412:	79fb      	ldrb	r3, [r7, #7]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40022000 	.word	0x40022000

08001420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <HAL_IncTick+0x20>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <HAL_IncTick+0x24>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4413      	add	r3, r2
 8001430:	4a04      	ldr	r2, [pc, #16]	@ (8001444 <HAL_IncTick+0x24>)
 8001432:	6013      	str	r3, [r2, #0]
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	20000024 	.word	0x20000024
 8001444:	200001ec 	.word	0x200001ec

08001448 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return uwTick;
 800144c:	4b03      	ldr	r3, [pc, #12]	@ (800145c <HAL_GetTick+0x14>)
 800144e:	681b      	ldr	r3, [r3, #0]
}
 8001450:	4618      	mov	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	200001ec 	.word	0x200001ec

08001460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001470:	4b0c      	ldr	r3, [pc, #48]	@ (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800147c:	4013      	ands	r3, r2
 800147e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001488:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800148c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001492:	4a04      	ldr	r2, [pc, #16]	@ (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	60d3      	str	r3, [r2, #12]
}
 8001498:	bf00      	nop
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ac:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <__NVIC_GetPriorityGrouping+0x18>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	0a1b      	lsrs	r3, r3, #8
 80014b2:	f003 0307 	and.w	r3, r3, #7
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	db0b      	blt.n	80014ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	f003 021f 	and.w	r2, r3, #31
 80014dc:	4907      	ldr	r1, [pc, #28]	@ (80014fc <__NVIC_EnableIRQ+0x38>)
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	095b      	lsrs	r3, r3, #5
 80014e4:	2001      	movs	r0, #1
 80014e6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	e000e100 	.word	0xe000e100

08001500 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	6039      	str	r1, [r7, #0]
 800150a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800150c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001510:	2b00      	cmp	r3, #0
 8001512:	db0a      	blt.n	800152a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	b2da      	uxtb	r2, r3
 8001518:	490c      	ldr	r1, [pc, #48]	@ (800154c <__NVIC_SetPriority+0x4c>)
 800151a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151e:	0112      	lsls	r2, r2, #4
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	440b      	add	r3, r1
 8001524:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001528:	e00a      	b.n	8001540 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	b2da      	uxtb	r2, r3
 800152e:	4908      	ldr	r1, [pc, #32]	@ (8001550 <__NVIC_SetPriority+0x50>)
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	f003 030f 	and.w	r3, r3, #15
 8001536:	3b04      	subs	r3, #4
 8001538:	0112      	lsls	r2, r2, #4
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	440b      	add	r3, r1
 800153e:	761a      	strb	r2, [r3, #24]
}
 8001540:	bf00      	nop
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	e000e100 	.word	0xe000e100
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001554:	b480      	push	{r7}
 8001556:	b089      	sub	sp, #36	@ 0x24
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	f1c3 0307 	rsb	r3, r3, #7
 800156e:	2b04      	cmp	r3, #4
 8001570:	bf28      	it	cs
 8001572:	2304      	movcs	r3, #4
 8001574:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	3304      	adds	r3, #4
 800157a:	2b06      	cmp	r3, #6
 800157c:	d902      	bls.n	8001584 <NVIC_EncodePriority+0x30>
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3b03      	subs	r3, #3
 8001582:	e000      	b.n	8001586 <NVIC_EncodePriority+0x32>
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001588:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	43da      	mvns	r2, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	401a      	ands	r2, r3
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800159c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	fa01 f303 	lsl.w	r3, r1, r3
 80015a6:	43d9      	mvns	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ac:	4313      	orrs	r3, r2
         );
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3724      	adds	r7, #36	@ 0x24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff ff4c 	bl	8001460 <__NVIC_SetPriorityGrouping>
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015e2:	f7ff ff61 	bl	80014a8 <__NVIC_GetPriorityGrouping>
 80015e6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	6978      	ldr	r0, [r7, #20]
 80015ee:	f7ff ffb1 	bl	8001554 <NVIC_EncodePriority>
 80015f2:	4602      	mov	r2, r0
 80015f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f8:	4611      	mov	r1, r2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff ff80 	bl	8001500 <__NVIC_SetPriority>
}
 8001600:	bf00      	nop
 8001602:	3718      	adds	r7, #24
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff ff54 	bl	80014c4 <__NVIC_EnableIRQ>
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001624:	b480      	push	{r7}
 8001626:	b087      	sub	sp, #28
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001632:	e17f      	b.n	8001934 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	2101      	movs	r1, #1
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	fa01 f303 	lsl.w	r3, r1, r3
 8001640:	4013      	ands	r3, r2
 8001642:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2b00      	cmp	r3, #0
 8001648:	f000 8171 	beq.w	800192e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f003 0303 	and.w	r3, r3, #3
 8001654:	2b01      	cmp	r3, #1
 8001656:	d005      	beq.n	8001664 <HAL_GPIO_Init+0x40>
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f003 0303 	and.w	r3, r3, #3
 8001660:	2b02      	cmp	r3, #2
 8001662:	d130      	bne.n	80016c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	2203      	movs	r2, #3
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	43db      	mvns	r3, r3
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	4013      	ands	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	68da      	ldr	r2, [r3, #12]
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	4313      	orrs	r3, r2
 800168c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800169a:	2201      	movs	r2, #1
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43db      	mvns	r3, r3
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	4013      	ands	r3, r2
 80016a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	091b      	lsrs	r3, r3, #4
 80016b0:	f003 0201 	and.w	r2, r3, #1
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f003 0303 	and.w	r3, r3, #3
 80016ce:	2b03      	cmp	r3, #3
 80016d0:	d118      	bne.n	8001704 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80016d8:	2201      	movs	r2, #1
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	4013      	ands	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	08db      	lsrs	r3, r3, #3
 80016ee:	f003 0201 	and.w	r2, r3, #1
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 0303 	and.w	r3, r3, #3
 800170c:	2b03      	cmp	r3, #3
 800170e:	d017      	beq.n	8001740 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	2203      	movs	r2, #3
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	4013      	ands	r3, r2
 8001726:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	693a      	ldr	r2, [r7, #16]
 8001736:	4313      	orrs	r3, r2
 8001738:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d123      	bne.n	8001794 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	08da      	lsrs	r2, r3, #3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3208      	adds	r2, #8
 8001754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001758:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	220f      	movs	r2, #15
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	4013      	ands	r3, r2
 800176e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	691a      	ldr	r2, [r3, #16]
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4313      	orrs	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	08da      	lsrs	r2, r3, #3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3208      	adds	r2, #8
 800178e:	6939      	ldr	r1, [r7, #16]
 8001790:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	2203      	movs	r2, #3
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	43db      	mvns	r3, r3
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	4013      	ands	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f003 0203 	and.w	r2, r3, #3
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	4313      	orrs	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 80ac 	beq.w	800192e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d6:	4b5f      	ldr	r3, [pc, #380]	@ (8001954 <HAL_GPIO_Init+0x330>)
 80017d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017da:	4a5e      	ldr	r2, [pc, #376]	@ (8001954 <HAL_GPIO_Init+0x330>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80017e2:	4b5c      	ldr	r3, [pc, #368]	@ (8001954 <HAL_GPIO_Init+0x330>)
 80017e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	60bb      	str	r3, [r7, #8]
 80017ec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017ee:	4a5a      	ldr	r2, [pc, #360]	@ (8001958 <HAL_GPIO_Init+0x334>)
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	089b      	lsrs	r3, r3, #2
 80017f4:	3302      	adds	r3, #2
 80017f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	f003 0303 	and.w	r3, r3, #3
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	220f      	movs	r2, #15
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43db      	mvns	r3, r3
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	4013      	ands	r3, r2
 8001810:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001818:	d025      	beq.n	8001866 <HAL_GPIO_Init+0x242>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a4f      	ldr	r2, [pc, #316]	@ (800195c <HAL_GPIO_Init+0x338>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d01f      	beq.n	8001862 <HAL_GPIO_Init+0x23e>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a4e      	ldr	r2, [pc, #312]	@ (8001960 <HAL_GPIO_Init+0x33c>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d019      	beq.n	800185e <HAL_GPIO_Init+0x23a>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a4d      	ldr	r2, [pc, #308]	@ (8001964 <HAL_GPIO_Init+0x340>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d013      	beq.n	800185a <HAL_GPIO_Init+0x236>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a4c      	ldr	r2, [pc, #304]	@ (8001968 <HAL_GPIO_Init+0x344>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d00d      	beq.n	8001856 <HAL_GPIO_Init+0x232>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a4b      	ldr	r2, [pc, #300]	@ (800196c <HAL_GPIO_Init+0x348>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d007      	beq.n	8001852 <HAL_GPIO_Init+0x22e>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a4a      	ldr	r2, [pc, #296]	@ (8001970 <HAL_GPIO_Init+0x34c>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d101      	bne.n	800184e <HAL_GPIO_Init+0x22a>
 800184a:	2306      	movs	r3, #6
 800184c:	e00c      	b.n	8001868 <HAL_GPIO_Init+0x244>
 800184e:	2307      	movs	r3, #7
 8001850:	e00a      	b.n	8001868 <HAL_GPIO_Init+0x244>
 8001852:	2305      	movs	r3, #5
 8001854:	e008      	b.n	8001868 <HAL_GPIO_Init+0x244>
 8001856:	2304      	movs	r3, #4
 8001858:	e006      	b.n	8001868 <HAL_GPIO_Init+0x244>
 800185a:	2303      	movs	r3, #3
 800185c:	e004      	b.n	8001868 <HAL_GPIO_Init+0x244>
 800185e:	2302      	movs	r3, #2
 8001860:	e002      	b.n	8001868 <HAL_GPIO_Init+0x244>
 8001862:	2301      	movs	r3, #1
 8001864:	e000      	b.n	8001868 <HAL_GPIO_Init+0x244>
 8001866:	2300      	movs	r3, #0
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	f002 0203 	and.w	r2, r2, #3
 800186e:	0092      	lsls	r2, r2, #2
 8001870:	4093      	lsls	r3, r2
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4313      	orrs	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001878:	4937      	ldr	r1, [pc, #220]	@ (8001958 <HAL_GPIO_Init+0x334>)
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	089b      	lsrs	r3, r3, #2
 800187e:	3302      	adds	r3, #2
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001886:	4b3b      	ldr	r3, [pc, #236]	@ (8001974 <HAL_GPIO_Init+0x350>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	43db      	mvns	r3, r3
 8001890:	693a      	ldr	r2, [r7, #16]
 8001892:	4013      	ands	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d003      	beq.n	80018aa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018aa:	4a32      	ldr	r2, [pc, #200]	@ (8001974 <HAL_GPIO_Init+0x350>)
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018b0:	4b30      	ldr	r3, [pc, #192]	@ (8001974 <HAL_GPIO_Init+0x350>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	43db      	mvns	r3, r3
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4013      	ands	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d003      	beq.n	80018d4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018d4:	4a27      	ldr	r2, [pc, #156]	@ (8001974 <HAL_GPIO_Init+0x350>)
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018da:	4b26      	ldr	r3, [pc, #152]	@ (8001974 <HAL_GPIO_Init+0x350>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	43db      	mvns	r3, r3
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4013      	ands	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d003      	beq.n	80018fe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001974 <HAL_GPIO_Init+0x350>)
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001904:	4b1b      	ldr	r3, [pc, #108]	@ (8001974 <HAL_GPIO_Init+0x350>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	43db      	mvns	r3, r3
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	4013      	ands	r3, r2
 8001912:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d003      	beq.n	8001928 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	4313      	orrs	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001928:	4a12      	ldr	r2, [pc, #72]	@ (8001974 <HAL_GPIO_Init+0x350>)
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	3301      	adds	r3, #1
 8001932:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	fa22 f303 	lsr.w	r3, r2, r3
 800193e:	2b00      	cmp	r3, #0
 8001940:	f47f ae78 	bne.w	8001634 <HAL_GPIO_Init+0x10>
  }
}
 8001944:	bf00      	nop
 8001946:	bf00      	nop
 8001948:	371c      	adds	r7, #28
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40021000 	.word	0x40021000
 8001958:	40010000 	.word	0x40010000
 800195c:	48000400 	.word	0x48000400
 8001960:	48000800 	.word	0x48000800
 8001964:	48000c00 	.word	0x48000c00
 8001968:	48001000 	.word	0x48001000
 800196c:	48001400 	.word	0x48001400
 8001970:	48001800 	.word	0x48001800
 8001974:	40010400 	.word	0x40010400

08001978 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	460b      	mov	r3, r1
 8001982:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691a      	ldr	r2, [r3, #16]
 8001988:	887b      	ldrh	r3, [r7, #2]
 800198a:	4013      	ands	r3, r2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d002      	beq.n	8001996 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001990:	2301      	movs	r3, #1
 8001992:	73fb      	strb	r3, [r7, #15]
 8001994:	e001      	b.n	800199a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001996:	2300      	movs	r3, #0
 8001998:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800199a:	7bfb      	ldrb	r3, [r7, #15]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3714      	adds	r7, #20
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	460b      	mov	r3, r1
 80019b2:	807b      	strh	r3, [r7, #2]
 80019b4:	4613      	mov	r3, r2
 80019b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019b8:	787b      	ldrb	r3, [r7, #1]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d003      	beq.n	80019c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019be:	887a      	ldrh	r2, [r7, #2]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019c4:	e002      	b.n	80019cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019c6:	887a      	ldrh	r2, [r7, #2]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019dc:	4b04      	ldr	r3, [pc, #16]	@ (80019f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	40007000 	.word	0x40007000

080019f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a02:	d130      	bne.n	8001a66 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a04:	4b23      	ldr	r3, [pc, #140]	@ (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a10:	d038      	beq.n	8001a84 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a12:	4b20      	ldr	r3, [pc, #128]	@ (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a1c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a20:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a22:	4b1d      	ldr	r3, [pc, #116]	@ (8001a98 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2232      	movs	r2, #50	@ 0x32
 8001a28:	fb02 f303 	mul.w	r3, r2, r3
 8001a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a9c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a32:	0c9b      	lsrs	r3, r3, #18
 8001a34:	3301      	adds	r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a38:	e002      	b.n	8001a40 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	3b01      	subs	r3, #1
 8001a3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a40:	4b14      	ldr	r3, [pc, #80]	@ (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a42:	695b      	ldr	r3, [r3, #20]
 8001a44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a4c:	d102      	bne.n	8001a54 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d1f2      	bne.n	8001a3a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a54:	4b0f      	ldr	r3, [pc, #60]	@ (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a56:	695b      	ldr	r3, [r3, #20]
 8001a58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a60:	d110      	bne.n	8001a84 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e00f      	b.n	8001a86 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a66:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a72:	d007      	beq.n	8001a84 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a74:	4b07      	ldr	r3, [pc, #28]	@ (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a7c:	4a05      	ldr	r2, [pc, #20]	@ (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a82:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	40007000 	.word	0x40007000
 8001a98:	2000001c 	.word	0x2000001c
 8001a9c:	431bde83 	.word	0x431bde83

08001aa0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b088      	sub	sp, #32
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e3ca      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ab2:	4b97      	ldr	r3, [pc, #604]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f003 030c 	and.w	r3, r3, #12
 8001aba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001abc:	4b94      	ldr	r3, [pc, #592]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	f003 0303 	and.w	r3, r3, #3
 8001ac4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0310 	and.w	r3, r3, #16
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f000 80e4 	beq.w	8001c9c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d007      	beq.n	8001aea <HAL_RCC_OscConfig+0x4a>
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	2b0c      	cmp	r3, #12
 8001ade:	f040 808b 	bne.w	8001bf8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	f040 8087 	bne.w	8001bf8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001aea:	4b89      	ldr	r3, [pc, #548]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d005      	beq.n	8001b02 <HAL_RCC_OscConfig+0x62>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	699b      	ldr	r3, [r3, #24]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e3a2      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a1a      	ldr	r2, [r3, #32]
 8001b06:	4b82      	ldr	r3, [pc, #520]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d004      	beq.n	8001b1c <HAL_RCC_OscConfig+0x7c>
 8001b12:	4b7f      	ldr	r3, [pc, #508]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b1a:	e005      	b.n	8001b28 <HAL_RCC_OscConfig+0x88>
 8001b1c:	4b7c      	ldr	r3, [pc, #496]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b22:	091b      	lsrs	r3, r3, #4
 8001b24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d223      	bcs.n	8001b74 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f000 fd87 	bl	8002644 <RCC_SetFlashLatencyFromMSIRange>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e383      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b40:	4b73      	ldr	r3, [pc, #460]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a72      	ldr	r2, [pc, #456]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b46:	f043 0308 	orr.w	r3, r3, #8
 8001b4a:	6013      	str	r3, [r2, #0]
 8001b4c:	4b70      	ldr	r3, [pc, #448]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	496d      	ldr	r1, [pc, #436]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b5e:	4b6c      	ldr	r3, [pc, #432]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	021b      	lsls	r3, r3, #8
 8001b6c:	4968      	ldr	r1, [pc, #416]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	604b      	str	r3, [r1, #4]
 8001b72:	e025      	b.n	8001bc0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b74:	4b66      	ldr	r3, [pc, #408]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a65      	ldr	r2, [pc, #404]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b7a:	f043 0308 	orr.w	r3, r3, #8
 8001b7e:	6013      	str	r3, [r2, #0]
 8001b80:	4b63      	ldr	r3, [pc, #396]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	4960      	ldr	r1, [pc, #384]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b92:	4b5f      	ldr	r3, [pc, #380]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	021b      	lsls	r3, r3, #8
 8001ba0:	495b      	ldr	r1, [pc, #364]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d109      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a1b      	ldr	r3, [r3, #32]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 fd47 	bl	8002644 <RCC_SetFlashLatencyFromMSIRange>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e343      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bc0:	f000 fc4a 	bl	8002458 <HAL_RCC_GetSysClockFreq>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	4b52      	ldr	r3, [pc, #328]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	091b      	lsrs	r3, r3, #4
 8001bcc:	f003 030f 	and.w	r3, r3, #15
 8001bd0:	4950      	ldr	r1, [pc, #320]	@ (8001d14 <HAL_RCC_OscConfig+0x274>)
 8001bd2:	5ccb      	ldrb	r3, [r1, r3]
 8001bd4:	f003 031f 	and.w	r3, r3, #31
 8001bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001bdc:	4a4e      	ldr	r2, [pc, #312]	@ (8001d18 <HAL_RCC_OscConfig+0x278>)
 8001bde:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001be0:	4b4e      	ldr	r3, [pc, #312]	@ (8001d1c <HAL_RCC_OscConfig+0x27c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fffd 	bl	8000be4 <HAL_InitTick>
 8001bea:	4603      	mov	r3, r0
 8001bec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d052      	beq.n	8001c9a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
 8001bf6:	e327      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d032      	beq.n	8001c66 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c00:	4b43      	ldr	r3, [pc, #268]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a42      	ldr	r2, [pc, #264]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fc1c 	bl	8001448 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c14:	f7ff fc18 	bl	8001448 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e310      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c26:	4b3a      	ldr	r3, [pc, #232]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0f0      	beq.n	8001c14 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c32:	4b37      	ldr	r3, [pc, #220]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a36      	ldr	r2, [pc, #216]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c38:	f043 0308 	orr.w	r3, r3, #8
 8001c3c:	6013      	str	r3, [r2, #0]
 8001c3e:	4b34      	ldr	r3, [pc, #208]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	4931      	ldr	r1, [pc, #196]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c50:	4b2f      	ldr	r3, [pc, #188]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69db      	ldr	r3, [r3, #28]
 8001c5c:	021b      	lsls	r3, r3, #8
 8001c5e:	492c      	ldr	r1, [pc, #176]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	604b      	str	r3, [r1, #4]
 8001c64:	e01a      	b.n	8001c9c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c66:	4b2a      	ldr	r3, [pc, #168]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a29      	ldr	r2, [pc, #164]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c6c:	f023 0301 	bic.w	r3, r3, #1
 8001c70:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c72:	f7ff fbe9 	bl	8001448 <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c7a:	f7ff fbe5 	bl	8001448 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e2dd      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c8c:	4b20      	ldr	r3, [pc, #128]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d1f0      	bne.n	8001c7a <HAL_RCC_OscConfig+0x1da>
 8001c98:	e000      	b.n	8001c9c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c9a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d074      	beq.n	8001d92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	2b08      	cmp	r3, #8
 8001cac:	d005      	beq.n	8001cba <HAL_RCC_OscConfig+0x21a>
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	2b0c      	cmp	r3, #12
 8001cb2:	d10e      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	2b03      	cmp	r3, #3
 8001cb8:	d10b      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cba:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d064      	beq.n	8001d90 <HAL_RCC_OscConfig+0x2f0>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d160      	bne.n	8001d90 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e2ba      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cda:	d106      	bne.n	8001cea <HAL_RCC_OscConfig+0x24a>
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a0b      	ldr	r2, [pc, #44]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001ce2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce6:	6013      	str	r3, [r2, #0]
 8001ce8:	e026      	b.n	8001d38 <HAL_RCC_OscConfig+0x298>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cf2:	d115      	bne.n	8001d20 <HAL_RCC_OscConfig+0x280>
 8001cf4:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a05      	ldr	r2, [pc, #20]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001cfa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cfe:	6013      	str	r3, [r2, #0]
 8001d00:	4b03      	ldr	r3, [pc, #12]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a02      	ldr	r2, [pc, #8]	@ (8001d10 <HAL_RCC_OscConfig+0x270>)
 8001d06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d0a:	6013      	str	r3, [r2, #0]
 8001d0c:	e014      	b.n	8001d38 <HAL_RCC_OscConfig+0x298>
 8001d0e:	bf00      	nop
 8001d10:	40021000 	.word	0x40021000
 8001d14:	080075fc 	.word	0x080075fc
 8001d18:	2000001c 	.word	0x2000001c
 8001d1c:	20000020 	.word	0x20000020
 8001d20:	4ba0      	ldr	r3, [pc, #640]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a9f      	ldr	r2, [pc, #636]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001d26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	4b9d      	ldr	r3, [pc, #628]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a9c      	ldr	r2, [pc, #624]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001d32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d013      	beq.n	8001d68 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d40:	f7ff fb82 	bl	8001448 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d48:	f7ff fb7e 	bl	8001448 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b64      	cmp	r3, #100	@ 0x64
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e276      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d5a:	4b92      	ldr	r3, [pc, #584]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0f0      	beq.n	8001d48 <HAL_RCC_OscConfig+0x2a8>
 8001d66:	e014      	b.n	8001d92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d68:	f7ff fb6e 	bl	8001448 <HAL_GetTick>
 8001d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d70:	f7ff fb6a 	bl	8001448 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b64      	cmp	r3, #100	@ 0x64
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e262      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d82:	4b88      	ldr	r3, [pc, #544]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1f0      	bne.n	8001d70 <HAL_RCC_OscConfig+0x2d0>
 8001d8e:	e000      	b.n	8001d92 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d060      	beq.n	8001e60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	2b04      	cmp	r3, #4
 8001da2:	d005      	beq.n	8001db0 <HAL_RCC_OscConfig+0x310>
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	2b0c      	cmp	r3, #12
 8001da8:	d119      	bne.n	8001dde <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d116      	bne.n	8001dde <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001db0:	4b7c      	ldr	r3, [pc, #496]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d005      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x328>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e23f      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc8:	4b76      	ldr	r3, [pc, #472]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	691b      	ldr	r3, [r3, #16]
 8001dd4:	061b      	lsls	r3, r3, #24
 8001dd6:	4973      	ldr	r1, [pc, #460]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ddc:	e040      	b.n	8001e60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d023      	beq.n	8001e2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de6:	4b6f      	ldr	r3, [pc, #444]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a6e      	ldr	r2, [pc, #440]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001dec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df2:	f7ff fb29 	bl	8001448 <HAL_GetTick>
 8001df6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dfa:	f7ff fb25 	bl	8001448 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e21d      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e0c:	4b65      	ldr	r3, [pc, #404]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d0f0      	beq.n	8001dfa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e18:	4b62      	ldr	r3, [pc, #392]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	061b      	lsls	r3, r3, #24
 8001e26:	495f      	ldr	r1, [pc, #380]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	604b      	str	r3, [r1, #4]
 8001e2c:	e018      	b.n	8001e60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e2e:	4b5d      	ldr	r3, [pc, #372]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a5c      	ldr	r2, [pc, #368]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001e34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e3a:	f7ff fb05 	bl	8001448 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e42:	f7ff fb01 	bl	8001448 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e1f9      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e54:	4b53      	ldr	r3, [pc, #332]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d1f0      	bne.n	8001e42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0308 	and.w	r3, r3, #8
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d03c      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	695b      	ldr	r3, [r3, #20]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d01c      	beq.n	8001eae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e74:	4b4b      	ldr	r3, [pc, #300]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001e76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e7a:	4a4a      	ldr	r2, [pc, #296]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001e7c:	f043 0301 	orr.w	r3, r3, #1
 8001e80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e84:	f7ff fae0 	bl	8001448 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e8c:	f7ff fadc 	bl	8001448 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e1d4      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e9e:	4b41      	ldr	r3, [pc, #260]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001ea0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0ef      	beq.n	8001e8c <HAL_RCC_OscConfig+0x3ec>
 8001eac:	e01b      	b.n	8001ee6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eae:	4b3d      	ldr	r3, [pc, #244]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001eb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eb4:	4a3b      	ldr	r2, [pc, #236]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001eb6:	f023 0301 	bic.w	r3, r3, #1
 8001eba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ebe:	f7ff fac3 	bl	8001448 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ec6:	f7ff fabf 	bl	8001448 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e1b7      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ed8:	4b32      	ldr	r3, [pc, #200]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1ef      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 80a6 	beq.w	8002040 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ef8:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d10d      	bne.n	8001f20 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f04:	4b27      	ldr	r3, [pc, #156]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f08:	4a26      	ldr	r2, [pc, #152]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f10:	4b24      	ldr	r3, [pc, #144]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f20:	4b21      	ldr	r3, [pc, #132]	@ (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d118      	bne.n	8001f5e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f38:	f7ff fa86 	bl	8001448 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f40:	f7ff fa82 	bl	8001448 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e17a      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f52:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0f0      	beq.n	8001f40 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d108      	bne.n	8001f78 <HAL_RCC_OscConfig+0x4d8>
 8001f66:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f76:	e029      	b.n	8001fcc <HAL_RCC_OscConfig+0x52c>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	2b05      	cmp	r3, #5
 8001f7e:	d115      	bne.n	8001fac <HAL_RCC_OscConfig+0x50c>
 8001f80:	4b08      	ldr	r3, [pc, #32]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f86:	4a07      	ldr	r2, [pc, #28]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001f88:	f043 0304 	orr.w	r3, r3, #4
 8001f8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f90:	4b04      	ldr	r3, [pc, #16]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f96:	4a03      	ldr	r2, [pc, #12]	@ (8001fa4 <HAL_RCC_OscConfig+0x504>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fa0:	e014      	b.n	8001fcc <HAL_RCC_OscConfig+0x52c>
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	40007000 	.word	0x40007000
 8001fac:	4b9c      	ldr	r3, [pc, #624]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8001fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fb2:	4a9b      	ldr	r2, [pc, #620]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8001fb4:	f023 0301 	bic.w	r3, r3, #1
 8001fb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fbc:	4b98      	ldr	r3, [pc, #608]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8001fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc2:	4a97      	ldr	r2, [pc, #604]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8001fc4:	f023 0304 	bic.w	r3, r3, #4
 8001fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d016      	beq.n	8002002 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd4:	f7ff fa38 	bl	8001448 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fda:	e00a      	b.n	8001ff2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fdc:	f7ff fa34 	bl	8001448 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e12a      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ff2:	4b8b      	ldr	r3, [pc, #556]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8001ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d0ed      	beq.n	8001fdc <HAL_RCC_OscConfig+0x53c>
 8002000:	e015      	b.n	800202e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002002:	f7ff fa21 	bl	8001448 <HAL_GetTick>
 8002006:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002008:	e00a      	b.n	8002020 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800200a:	f7ff fa1d 	bl	8001448 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002018:	4293      	cmp	r3, r2
 800201a:	d901      	bls.n	8002020 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	e113      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002020:	4b7f      	ldr	r3, [pc, #508]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1ed      	bne.n	800200a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800202e:	7ffb      	ldrb	r3, [r7, #31]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d105      	bne.n	8002040 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002034:	4b7a      	ldr	r3, [pc, #488]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002038:	4a79      	ldr	r2, [pc, #484]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 800203a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800203e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002044:	2b00      	cmp	r3, #0
 8002046:	f000 80fe 	beq.w	8002246 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204e:	2b02      	cmp	r3, #2
 8002050:	f040 80d0 	bne.w	80021f4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002054:	4b72      	ldr	r3, [pc, #456]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	f003 0203 	and.w	r2, r3, #3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002064:	429a      	cmp	r2, r3
 8002066:	d130      	bne.n	80020ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	3b01      	subs	r3, #1
 8002074:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002076:	429a      	cmp	r2, r3
 8002078:	d127      	bne.n	80020ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002084:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002086:	429a      	cmp	r2, r3
 8002088:	d11f      	bne.n	80020ca <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002094:	2a07      	cmp	r2, #7
 8002096:	bf14      	ite	ne
 8002098:	2201      	movne	r2, #1
 800209a:	2200      	moveq	r2, #0
 800209c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800209e:	4293      	cmp	r3, r2
 80020a0:	d113      	bne.n	80020ca <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020ac:	085b      	lsrs	r3, r3, #1
 80020ae:	3b01      	subs	r3, #1
 80020b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d109      	bne.n	80020ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	085b      	lsrs	r3, r3, #1
 80020c2:	3b01      	subs	r3, #1
 80020c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d06e      	beq.n	80021a8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	2b0c      	cmp	r3, #12
 80020ce:	d069      	beq.n	80021a4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020d0:	4b53      	ldr	r3, [pc, #332]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d105      	bne.n	80020e8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80020dc:	4b50      	ldr	r3, [pc, #320]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e0ad      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80020ec:	4b4c      	ldr	r3, [pc, #304]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a4b      	ldr	r2, [pc, #300]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80020f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020f6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020f8:	f7ff f9a6 	bl	8001448 <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002100:	f7ff f9a2 	bl	8001448 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e09a      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002112:	4b43      	ldr	r3, [pc, #268]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1f0      	bne.n	8002100 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800211e:	4b40      	ldr	r3, [pc, #256]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002120:	68da      	ldr	r2, [r3, #12]
 8002122:	4b40      	ldr	r3, [pc, #256]	@ (8002224 <HAL_RCC_OscConfig+0x784>)
 8002124:	4013      	ands	r3, r2
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800212e:	3a01      	subs	r2, #1
 8002130:	0112      	lsls	r2, r2, #4
 8002132:	4311      	orrs	r1, r2
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002138:	0212      	lsls	r2, r2, #8
 800213a:	4311      	orrs	r1, r2
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002140:	0852      	lsrs	r2, r2, #1
 8002142:	3a01      	subs	r2, #1
 8002144:	0552      	lsls	r2, r2, #21
 8002146:	4311      	orrs	r1, r2
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800214c:	0852      	lsrs	r2, r2, #1
 800214e:	3a01      	subs	r2, #1
 8002150:	0652      	lsls	r2, r2, #25
 8002152:	4311      	orrs	r1, r2
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002158:	0912      	lsrs	r2, r2, #4
 800215a:	0452      	lsls	r2, r2, #17
 800215c:	430a      	orrs	r2, r1
 800215e:	4930      	ldr	r1, [pc, #192]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002160:	4313      	orrs	r3, r2
 8002162:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002164:	4b2e      	ldr	r3, [pc, #184]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a2d      	ldr	r2, [pc, #180]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 800216a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800216e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002170:	4b2b      	ldr	r3, [pc, #172]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	4a2a      	ldr	r2, [pc, #168]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002176:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800217a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800217c:	f7ff f964 	bl	8001448 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002184:	f7ff f960 	bl	8001448 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e058      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002196:	4b22      	ldr	r3, [pc, #136]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d0f0      	beq.n	8002184 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021a2:	e050      	b.n	8002246 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e04f      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d148      	bne.n	8002246 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a19      	ldr	r2, [pc, #100]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80021ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021be:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021c0:	4b17      	ldr	r3, [pc, #92]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	4a16      	ldr	r2, [pc, #88]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80021c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021ca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021cc:	f7ff f93c 	bl	8001448 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d4:	f7ff f938 	bl	8001448 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e030      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0f0      	beq.n	80021d4 <HAL_RCC_OscConfig+0x734>
 80021f2:	e028      	b.n	8002246 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	2b0c      	cmp	r3, #12
 80021f8:	d023      	beq.n	8002242 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fa:	4b09      	ldr	r3, [pc, #36]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a08      	ldr	r2, [pc, #32]	@ (8002220 <HAL_RCC_OscConfig+0x780>)
 8002200:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002204:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002206:	f7ff f91f 	bl	8001448 <HAL_GetTick>
 800220a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800220c:	e00c      	b.n	8002228 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220e:	f7ff f91b 	bl	8001448 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d905      	bls.n	8002228 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e013      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
 8002220:	40021000 	.word	0x40021000
 8002224:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002228:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <HAL_RCC_OscConfig+0x7b0>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d1ec      	bne.n	800220e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002234:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <HAL_RCC_OscConfig+0x7b0>)
 8002236:	68da      	ldr	r2, [r3, #12]
 8002238:	4905      	ldr	r1, [pc, #20]	@ (8002250 <HAL_RCC_OscConfig+0x7b0>)
 800223a:	4b06      	ldr	r3, [pc, #24]	@ (8002254 <HAL_RCC_OscConfig+0x7b4>)
 800223c:	4013      	ands	r3, r2
 800223e:	60cb      	str	r3, [r1, #12]
 8002240:	e001      	b.n	8002246 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e000      	b.n	8002248 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	3720      	adds	r7, #32
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40021000 	.word	0x40021000
 8002254:	feeefffc 	.word	0xfeeefffc

08002258 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d101      	bne.n	800226c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e0e7      	b.n	800243c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800226c:	4b75      	ldr	r3, [pc, #468]	@ (8002444 <HAL_RCC_ClockConfig+0x1ec>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0307 	and.w	r3, r3, #7
 8002274:	683a      	ldr	r2, [r7, #0]
 8002276:	429a      	cmp	r2, r3
 8002278:	d910      	bls.n	800229c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800227a:	4b72      	ldr	r3, [pc, #456]	@ (8002444 <HAL_RCC_ClockConfig+0x1ec>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f023 0207 	bic.w	r2, r3, #7
 8002282:	4970      	ldr	r1, [pc, #448]	@ (8002444 <HAL_RCC_ClockConfig+0x1ec>)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	4313      	orrs	r3, r2
 8002288:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800228a:	4b6e      	ldr	r3, [pc, #440]	@ (8002444 <HAL_RCC_ClockConfig+0x1ec>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	683a      	ldr	r2, [r7, #0]
 8002294:	429a      	cmp	r2, r3
 8002296:	d001      	beq.n	800229c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e0cf      	b.n	800243c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d010      	beq.n	80022ca <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	4b66      	ldr	r3, [pc, #408]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d908      	bls.n	80022ca <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b8:	4b63      	ldr	r3, [pc, #396]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	4960      	ldr	r1, [pc, #384]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d04c      	beq.n	8002370 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b03      	cmp	r3, #3
 80022dc:	d107      	bne.n	80022ee <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022de:	4b5a      	ldr	r3, [pc, #360]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d121      	bne.n	800232e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e0a6      	b.n	800243c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d107      	bne.n	8002306 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022f6:	4b54      	ldr	r3, [pc, #336]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d115      	bne.n	800232e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e09a      	b.n	800243c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d107      	bne.n	800231e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800230e:	4b4e      	ldr	r3, [pc, #312]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d109      	bne.n	800232e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e08e      	b.n	800243c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800231e:	4b4a      	ldr	r3, [pc, #296]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e086      	b.n	800243c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800232e:	4b46      	ldr	r3, [pc, #280]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f023 0203 	bic.w	r2, r3, #3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	4943      	ldr	r1, [pc, #268]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 800233c:	4313      	orrs	r3, r2
 800233e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002340:	f7ff f882 	bl	8001448 <HAL_GetTick>
 8002344:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002346:	e00a      	b.n	800235e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002348:	f7ff f87e 	bl	8001448 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002356:	4293      	cmp	r3, r2
 8002358:	d901      	bls.n	800235e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e06e      	b.n	800243c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235e:	4b3a      	ldr	r3, [pc, #232]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f003 020c 	and.w	r2, r3, #12
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	429a      	cmp	r2, r3
 800236e:	d1eb      	bne.n	8002348 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d010      	beq.n	800239e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	4b31      	ldr	r3, [pc, #196]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002388:	429a      	cmp	r2, r3
 800238a:	d208      	bcs.n	800239e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800238c:	4b2e      	ldr	r3, [pc, #184]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	492b      	ldr	r1, [pc, #172]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 800239a:	4313      	orrs	r3, r2
 800239c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800239e:	4b29      	ldr	r3, [pc, #164]	@ (8002444 <HAL_RCC_ClockConfig+0x1ec>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d210      	bcs.n	80023ce <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ac:	4b25      	ldr	r3, [pc, #148]	@ (8002444 <HAL_RCC_ClockConfig+0x1ec>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f023 0207 	bic.w	r2, r3, #7
 80023b4:	4923      	ldr	r1, [pc, #140]	@ (8002444 <HAL_RCC_ClockConfig+0x1ec>)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023bc:	4b21      	ldr	r3, [pc, #132]	@ (8002444 <HAL_RCC_ClockConfig+0x1ec>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0307 	and.w	r3, r3, #7
 80023c4:	683a      	ldr	r2, [r7, #0]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d001      	beq.n	80023ce <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e036      	b.n	800243c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0304 	and.w	r3, r3, #4
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d008      	beq.n	80023ec <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023da:	4b1b      	ldr	r3, [pc, #108]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	4918      	ldr	r1, [pc, #96]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d009      	beq.n	800240c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023f8:	4b13      	ldr	r3, [pc, #76]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	4910      	ldr	r1, [pc, #64]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 8002408:	4313      	orrs	r3, r2
 800240a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800240c:	f000 f824 	bl	8002458 <HAL_RCC_GetSysClockFreq>
 8002410:	4602      	mov	r2, r0
 8002412:	4b0d      	ldr	r3, [pc, #52]	@ (8002448 <HAL_RCC_ClockConfig+0x1f0>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	091b      	lsrs	r3, r3, #4
 8002418:	f003 030f 	and.w	r3, r3, #15
 800241c:	490b      	ldr	r1, [pc, #44]	@ (800244c <HAL_RCC_ClockConfig+0x1f4>)
 800241e:	5ccb      	ldrb	r3, [r1, r3]
 8002420:	f003 031f 	and.w	r3, r3, #31
 8002424:	fa22 f303 	lsr.w	r3, r2, r3
 8002428:	4a09      	ldr	r2, [pc, #36]	@ (8002450 <HAL_RCC_ClockConfig+0x1f8>)
 800242a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800242c:	4b09      	ldr	r3, [pc, #36]	@ (8002454 <HAL_RCC_ClockConfig+0x1fc>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f7fe fbd7 	bl	8000be4 <HAL_InitTick>
 8002436:	4603      	mov	r3, r0
 8002438:	72fb      	strb	r3, [r7, #11]

  return status;
 800243a:	7afb      	ldrb	r3, [r7, #11]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40022000 	.word	0x40022000
 8002448:	40021000 	.word	0x40021000
 800244c:	080075fc 	.word	0x080075fc
 8002450:	2000001c 	.word	0x2000001c
 8002454:	20000020 	.word	0x20000020

08002458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002458:	b480      	push	{r7}
 800245a:	b089      	sub	sp, #36	@ 0x24
 800245c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800245e:	2300      	movs	r3, #0
 8002460:	61fb      	str	r3, [r7, #28]
 8002462:	2300      	movs	r3, #0
 8002464:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002466:	4b3e      	ldr	r3, [pc, #248]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x108>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 030c 	and.w	r3, r3, #12
 800246e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002470:	4b3b      	ldr	r3, [pc, #236]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x108>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	f003 0303 	and.w	r3, r3, #3
 8002478:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d005      	beq.n	800248c <HAL_RCC_GetSysClockFreq+0x34>
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	2b0c      	cmp	r3, #12
 8002484:	d121      	bne.n	80024ca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d11e      	bne.n	80024ca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800248c:	4b34      	ldr	r3, [pc, #208]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x108>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0308 	and.w	r3, r3, #8
 8002494:	2b00      	cmp	r3, #0
 8002496:	d107      	bne.n	80024a8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002498:	4b31      	ldr	r3, [pc, #196]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x108>)
 800249a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800249e:	0a1b      	lsrs	r3, r3, #8
 80024a0:	f003 030f 	and.w	r3, r3, #15
 80024a4:	61fb      	str	r3, [r7, #28]
 80024a6:	e005      	b.n	80024b4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80024a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x108>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	091b      	lsrs	r3, r3, #4
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80024b4:	4a2b      	ldr	r2, [pc, #172]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x10c>)
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024bc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10d      	bne.n	80024e0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024c8:	e00a      	b.n	80024e0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	2b04      	cmp	r3, #4
 80024ce:	d102      	bne.n	80024d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024d0:	4b25      	ldr	r3, [pc, #148]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x110>)
 80024d2:	61bb      	str	r3, [r7, #24]
 80024d4:	e004      	b.n	80024e0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	2b08      	cmp	r3, #8
 80024da:	d101      	bne.n	80024e0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024dc:	4b23      	ldr	r3, [pc, #140]	@ (800256c <HAL_RCC_GetSysClockFreq+0x114>)
 80024de:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	2b0c      	cmp	r3, #12
 80024e4:	d134      	bne.n	8002550 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x108>)
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d003      	beq.n	80024fe <HAL_RCC_GetSysClockFreq+0xa6>
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	2b03      	cmp	r3, #3
 80024fa:	d003      	beq.n	8002504 <HAL_RCC_GetSysClockFreq+0xac>
 80024fc:	e005      	b.n	800250a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80024fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x110>)
 8002500:	617b      	str	r3, [r7, #20]
      break;
 8002502:	e005      	b.n	8002510 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002504:	4b19      	ldr	r3, [pc, #100]	@ (800256c <HAL_RCC_GetSysClockFreq+0x114>)
 8002506:	617b      	str	r3, [r7, #20]
      break;
 8002508:	e002      	b.n	8002510 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	617b      	str	r3, [r7, #20]
      break;
 800250e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002510:	4b13      	ldr	r3, [pc, #76]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x108>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	091b      	lsrs	r3, r3, #4
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	3301      	adds	r3, #1
 800251c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800251e:	4b10      	ldr	r3, [pc, #64]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x108>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	0a1b      	lsrs	r3, r3, #8
 8002524:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	fb03 f202 	mul.w	r2, r3, r2
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	fbb2 f3f3 	udiv	r3, r2, r3
 8002534:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002536:	4b0a      	ldr	r3, [pc, #40]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x108>)
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	0e5b      	lsrs	r3, r3, #25
 800253c:	f003 0303 	and.w	r3, r3, #3
 8002540:	3301      	adds	r3, #1
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	fbb2 f3f3 	udiv	r3, r2, r3
 800254e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002550:	69bb      	ldr	r3, [r7, #24]
}
 8002552:	4618      	mov	r0, r3
 8002554:	3724      	adds	r7, #36	@ 0x24
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	40021000 	.word	0x40021000
 8002564:	08007614 	.word	0x08007614
 8002568:	00f42400 	.word	0x00f42400
 800256c:	007a1200 	.word	0x007a1200

08002570 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002574:	4b03      	ldr	r3, [pc, #12]	@ (8002584 <HAL_RCC_GetHCLKFreq+0x14>)
 8002576:	681b      	ldr	r3, [r3, #0]
}
 8002578:	4618      	mov	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	2000001c 	.word	0x2000001c

08002588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800258c:	f7ff fff0 	bl	8002570 <HAL_RCC_GetHCLKFreq>
 8002590:	4602      	mov	r2, r0
 8002592:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	0a1b      	lsrs	r3, r3, #8
 8002598:	f003 0307 	and.w	r3, r3, #7
 800259c:	4904      	ldr	r1, [pc, #16]	@ (80025b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800259e:	5ccb      	ldrb	r3, [r1, r3]
 80025a0:	f003 031f 	and.w	r3, r3, #31
 80025a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40021000 	.word	0x40021000
 80025b0:	0800760c 	.word	0x0800760c

080025b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80025b8:	f7ff ffda 	bl	8002570 <HAL_RCC_GetHCLKFreq>
 80025bc:	4602      	mov	r2, r0
 80025be:	4b06      	ldr	r3, [pc, #24]	@ (80025d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	0adb      	lsrs	r3, r3, #11
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	4904      	ldr	r1, [pc, #16]	@ (80025dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80025ca:	5ccb      	ldrb	r3, [r1, r3]
 80025cc:	f003 031f 	and.w	r3, r3, #31
 80025d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40021000 	.word	0x40021000
 80025dc:	0800760c 	.word	0x0800760c

080025e0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	220f      	movs	r2, #15
 80025ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80025f0:	4b12      	ldr	r3, [pc, #72]	@ (800263c <HAL_RCC_GetClockConfig+0x5c>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 0203 	and.w	r2, r3, #3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80025fc:	4b0f      	ldr	r3, [pc, #60]	@ (800263c <HAL_RCC_GetClockConfig+0x5c>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002608:	4b0c      	ldr	r3, [pc, #48]	@ (800263c <HAL_RCC_GetClockConfig+0x5c>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002614:	4b09      	ldr	r3, [pc, #36]	@ (800263c <HAL_RCC_GetClockConfig+0x5c>)
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	08db      	lsrs	r3, r3, #3
 800261a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002622:	4b07      	ldr	r3, [pc, #28]	@ (8002640 <HAL_RCC_GetClockConfig+0x60>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0207 	and.w	r2, r3, #7
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	601a      	str	r2, [r3, #0]
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	40021000 	.word	0x40021000
 8002640:	40022000 	.word	0x40022000

08002644 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800264c:	2300      	movs	r3, #0
 800264e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002650:	4b2a      	ldr	r3, [pc, #168]	@ (80026fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002654:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800265c:	f7ff f9bc 	bl	80019d8 <HAL_PWREx_GetVoltageRange>
 8002660:	6178      	str	r0, [r7, #20]
 8002662:	e014      	b.n	800268e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002664:	4b25      	ldr	r3, [pc, #148]	@ (80026fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002668:	4a24      	ldr	r2, [pc, #144]	@ (80026fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800266a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800266e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002670:	4b22      	ldr	r3, [pc, #136]	@ (80026fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800267c:	f7ff f9ac 	bl	80019d8 <HAL_PWREx_GetVoltageRange>
 8002680:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002682:	4b1e      	ldr	r3, [pc, #120]	@ (80026fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002686:	4a1d      	ldr	r2, [pc, #116]	@ (80026fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002688:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800268c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002694:	d10b      	bne.n	80026ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b80      	cmp	r3, #128	@ 0x80
 800269a:	d919      	bls.n	80026d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2ba0      	cmp	r3, #160	@ 0xa0
 80026a0:	d902      	bls.n	80026a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80026a2:	2302      	movs	r3, #2
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	e013      	b.n	80026d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80026a8:	2301      	movs	r3, #1
 80026aa:	613b      	str	r3, [r7, #16]
 80026ac:	e010      	b.n	80026d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b80      	cmp	r3, #128	@ 0x80
 80026b2:	d902      	bls.n	80026ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80026b4:	2303      	movs	r3, #3
 80026b6:	613b      	str	r3, [r7, #16]
 80026b8:	e00a      	b.n	80026d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b80      	cmp	r3, #128	@ 0x80
 80026be:	d102      	bne.n	80026c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80026c0:	2302      	movs	r3, #2
 80026c2:	613b      	str	r3, [r7, #16]
 80026c4:	e004      	b.n	80026d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2b70      	cmp	r3, #112	@ 0x70
 80026ca:	d101      	bne.n	80026d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80026cc:	2301      	movs	r3, #1
 80026ce:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80026d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002700 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f023 0207 	bic.w	r2, r3, #7
 80026d8:	4909      	ldr	r1, [pc, #36]	@ (8002700 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4313      	orrs	r3, r2
 80026de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80026e0:	4b07      	ldr	r3, [pc, #28]	@ (8002700 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d001      	beq.n	80026f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e000      	b.n	80026f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40021000 	.word	0x40021000
 8002700:	40022000 	.word	0x40022000

08002704 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b086      	sub	sp, #24
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800270c:	2300      	movs	r3, #0
 800270e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002710:	2300      	movs	r3, #0
 8002712:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800271c:	2b00      	cmp	r3, #0
 800271e:	d041      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002724:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002728:	d02a      	beq.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800272a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800272e:	d824      	bhi.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002730:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002734:	d008      	beq.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002736:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800273a:	d81e      	bhi.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800273c:	2b00      	cmp	r3, #0
 800273e:	d00a      	beq.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002740:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002744:	d010      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002746:	e018      	b.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002748:	4b86      	ldr	r3, [pc, #536]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	4a85      	ldr	r2, [pc, #532]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800274e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002752:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002754:	e015      	b.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3304      	adds	r3, #4
 800275a:	2100      	movs	r1, #0
 800275c:	4618      	mov	r0, r3
 800275e:	f000 fabb 	bl	8002cd8 <RCCEx_PLLSAI1_Config>
 8002762:	4603      	mov	r3, r0
 8002764:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002766:	e00c      	b.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	3320      	adds	r3, #32
 800276c:	2100      	movs	r1, #0
 800276e:	4618      	mov	r0, r3
 8002770:	f000 fba6 	bl	8002ec0 <RCCEx_PLLSAI2_Config>
 8002774:	4603      	mov	r3, r0
 8002776:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002778:	e003      	b.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	74fb      	strb	r3, [r7, #19]
      break;
 800277e:	e000      	b.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002780:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002782:	7cfb      	ldrb	r3, [r7, #19]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d10b      	bne.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002788:	4b76      	ldr	r3, [pc, #472]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800278a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800278e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002796:	4973      	ldr	r1, [pc, #460]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002798:	4313      	orrs	r3, r2
 800279a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800279e:	e001      	b.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027a0:	7cfb      	ldrb	r3, [r7, #19]
 80027a2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d041      	beq.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80027b8:	d02a      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80027ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80027be:	d824      	bhi.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80027c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80027c4:	d008      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80027c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80027ca:	d81e      	bhi.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00a      	beq.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80027d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027d4:	d010      	beq.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80027d6:	e018      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80027d8:	4b62      	ldr	r3, [pc, #392]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	4a61      	ldr	r2, [pc, #388]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027e4:	e015      	b.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	3304      	adds	r3, #4
 80027ea:	2100      	movs	r1, #0
 80027ec:	4618      	mov	r0, r3
 80027ee:	f000 fa73 	bl	8002cd8 <RCCEx_PLLSAI1_Config>
 80027f2:	4603      	mov	r3, r0
 80027f4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027f6:	e00c      	b.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3320      	adds	r3, #32
 80027fc:	2100      	movs	r1, #0
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 fb5e 	bl	8002ec0 <RCCEx_PLLSAI2_Config>
 8002804:	4603      	mov	r3, r0
 8002806:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002808:	e003      	b.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	74fb      	strb	r3, [r7, #19]
      break;
 800280e:	e000      	b.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002810:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002812:	7cfb      	ldrb	r3, [r7, #19]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10b      	bne.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002818:	4b52      	ldr	r3, [pc, #328]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800281a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800281e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002826:	494f      	ldr	r1, [pc, #316]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002828:	4313      	orrs	r3, r2
 800282a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800282e:	e001      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002830:	7cfb      	ldrb	r3, [r7, #19]
 8002832:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283c:	2b00      	cmp	r3, #0
 800283e:	f000 80a0 	beq.w	8002982 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002842:	2300      	movs	r3, #0
 8002844:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002846:	4b47      	ldr	r3, [pc, #284]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800284a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002856:	2300      	movs	r3, #0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00d      	beq.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800285c:	4b41      	ldr	r3, [pc, #260]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800285e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002860:	4a40      	ldr	r2, [pc, #256]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002862:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002866:	6593      	str	r3, [r2, #88]	@ 0x58
 8002868:	4b3e      	ldr	r3, [pc, #248]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800286a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800286c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002874:	2301      	movs	r3, #1
 8002876:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002878:	4b3b      	ldr	r3, [pc, #236]	@ (8002968 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a3a      	ldr	r2, [pc, #232]	@ (8002968 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800287e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002882:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002884:	f7fe fde0 	bl	8001448 <HAL_GetTick>
 8002888:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800288a:	e009      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800288c:	f7fe fddc 	bl	8001448 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d902      	bls.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	74fb      	strb	r3, [r7, #19]
        break;
 800289e:	e005      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028a0:	4b31      	ldr	r3, [pc, #196]	@ (8002968 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d0ef      	beq.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80028ac:	7cfb      	ldrb	r3, [r7, #19]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d15c      	bne.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80028b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028bc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d01f      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d019      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80028d0:	4b24      	ldr	r3, [pc, #144]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80028dc:	4b21      	ldr	r3, [pc, #132]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e2:	4a20      	ldr	r2, [pc, #128]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80028ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80028fc:	4a19      	ldr	r2, [pc, #100]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	2b00      	cmp	r3, #0
 800290c:	d016      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290e:	f7fe fd9b 	bl	8001448 <HAL_GetTick>
 8002912:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002914:	e00b      	b.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002916:	f7fe fd97 	bl	8001448 <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002924:	4293      	cmp	r3, r2
 8002926:	d902      	bls.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	74fb      	strb	r3, [r7, #19]
            break;
 800292c:	e006      	b.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800292e:	4b0d      	ldr	r3, [pc, #52]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0ec      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800293c:	7cfb      	ldrb	r3, [r7, #19]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d10c      	bne.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002942:	4b08      	ldr	r3, [pc, #32]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002948:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002952:	4904      	ldr	r1, [pc, #16]	@ (8002964 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002954:	4313      	orrs	r3, r2
 8002956:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800295a:	e009      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800295c:	7cfb      	ldrb	r3, [r7, #19]
 800295e:	74bb      	strb	r3, [r7, #18]
 8002960:	e006      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002962:	bf00      	nop
 8002964:	40021000 	.word	0x40021000
 8002968:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800296c:	7cfb      	ldrb	r3, [r7, #19]
 800296e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002970:	7c7b      	ldrb	r3, [r7, #17]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d105      	bne.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002976:	4b9e      	ldr	r3, [pc, #632]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800297a:	4a9d      	ldr	r2, [pc, #628]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800297c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002980:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	2b00      	cmp	r3, #0
 800298c:	d00a      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800298e:	4b98      	ldr	r3, [pc, #608]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002994:	f023 0203 	bic.w	r2, r3, #3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800299c:	4994      	ldr	r1, [pc, #592]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00a      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029b0:	4b8f      	ldr	r3, [pc, #572]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b6:	f023 020c 	bic.w	r2, r3, #12
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029be:	498c      	ldr	r1, [pc, #560]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0304 	and.w	r3, r3, #4
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00a      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80029d2:	4b87      	ldr	r3, [pc, #540]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e0:	4983      	ldr	r1, [pc, #524]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00a      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029f4:	4b7e      	ldr	r3, [pc, #504]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a02:	497b      	ldr	r1, [pc, #492]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0310 	and.w	r3, r3, #16
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00a      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002a16:	4b76      	ldr	r3, [pc, #472]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a24:	4972      	ldr	r1, [pc, #456]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00a      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a38:	4b6d      	ldr	r3, [pc, #436]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a3e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a46:	496a      	ldr	r1, [pc, #424]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00a      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a5a:	4b65      	ldr	r3, [pc, #404]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a60:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a68:	4961      	ldr	r1, [pc, #388]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d00a      	beq.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a7c:	4b5c      	ldr	r3, [pc, #368]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a8a:	4959      	ldr	r1, [pc, #356]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00a      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a9e:	4b54      	ldr	r3, [pc, #336]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aa4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aac:	4950      	ldr	r1, [pc, #320]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d00a      	beq.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ac0:	4b4b      	ldr	r3, [pc, #300]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ac6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ace:	4948      	ldr	r1, [pc, #288]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00a      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ae2:	4b43      	ldr	r3, [pc, #268]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ae8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af0:	493f      	ldr	r1, [pc, #252]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d028      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b04:	4b3a      	ldr	r3, [pc, #232]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b12:	4937      	ldr	r1, [pc, #220]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b22:	d106      	bne.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b24:	4b32      	ldr	r3, [pc, #200]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	4a31      	ldr	r2, [pc, #196]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b2e:	60d3      	str	r3, [r2, #12]
 8002b30:	e011      	b.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b36:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b3a:	d10c      	bne.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3304      	adds	r3, #4
 8002b40:	2101      	movs	r1, #1
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 f8c8 	bl	8002cd8 <RCCEx_PLLSAI1_Config>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002b4c:	7cfb      	ldrb	r3, [r7, #19]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002b52:	7cfb      	ldrb	r3, [r7, #19]
 8002b54:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d028      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b62:	4b23      	ldr	r3, [pc, #140]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b68:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b70:	491f      	ldr	r1, [pc, #124]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b80:	d106      	bne.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b82:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	4a1a      	ldr	r2, [pc, #104]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b88:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b8c:	60d3      	str	r3, [r2, #12]
 8002b8e:	e011      	b.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b94:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b98:	d10c      	bne.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 f899 	bl	8002cd8 <RCCEx_PLLSAI1_Config>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002baa:	7cfb      	ldrb	r3, [r7, #19]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d001      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002bb0:	7cfb      	ldrb	r3, [r7, #19]
 8002bb2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d02b      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bc6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bce:	4908      	ldr	r1, [pc, #32]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bde:	d109      	bne.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002be0:	4b03      	ldr	r3, [pc, #12]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	4a02      	ldr	r2, [pc, #8]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002be6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bea:	60d3      	str	r3, [r2, #12]
 8002bec:	e014      	b.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002bee:	bf00      	nop
 8002bf0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bf8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002bfc:	d10c      	bne.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	3304      	adds	r3, #4
 8002c02:	2101      	movs	r1, #1
 8002c04:	4618      	mov	r0, r3
 8002c06:	f000 f867 	bl	8002cd8 <RCCEx_PLLSAI1_Config>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c0e:	7cfb      	ldrb	r3, [r7, #19]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002c14:	7cfb      	ldrb	r3, [r7, #19]
 8002c16:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d02f      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c24:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c2a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c32:	4928      	ldr	r1, [pc, #160]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c34:	4313      	orrs	r3, r2
 8002c36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c42:	d10d      	bne.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3304      	adds	r3, #4
 8002c48:	2102      	movs	r1, #2
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 f844 	bl	8002cd8 <RCCEx_PLLSAI1_Config>
 8002c50:	4603      	mov	r3, r0
 8002c52:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c54:	7cfb      	ldrb	r3, [r7, #19]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d014      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c5a:	7cfb      	ldrb	r3, [r7, #19]
 8002c5c:	74bb      	strb	r3, [r7, #18]
 8002c5e:	e011      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c68:	d10c      	bne.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	3320      	adds	r3, #32
 8002c6e:	2102      	movs	r1, #2
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 f925 	bl	8002ec0 <RCCEx_PLLSAI2_Config>
 8002c76:	4603      	mov	r3, r0
 8002c78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c7a:	7cfb      	ldrb	r3, [r7, #19]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c80:	7cfb      	ldrb	r3, [r7, #19]
 8002c82:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00a      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002c90:	4b10      	ldr	r3, [pc, #64]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c96:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c9e:	490d      	ldr	r1, [pc, #52]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00b      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002cb2:	4b08      	ldr	r3, [pc, #32]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cb8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cc2:	4904      	ldr	r1, [pc, #16]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002cca:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40021000 	.word	0x40021000

08002cd8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ce6:	4b75      	ldr	r3, [pc, #468]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d018      	beq.n	8002d24 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002cf2:	4b72      	ldr	r3, [pc, #456]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	f003 0203 	and.w	r2, r3, #3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d10d      	bne.n	8002d1e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
       ||
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d009      	beq.n	8002d1e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002d0a:	4b6c      	ldr	r3, [pc, #432]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	091b      	lsrs	r3, r3, #4
 8002d10:	f003 0307 	and.w	r3, r3, #7
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
       ||
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d047      	beq.n	8002dae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	73fb      	strb	r3, [r7, #15]
 8002d22:	e044      	b.n	8002dae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2b03      	cmp	r3, #3
 8002d2a:	d018      	beq.n	8002d5e <RCCEx_PLLSAI1_Config+0x86>
 8002d2c:	2b03      	cmp	r3, #3
 8002d2e:	d825      	bhi.n	8002d7c <RCCEx_PLLSAI1_Config+0xa4>
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d002      	beq.n	8002d3a <RCCEx_PLLSAI1_Config+0x62>
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d009      	beq.n	8002d4c <RCCEx_PLLSAI1_Config+0x74>
 8002d38:	e020      	b.n	8002d7c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d3a:	4b60      	ldr	r3, [pc, #384]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d11d      	bne.n	8002d82 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d4a:	e01a      	b.n	8002d82 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d4c:	4b5b      	ldr	r3, [pc, #364]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d116      	bne.n	8002d86 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d5c:	e013      	b.n	8002d86 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002d5e:	4b57      	ldr	r3, [pc, #348]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10f      	bne.n	8002d8a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d6a:	4b54      	ldr	r3, [pc, #336]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d109      	bne.n	8002d8a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d7a:	e006      	b.n	8002d8a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d80:	e004      	b.n	8002d8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d82:	bf00      	nop
 8002d84:	e002      	b.n	8002d8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d86:	bf00      	nop
 8002d88:	e000      	b.n	8002d8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d10d      	bne.n	8002dae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d92:	4b4a      	ldr	r3, [pc, #296]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6819      	ldr	r1, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	3b01      	subs	r3, #1
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	430b      	orrs	r3, r1
 8002da8:	4944      	ldr	r1, [pc, #272]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002dae:	7bfb      	ldrb	r3, [r7, #15]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d17d      	bne.n	8002eb0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002db4:	4b41      	ldr	r3, [pc, #260]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a40      	ldr	r2, [pc, #256]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002dbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dc0:	f7fe fb42 	bl	8001448 <HAL_GetTick>
 8002dc4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002dc6:	e009      	b.n	8002ddc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002dc8:	f7fe fb3e 	bl	8001448 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d902      	bls.n	8002ddc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	73fb      	strb	r3, [r7, #15]
        break;
 8002dda:	e005      	b.n	8002de8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ddc:	4b37      	ldr	r3, [pc, #220]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1ef      	bne.n	8002dc8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002de8:	7bfb      	ldrb	r3, [r7, #15]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d160      	bne.n	8002eb0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d111      	bne.n	8002e18 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002df4:	4b31      	ldr	r3, [pc, #196]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002dfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6892      	ldr	r2, [r2, #8]
 8002e04:	0211      	lsls	r1, r2, #8
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	68d2      	ldr	r2, [r2, #12]
 8002e0a:	0912      	lsrs	r2, r2, #4
 8002e0c:	0452      	lsls	r2, r2, #17
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	492a      	ldr	r1, [pc, #168]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	610b      	str	r3, [r1, #16]
 8002e16:	e027      	b.n	8002e68 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d112      	bne.n	8002e44 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e1e:	4b27      	ldr	r3, [pc, #156]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002e26:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6892      	ldr	r2, [r2, #8]
 8002e2e:	0211      	lsls	r1, r2, #8
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	6912      	ldr	r2, [r2, #16]
 8002e34:	0852      	lsrs	r2, r2, #1
 8002e36:	3a01      	subs	r2, #1
 8002e38:	0552      	lsls	r2, r2, #21
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	491f      	ldr	r1, [pc, #124]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	610b      	str	r3, [r1, #16]
 8002e42:	e011      	b.n	8002e68 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e44:	4b1d      	ldr	r3, [pc, #116]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002e4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6892      	ldr	r2, [r2, #8]
 8002e54:	0211      	lsls	r1, r2, #8
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6952      	ldr	r2, [r2, #20]
 8002e5a:	0852      	lsrs	r2, r2, #1
 8002e5c:	3a01      	subs	r2, #1
 8002e5e:	0652      	lsls	r2, r2, #25
 8002e60:	430a      	orrs	r2, r1
 8002e62:	4916      	ldr	r1, [pc, #88]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e68:	4b14      	ldr	r3, [pc, #80]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a13      	ldr	r2, [pc, #76]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e74:	f7fe fae8 	bl	8001448 <HAL_GetTick>
 8002e78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e7a:	e009      	b.n	8002e90 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e7c:	f7fe fae4 	bl	8001448 <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d902      	bls.n	8002e90 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	73fb      	strb	r3, [r7, #15]
          break;
 8002e8e:	e005      	b.n	8002e9c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e90:	4b0a      	ldr	r3, [pc, #40]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d0ef      	beq.n	8002e7c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002e9c:	7bfb      	ldrb	r3, [r7, #15]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d106      	bne.n	8002eb0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002ea2:	4b06      	ldr	r3, [pc, #24]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ea4:	691a      	ldr	r2, [r3, #16]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	699b      	ldr	r3, [r3, #24]
 8002eaa:	4904      	ldr	r1, [pc, #16]	@ (8002ebc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40021000 	.word	0x40021000

08002ec0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ece:	4b6a      	ldr	r3, [pc, #424]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f003 0303 	and.w	r3, r3, #3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d018      	beq.n	8002f0c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002eda:	4b67      	ldr	r3, [pc, #412]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	f003 0203 	and.w	r2, r3, #3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d10d      	bne.n	8002f06 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
       ||
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d009      	beq.n	8002f06 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002ef2:	4b61      	ldr	r3, [pc, #388]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	091b      	lsrs	r3, r3, #4
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
       ||
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d047      	beq.n	8002f96 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	73fb      	strb	r3, [r7, #15]
 8002f0a:	e044      	b.n	8002f96 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	d018      	beq.n	8002f46 <RCCEx_PLLSAI2_Config+0x86>
 8002f14:	2b03      	cmp	r3, #3
 8002f16:	d825      	bhi.n	8002f64 <RCCEx_PLLSAI2_Config+0xa4>
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d002      	beq.n	8002f22 <RCCEx_PLLSAI2_Config+0x62>
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d009      	beq.n	8002f34 <RCCEx_PLLSAI2_Config+0x74>
 8002f20:	e020      	b.n	8002f64 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f22:	4b55      	ldr	r3, [pc, #340]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d11d      	bne.n	8002f6a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f32:	e01a      	b.n	8002f6a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f34:	4b50      	ldr	r3, [pc, #320]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d116      	bne.n	8002f6e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f44:	e013      	b.n	8002f6e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f46:	4b4c      	ldr	r3, [pc, #304]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10f      	bne.n	8002f72 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f52:	4b49      	ldr	r3, [pc, #292]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d109      	bne.n	8002f72 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f62:	e006      	b.n	8002f72 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	73fb      	strb	r3, [r7, #15]
      break;
 8002f68:	e004      	b.n	8002f74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f6a:	bf00      	nop
 8002f6c:	e002      	b.n	8002f74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f6e:	bf00      	nop
 8002f70:	e000      	b.n	8002f74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f72:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d10d      	bne.n	8002f96 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6819      	ldr	r1, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	011b      	lsls	r3, r3, #4
 8002f8e:	430b      	orrs	r3, r1
 8002f90:	4939      	ldr	r1, [pc, #228]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d167      	bne.n	800306c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f9c:	4b36      	ldr	r3, [pc, #216]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a35      	ldr	r2, [pc, #212]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fa6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fa8:	f7fe fa4e 	bl	8001448 <HAL_GetTick>
 8002fac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002fae:	e009      	b.n	8002fc4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002fb0:	f7fe fa4a 	bl	8001448 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d902      	bls.n	8002fc4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	73fb      	strb	r3, [r7, #15]
        break;
 8002fc2:	e005      	b.n	8002fd0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002fc4:	4b2c      	ldr	r3, [pc, #176]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d1ef      	bne.n	8002fb0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002fd0:	7bfb      	ldrb	r3, [r7, #15]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d14a      	bne.n	800306c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d111      	bne.n	8003000 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fdc:	4b26      	ldr	r3, [pc, #152]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002fe4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	6892      	ldr	r2, [r2, #8]
 8002fec:	0211      	lsls	r1, r2, #8
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	68d2      	ldr	r2, [r2, #12]
 8002ff2:	0912      	lsrs	r2, r2, #4
 8002ff4:	0452      	lsls	r2, r2, #17
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	491f      	ldr	r1, [pc, #124]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	614b      	str	r3, [r1, #20]
 8002ffe:	e011      	b.n	8003024 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003000:	4b1d      	ldr	r3, [pc, #116]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003008:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	6892      	ldr	r2, [r2, #8]
 8003010:	0211      	lsls	r1, r2, #8
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6912      	ldr	r2, [r2, #16]
 8003016:	0852      	lsrs	r2, r2, #1
 8003018:	3a01      	subs	r2, #1
 800301a:	0652      	lsls	r2, r2, #25
 800301c:	430a      	orrs	r2, r1
 800301e:	4916      	ldr	r1, [pc, #88]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003020:	4313      	orrs	r3, r2
 8003022:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003024:	4b14      	ldr	r3, [pc, #80]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a13      	ldr	r2, [pc, #76]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 800302a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800302e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003030:	f7fe fa0a 	bl	8001448 <HAL_GetTick>
 8003034:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003036:	e009      	b.n	800304c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003038:	f7fe fa06 	bl	8001448 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d902      	bls.n	800304c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	73fb      	strb	r3, [r7, #15]
          break;
 800304a:	e005      	b.n	8003058 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800304c:	4b0a      	ldr	r3, [pc, #40]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0ef      	beq.n	8003038 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003058:	7bfb      	ldrb	r3, [r7, #15]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d106      	bne.n	800306c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800305e:	4b06      	ldr	r3, [pc, #24]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003060:	695a      	ldr	r2, [r3, #20]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	4904      	ldr	r1, [pc, #16]	@ (8003078 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003068:	4313      	orrs	r3, r2
 800306a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800306c:	7bfb      	ldrb	r3, [r7, #15]
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40021000 	.word	0x40021000

0800307c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e095      	b.n	80031ba <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003092:	2b00      	cmp	r3, #0
 8003094:	d108      	bne.n	80030a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800309e:	d009      	beq.n	80030b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	61da      	str	r2, [r3, #28]
 80030a6:	e005      	b.n	80030b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d106      	bne.n	80030d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7fd fcfe 	bl	8000ad0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030ea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80030f4:	d902      	bls.n	80030fc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	e002      	b.n	8003102 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80030fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003100:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800310a:	d007      	beq.n	800311c <HAL_SPI_Init+0xa0>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003114:	d002      	beq.n	800311c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800312c:	431a      	orrs	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	695b      	ldr	r3, [r3, #20]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	431a      	orrs	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800314a:	431a      	orrs	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	69db      	ldr	r3, [r3, #28]
 8003150:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003154:	431a      	orrs	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800315e:	ea42 0103 	orr.w	r1, r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003166:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	0c1b      	lsrs	r3, r3, #16
 8003178:	f003 0204 	and.w	r2, r3, #4
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003180:	f003 0310 	and.w	r3, r3, #16
 8003184:	431a      	orrs	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800318a:	f003 0308 	and.w	r3, r3, #8
 800318e:	431a      	orrs	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003198:	ea42 0103 	orr.w	r1, r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b088      	sub	sp, #32
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	60f8      	str	r0, [r7, #12]
 80031ca:	60b9      	str	r1, [r7, #8]
 80031cc:	603b      	str	r3, [r7, #0]
 80031ce:	4613      	mov	r3, r2
 80031d0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031d2:	f7fe f939 	bl	8001448 <HAL_GetTick>
 80031d6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80031d8:	88fb      	ldrh	r3, [r7, #6]
 80031da:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d001      	beq.n	80031ec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80031e8:	2302      	movs	r3, #2
 80031ea:	e15c      	b.n	80034a6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <HAL_SPI_Transmit+0x36>
 80031f2:	88fb      	ldrh	r3, [r7, #6]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e154      	b.n	80034a6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003202:	2b01      	cmp	r3, #1
 8003204:	d101      	bne.n	800320a <HAL_SPI_Transmit+0x48>
 8003206:	2302      	movs	r3, #2
 8003208:	e14d      	b.n	80034a6 <HAL_SPI_Transmit+0x2e4>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2203      	movs	r2, #3
 8003216:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	88fa      	ldrh	r2, [r7, #6]
 800322a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	88fa      	ldrh	r2, [r7, #6]
 8003230:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2200      	movs	r2, #0
 800323c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800325c:	d10f      	bne.n	800327e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800326c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800327c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003288:	2b40      	cmp	r3, #64	@ 0x40
 800328a:	d007      	beq.n	800329c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800329a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80032a4:	d952      	bls.n	800334c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d002      	beq.n	80032b4 <HAL_SPI_Transmit+0xf2>
 80032ae:	8b7b      	ldrh	r3, [r7, #26]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d145      	bne.n	8003340 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b8:	881a      	ldrh	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c4:	1c9a      	adds	r2, r3, #2
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	3b01      	subs	r3, #1
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80032d8:	e032      	b.n	8003340 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d112      	bne.n	800330e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ec:	881a      	ldrh	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032f8:	1c9a      	adds	r2, r3, #2
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003302:	b29b      	uxth	r3, r3
 8003304:	3b01      	subs	r3, #1
 8003306:	b29a      	uxth	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800330c:	e018      	b.n	8003340 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800330e:	f7fe f89b 	bl	8001448 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	683a      	ldr	r2, [r7, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d803      	bhi.n	8003326 <HAL_SPI_Transmit+0x164>
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003324:	d102      	bne.n	800332c <HAL_SPI_Transmit+0x16a>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d109      	bne.n	8003340 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e0b2      	b.n	80034a6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1c7      	bne.n	80032da <HAL_SPI_Transmit+0x118>
 800334a:	e083      	b.n	8003454 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d002      	beq.n	800335a <HAL_SPI_Transmit+0x198>
 8003354:	8b7b      	ldrh	r3, [r7, #26]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d177      	bne.n	800344a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800335e:	b29b      	uxth	r3, r3
 8003360:	2b01      	cmp	r3, #1
 8003362:	d912      	bls.n	800338a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003368:	881a      	ldrh	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003374:	1c9a      	adds	r2, r3, #2
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800337e:	b29b      	uxth	r3, r3
 8003380:	3b02      	subs	r3, #2
 8003382:	b29a      	uxth	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003388:	e05f      	b.n	800344a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	330c      	adds	r3, #12
 8003394:	7812      	ldrb	r2, [r2, #0]
 8003396:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80033b0:	e04b      	b.n	800344a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d12b      	bne.n	8003418 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d912      	bls.n	80033f0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ce:	881a      	ldrh	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033da:	1c9a      	adds	r2, r3, #2
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	3b02      	subs	r3, #2
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033ee:	e02c      	b.n	800344a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	330c      	adds	r3, #12
 80033fa:	7812      	ldrb	r2, [r2, #0]
 80033fc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003402:	1c5a      	adds	r2, r3, #1
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800340c:	b29b      	uxth	r3, r3
 800340e:	3b01      	subs	r3, #1
 8003410:	b29a      	uxth	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003416:	e018      	b.n	800344a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003418:	f7fe f816 	bl	8001448 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	683a      	ldr	r2, [r7, #0]
 8003424:	429a      	cmp	r2, r3
 8003426:	d803      	bhi.n	8003430 <HAL_SPI_Transmit+0x26e>
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800342e:	d102      	bne.n	8003436 <HAL_SPI_Transmit+0x274>
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d109      	bne.n	800344a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e02d      	b.n	80034a6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800344e:	b29b      	uxth	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	d1ae      	bne.n	80033b2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003454:	69fa      	ldr	r2, [r7, #28]
 8003456:	6839      	ldr	r1, [r7, #0]
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 f947 	bl	80036ec <SPI_EndRxTxTransaction>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d002      	beq.n	800346a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10a      	bne.n	8003488 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003472:	2300      	movs	r3, #0
 8003474:	617b      	str	r3, [r7, #20]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	617b      	str	r3, [r7, #20]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	617b      	str	r3, [r7, #20]
 8003486:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e000      	b.n	80034a6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80034a4:	2300      	movs	r3, #0
  }
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3720      	adds	r7, #32
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
	...

080034b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b088      	sub	sp, #32
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	603b      	str	r3, [r7, #0]
 80034bc:	4613      	mov	r3, r2
 80034be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80034c0:	f7fd ffc2 	bl	8001448 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	4413      	add	r3, r2
 80034ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80034d0:	f7fd ffba 	bl	8001448 <HAL_GetTick>
 80034d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80034d6:	4b39      	ldr	r3, [pc, #228]	@ (80035bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	015b      	lsls	r3, r3, #5
 80034dc:	0d1b      	lsrs	r3, r3, #20
 80034de:	69fa      	ldr	r2, [r7, #28]
 80034e0:	fb02 f303 	mul.w	r3, r2, r3
 80034e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034e6:	e054      	b.n	8003592 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034ee:	d050      	beq.n	8003592 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80034f0:	f7fd ffaa 	bl	8001448 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	69fa      	ldr	r2, [r7, #28]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d902      	bls.n	8003506 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d13d      	bne.n	8003582 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003514:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800351e:	d111      	bne.n	8003544 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003528:	d004      	beq.n	8003534 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003532:	d107      	bne.n	8003544 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003542:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003548:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800354c:	d10f      	bne.n	800356e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800355c:	601a      	str	r2, [r3, #0]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800356c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e017      	b.n	80035b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003588:	2300      	movs	r3, #0
 800358a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	3b01      	subs	r3, #1
 8003590:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689a      	ldr	r2, [r3, #8]
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	4013      	ands	r3, r2
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	429a      	cmp	r2, r3
 80035a0:	bf0c      	ite	eq
 80035a2:	2301      	moveq	r3, #1
 80035a4:	2300      	movne	r3, #0
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	461a      	mov	r2, r3
 80035aa:	79fb      	ldrb	r3, [r7, #7]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d19b      	bne.n	80034e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3720      	adds	r7, #32
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	2000001c 	.word	0x2000001c

080035c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b08a      	sub	sp, #40	@ 0x28
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
 80035cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80035ce:	2300      	movs	r3, #0
 80035d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80035d2:	f7fd ff39 	bl	8001448 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035da:	1a9b      	subs	r3, r3, r2
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	4413      	add	r3, r2
 80035e0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80035e2:	f7fd ff31 	bl	8001448 <HAL_GetTick>
 80035e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	330c      	adds	r3, #12
 80035ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80035f0:	4b3d      	ldr	r3, [pc, #244]	@ (80036e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	4613      	mov	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	00da      	lsls	r2, r3, #3
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	0d1b      	lsrs	r3, r3, #20
 8003600:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003602:	fb02 f303 	mul.w	r3, r2, r3
 8003606:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003608:	e060      	b.n	80036cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003610:	d107      	bne.n	8003622 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d104      	bne.n	8003622 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	b2db      	uxtb	r3, r3
 800361e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003620:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003628:	d050      	beq.n	80036cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800362a:	f7fd ff0d 	bl	8001448 <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	6a3b      	ldr	r3, [r7, #32]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003636:	429a      	cmp	r2, r3
 8003638:	d902      	bls.n	8003640 <SPI_WaitFifoStateUntilTimeout+0x80>
 800363a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800363c:	2b00      	cmp	r3, #0
 800363e:	d13d      	bne.n	80036bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800364e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003658:	d111      	bne.n	800367e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003662:	d004      	beq.n	800366e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800366c:	d107      	bne.n	800367e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800367c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003682:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003686:	d10f      	bne.n	80036a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003696:	601a      	str	r2, [r3, #0]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e010      	b.n	80036de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80036c2:	2300      	movs	r3, #0
 80036c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	3b01      	subs	r3, #1
 80036ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	689a      	ldr	r2, [r3, #8]
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	4013      	ands	r3, r2
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d196      	bne.n	800360a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3728      	adds	r7, #40	@ 0x28
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	2000001c 	.word	0x2000001c

080036ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af02      	add	r7, sp, #8
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2200      	movs	r2, #0
 8003700:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f7ff ff5b 	bl	80035c0 <SPI_WaitFifoStateUntilTimeout>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d007      	beq.n	8003720 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003714:	f043 0220 	orr.w	r2, r3, #32
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e027      	b.n	8003770 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2200      	movs	r2, #0
 8003728:	2180      	movs	r1, #128	@ 0x80
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f7ff fec0 	bl	80034b0 <SPI_WaitFlagStateUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d007      	beq.n	8003746 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800373a:	f043 0220 	orr.w	r2, r3, #32
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e014      	b.n	8003770 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	9300      	str	r3, [sp, #0]
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	2200      	movs	r2, #0
 800374e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f7ff ff34 	bl	80035c0 <SPI_WaitFifoStateUntilTimeout>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d007      	beq.n	800376e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003762:	f043 0220 	orr.w	r2, r3, #32
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e000      	b.n	8003770 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e049      	b.n	800381e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d106      	bne.n	80037a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 f841 	bl	8003826 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2202      	movs	r2, #2
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	3304      	adds	r3, #4
 80037b4:	4619      	mov	r1, r3
 80037b6:	4610      	mov	r0, r2
 80037b8:	f000 f9e0 	bl	8003b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003826:	b480      	push	{r7}
 8003828:	b083      	sub	sp, #12
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800382e:	bf00      	nop
 8003830:	370c      	adds	r7, #12
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
	...

0800383c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b01      	cmp	r3, #1
 800384e:	d001      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e04f      	b.n	80038f4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2202      	movs	r2, #2
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f042 0201 	orr.w	r2, r2, #1
 800386a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a23      	ldr	r2, [pc, #140]	@ (8003900 <HAL_TIM_Base_Start_IT+0xc4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d01d      	beq.n	80038b2 <HAL_TIM_Base_Start_IT+0x76>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800387e:	d018      	beq.n	80038b2 <HAL_TIM_Base_Start_IT+0x76>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a1f      	ldr	r2, [pc, #124]	@ (8003904 <HAL_TIM_Base_Start_IT+0xc8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d013      	beq.n	80038b2 <HAL_TIM_Base_Start_IT+0x76>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a1e      	ldr	r2, [pc, #120]	@ (8003908 <HAL_TIM_Base_Start_IT+0xcc>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d00e      	beq.n	80038b2 <HAL_TIM_Base_Start_IT+0x76>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a1c      	ldr	r2, [pc, #112]	@ (800390c <HAL_TIM_Base_Start_IT+0xd0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d009      	beq.n	80038b2 <HAL_TIM_Base_Start_IT+0x76>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003910 <HAL_TIM_Base_Start_IT+0xd4>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d004      	beq.n	80038b2 <HAL_TIM_Base_Start_IT+0x76>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a19      	ldr	r2, [pc, #100]	@ (8003914 <HAL_TIM_Base_Start_IT+0xd8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d115      	bne.n	80038de <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	4b17      	ldr	r3, [pc, #92]	@ (8003918 <HAL_TIM_Base_Start_IT+0xdc>)
 80038ba:	4013      	ands	r3, r2
 80038bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2b06      	cmp	r3, #6
 80038c2:	d015      	beq.n	80038f0 <HAL_TIM_Base_Start_IT+0xb4>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038ca:	d011      	beq.n	80038f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 0201 	orr.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038dc:	e008      	b.n	80038f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f042 0201 	orr.w	r2, r2, #1
 80038ec:	601a      	str	r2, [r3, #0]
 80038ee:	e000      	b.n	80038f2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3714      	adds	r7, #20
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr
 8003900:	40012c00 	.word	0x40012c00
 8003904:	40000400 	.word	0x40000400
 8003908:	40000800 	.word	0x40000800
 800390c:	40000c00 	.word	0x40000c00
 8003910:	40013400 	.word	0x40013400
 8003914:	40014000 	.word	0x40014000
 8003918:	00010007 	.word	0x00010007

0800391c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d020      	beq.n	8003980 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f003 0302 	and.w	r3, r3, #2
 8003944:	2b00      	cmp	r3, #0
 8003946:	d01b      	beq.n	8003980 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f06f 0202 	mvn.w	r2, #2
 8003950:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2201      	movs	r2, #1
 8003956:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f8e9 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 800396c:	e005      	b.n	800397a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 f8db 	bl	8003b2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f8ec 	bl	8003b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	f003 0304 	and.w	r3, r3, #4
 8003986:	2b00      	cmp	r3, #0
 8003988:	d020      	beq.n	80039cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	d01b      	beq.n	80039cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f06f 0204 	mvn.w	r2, #4
 800399c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2202      	movs	r2, #2
 80039a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	699b      	ldr	r3, [r3, #24]
 80039aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f8c3 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 80039b8:	e005      	b.n	80039c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 f8b5 	bl	8003b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f8c6 	bl	8003b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	f003 0308 	and.w	r3, r3, #8
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d020      	beq.n	8003a18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d01b      	beq.n	8003a18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f06f 0208 	mvn.w	r2, #8
 80039e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2204      	movs	r2, #4
 80039ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	f003 0303 	and.w	r3, r3, #3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d003      	beq.n	8003a06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 f89d 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 8003a04:	e005      	b.n	8003a12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f000 f88f 	bl	8003b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f8a0 	bl	8003b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	f003 0310 	and.w	r3, r3, #16
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d020      	beq.n	8003a64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f003 0310 	and.w	r3, r3, #16
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d01b      	beq.n	8003a64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f06f 0210 	mvn.w	r2, #16
 8003a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2208      	movs	r2, #8
 8003a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	69db      	ldr	r3, [r3, #28]
 8003a42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d003      	beq.n	8003a52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f877 	bl	8003b3e <HAL_TIM_IC_CaptureCallback>
 8003a50:	e005      	b.n	8003a5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f869 	bl	8003b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f87a 	bl	8003b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00c      	beq.n	8003a88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d007      	beq.n	8003a88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f06f 0201 	mvn.w	r2, #1
 8003a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f7fc ffce 	bl	8000a24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d104      	bne.n	8003a9c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00c      	beq.n	8003ab6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d007      	beq.n	8003ab6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 f913 	bl	8003cdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00c      	beq.n	8003ada <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d007      	beq.n	8003ada <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f90b 	bl	8003cf0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00c      	beq.n	8003afe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d007      	beq.n	8003afe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 f834 	bl	8003b66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	f003 0320 	and.w	r3, r3, #32
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00c      	beq.n	8003b22 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f003 0320 	and.w	r3, r3, #32
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d007      	beq.n	8003b22 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f06f 0220 	mvn.w	r2, #32
 8003b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 f8d3 	bl	8003cc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b22:	bf00      	nop
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b083      	sub	sp, #12
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b083      	sub	sp, #12
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr

08003b52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
	...

08003b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a46      	ldr	r2, [pc, #280]	@ (8003ca8 <TIM_Base_SetConfig+0x12c>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d013      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b9a:	d00f      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a43      	ldr	r2, [pc, #268]	@ (8003cac <TIM_Base_SetConfig+0x130>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d00b      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a42      	ldr	r2, [pc, #264]	@ (8003cb0 <TIM_Base_SetConfig+0x134>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d007      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a41      	ldr	r2, [pc, #260]	@ (8003cb4 <TIM_Base_SetConfig+0x138>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d003      	beq.n	8003bbc <TIM_Base_SetConfig+0x40>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a40      	ldr	r2, [pc, #256]	@ (8003cb8 <TIM_Base_SetConfig+0x13c>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d108      	bne.n	8003bce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a35      	ldr	r2, [pc, #212]	@ (8003ca8 <TIM_Base_SetConfig+0x12c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d01f      	beq.n	8003c16 <TIM_Base_SetConfig+0x9a>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bdc:	d01b      	beq.n	8003c16 <TIM_Base_SetConfig+0x9a>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a32      	ldr	r2, [pc, #200]	@ (8003cac <TIM_Base_SetConfig+0x130>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d017      	beq.n	8003c16 <TIM_Base_SetConfig+0x9a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a31      	ldr	r2, [pc, #196]	@ (8003cb0 <TIM_Base_SetConfig+0x134>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d013      	beq.n	8003c16 <TIM_Base_SetConfig+0x9a>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a30      	ldr	r2, [pc, #192]	@ (8003cb4 <TIM_Base_SetConfig+0x138>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d00f      	beq.n	8003c16 <TIM_Base_SetConfig+0x9a>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a2f      	ldr	r2, [pc, #188]	@ (8003cb8 <TIM_Base_SetConfig+0x13c>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d00b      	beq.n	8003c16 <TIM_Base_SetConfig+0x9a>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a2e      	ldr	r2, [pc, #184]	@ (8003cbc <TIM_Base_SetConfig+0x140>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d007      	beq.n	8003c16 <TIM_Base_SetConfig+0x9a>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a2d      	ldr	r2, [pc, #180]	@ (8003cc0 <TIM_Base_SetConfig+0x144>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d003      	beq.n	8003c16 <TIM_Base_SetConfig+0x9a>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a2c      	ldr	r2, [pc, #176]	@ (8003cc4 <TIM_Base_SetConfig+0x148>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d108      	bne.n	8003c28 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	689a      	ldr	r2, [r3, #8]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a16      	ldr	r2, [pc, #88]	@ (8003ca8 <TIM_Base_SetConfig+0x12c>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d00f      	beq.n	8003c74 <TIM_Base_SetConfig+0xf8>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a18      	ldr	r2, [pc, #96]	@ (8003cb8 <TIM_Base_SetConfig+0x13c>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d00b      	beq.n	8003c74 <TIM_Base_SetConfig+0xf8>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	4a17      	ldr	r2, [pc, #92]	@ (8003cbc <TIM_Base_SetConfig+0x140>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d007      	beq.n	8003c74 <TIM_Base_SetConfig+0xf8>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a16      	ldr	r2, [pc, #88]	@ (8003cc0 <TIM_Base_SetConfig+0x144>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d003      	beq.n	8003c74 <TIM_Base_SetConfig+0xf8>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a15      	ldr	r2, [pc, #84]	@ (8003cc4 <TIM_Base_SetConfig+0x148>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d103      	bne.n	8003c7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	691a      	ldr	r2, [r3, #16]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d105      	bne.n	8003c9a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	f023 0201 	bic.w	r2, r3, #1
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	611a      	str	r2, [r3, #16]
  }
}
 8003c9a:	bf00      	nop
 8003c9c:	3714      	adds	r7, #20
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	40012c00 	.word	0x40012c00
 8003cac:	40000400 	.word	0x40000400
 8003cb0:	40000800 	.word	0x40000800
 8003cb4:	40000c00 	.word	0x40000c00
 8003cb8:	40013400 	.word	0x40013400
 8003cbc:	40014000 	.word	0x40014000
 8003cc0:	40014400 	.word	0x40014400
 8003cc4:	40014800 	.word	0x40014800

08003cc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d101      	bne.n	8003d16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e040      	b.n	8003d98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d106      	bne.n	8003d2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f7fd fad4 	bl	80012d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2224      	movs	r2, #36	@ 0x24
 8003d30:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0201 	bic.w	r2, r2, #1
 8003d40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 fae0 	bl	8004310 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 f825 	bl	8003da0 <UART_SetConfig>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d101      	bne.n	8003d60 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e01b      	b.n	8003d98 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689a      	ldr	r2, [r3, #8]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f042 0201 	orr.w	r2, r2, #1
 8003d8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f000 fb5f 	bl	8004454 <UART_CheckIdleState>
 8003d96:	4603      	mov	r3, r0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003da0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003da4:	b08a      	sub	sp, #40	@ 0x28
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003daa:	2300      	movs	r3, #0
 8003dac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	431a      	orrs	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	69db      	ldr	r3, [r3, #28]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	4ba4      	ldr	r3, [pc, #656]	@ (8004060 <UART_SetConfig+0x2c0>)
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	6812      	ldr	r2, [r2, #0]
 8003dd6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003dd8:	430b      	orrs	r3, r1
 8003dda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	68da      	ldr	r2, [r3, #12]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	430a      	orrs	r2, r1
 8003df0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a99      	ldr	r2, [pc, #612]	@ (8004064 <UART_SetConfig+0x2c4>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d004      	beq.n	8003e0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a90      	ldr	r2, [pc, #576]	@ (8004068 <UART_SetConfig+0x2c8>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d126      	bne.n	8003e78 <UART_SetConfig+0xd8>
 8003e2a:	4b90      	ldr	r3, [pc, #576]	@ (800406c <UART_SetConfig+0x2cc>)
 8003e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e30:	f003 0303 	and.w	r3, r3, #3
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d81b      	bhi.n	8003e70 <UART_SetConfig+0xd0>
 8003e38:	a201      	add	r2, pc, #4	@ (adr r2, 8003e40 <UART_SetConfig+0xa0>)
 8003e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3e:	bf00      	nop
 8003e40:	08003e51 	.word	0x08003e51
 8003e44:	08003e61 	.word	0x08003e61
 8003e48:	08003e59 	.word	0x08003e59
 8003e4c:	08003e69 	.word	0x08003e69
 8003e50:	2301      	movs	r3, #1
 8003e52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e56:	e116      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e5e:	e112      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003e60:	2304      	movs	r3, #4
 8003e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e66:	e10e      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003e68:	2308      	movs	r3, #8
 8003e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e6e:	e10a      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003e70:	2310      	movs	r3, #16
 8003e72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e76:	e106      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a7c      	ldr	r2, [pc, #496]	@ (8004070 <UART_SetConfig+0x2d0>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d138      	bne.n	8003ef4 <UART_SetConfig+0x154>
 8003e82:	4b7a      	ldr	r3, [pc, #488]	@ (800406c <UART_SetConfig+0x2cc>)
 8003e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e88:	f003 030c 	and.w	r3, r3, #12
 8003e8c:	2b0c      	cmp	r3, #12
 8003e8e:	d82d      	bhi.n	8003eec <UART_SetConfig+0x14c>
 8003e90:	a201      	add	r2, pc, #4	@ (adr r2, 8003e98 <UART_SetConfig+0xf8>)
 8003e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e96:	bf00      	nop
 8003e98:	08003ecd 	.word	0x08003ecd
 8003e9c:	08003eed 	.word	0x08003eed
 8003ea0:	08003eed 	.word	0x08003eed
 8003ea4:	08003eed 	.word	0x08003eed
 8003ea8:	08003edd 	.word	0x08003edd
 8003eac:	08003eed 	.word	0x08003eed
 8003eb0:	08003eed 	.word	0x08003eed
 8003eb4:	08003eed 	.word	0x08003eed
 8003eb8:	08003ed5 	.word	0x08003ed5
 8003ebc:	08003eed 	.word	0x08003eed
 8003ec0:	08003eed 	.word	0x08003eed
 8003ec4:	08003eed 	.word	0x08003eed
 8003ec8:	08003ee5 	.word	0x08003ee5
 8003ecc:	2300      	movs	r3, #0
 8003ece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ed2:	e0d8      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eda:	e0d4      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003edc:	2304      	movs	r3, #4
 8003ede:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ee2:	e0d0      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003ee4:	2308      	movs	r3, #8
 8003ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eea:	e0cc      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003eec:	2310      	movs	r3, #16
 8003eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ef2:	e0c8      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a5e      	ldr	r2, [pc, #376]	@ (8004074 <UART_SetConfig+0x2d4>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d125      	bne.n	8003f4a <UART_SetConfig+0x1aa>
 8003efe:	4b5b      	ldr	r3, [pc, #364]	@ (800406c <UART_SetConfig+0x2cc>)
 8003f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f04:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003f08:	2b30      	cmp	r3, #48	@ 0x30
 8003f0a:	d016      	beq.n	8003f3a <UART_SetConfig+0x19a>
 8003f0c:	2b30      	cmp	r3, #48	@ 0x30
 8003f0e:	d818      	bhi.n	8003f42 <UART_SetConfig+0x1a2>
 8003f10:	2b20      	cmp	r3, #32
 8003f12:	d00a      	beq.n	8003f2a <UART_SetConfig+0x18a>
 8003f14:	2b20      	cmp	r3, #32
 8003f16:	d814      	bhi.n	8003f42 <UART_SetConfig+0x1a2>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d002      	beq.n	8003f22 <UART_SetConfig+0x182>
 8003f1c:	2b10      	cmp	r3, #16
 8003f1e:	d008      	beq.n	8003f32 <UART_SetConfig+0x192>
 8003f20:	e00f      	b.n	8003f42 <UART_SetConfig+0x1a2>
 8003f22:	2300      	movs	r3, #0
 8003f24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f28:	e0ad      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f30:	e0a9      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003f32:	2304      	movs	r3, #4
 8003f34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f38:	e0a5      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003f3a:	2308      	movs	r3, #8
 8003f3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f40:	e0a1      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003f42:	2310      	movs	r3, #16
 8003f44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f48:	e09d      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a4a      	ldr	r2, [pc, #296]	@ (8004078 <UART_SetConfig+0x2d8>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d125      	bne.n	8003fa0 <UART_SetConfig+0x200>
 8003f54:	4b45      	ldr	r3, [pc, #276]	@ (800406c <UART_SetConfig+0x2cc>)
 8003f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f5a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003f5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f60:	d016      	beq.n	8003f90 <UART_SetConfig+0x1f0>
 8003f62:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f64:	d818      	bhi.n	8003f98 <UART_SetConfig+0x1f8>
 8003f66:	2b80      	cmp	r3, #128	@ 0x80
 8003f68:	d00a      	beq.n	8003f80 <UART_SetConfig+0x1e0>
 8003f6a:	2b80      	cmp	r3, #128	@ 0x80
 8003f6c:	d814      	bhi.n	8003f98 <UART_SetConfig+0x1f8>
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d002      	beq.n	8003f78 <UART_SetConfig+0x1d8>
 8003f72:	2b40      	cmp	r3, #64	@ 0x40
 8003f74:	d008      	beq.n	8003f88 <UART_SetConfig+0x1e8>
 8003f76:	e00f      	b.n	8003f98 <UART_SetConfig+0x1f8>
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f7e:	e082      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003f80:	2302      	movs	r3, #2
 8003f82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f86:	e07e      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003f88:	2304      	movs	r3, #4
 8003f8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f8e:	e07a      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003f90:	2308      	movs	r3, #8
 8003f92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f96:	e076      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003f98:	2310      	movs	r3, #16
 8003f9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f9e:	e072      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a35      	ldr	r2, [pc, #212]	@ (800407c <UART_SetConfig+0x2dc>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d12a      	bne.n	8004000 <UART_SetConfig+0x260>
 8003faa:	4b30      	ldr	r3, [pc, #192]	@ (800406c <UART_SetConfig+0x2cc>)
 8003fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fb4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fb8:	d01a      	beq.n	8003ff0 <UART_SetConfig+0x250>
 8003fba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fbe:	d81b      	bhi.n	8003ff8 <UART_SetConfig+0x258>
 8003fc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fc4:	d00c      	beq.n	8003fe0 <UART_SetConfig+0x240>
 8003fc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fca:	d815      	bhi.n	8003ff8 <UART_SetConfig+0x258>
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d003      	beq.n	8003fd8 <UART_SetConfig+0x238>
 8003fd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fd4:	d008      	beq.n	8003fe8 <UART_SetConfig+0x248>
 8003fd6:	e00f      	b.n	8003ff8 <UART_SetConfig+0x258>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fde:	e052      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fe6:	e04e      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003fe8:	2304      	movs	r3, #4
 8003fea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fee:	e04a      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003ff0:	2308      	movs	r3, #8
 8003ff2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ff6:	e046      	b.n	8004086 <UART_SetConfig+0x2e6>
 8003ff8:	2310      	movs	r3, #16
 8003ffa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ffe:	e042      	b.n	8004086 <UART_SetConfig+0x2e6>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a17      	ldr	r2, [pc, #92]	@ (8004064 <UART_SetConfig+0x2c4>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d13a      	bne.n	8004080 <UART_SetConfig+0x2e0>
 800400a:	4b18      	ldr	r3, [pc, #96]	@ (800406c <UART_SetConfig+0x2cc>)
 800400c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004010:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004014:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004018:	d01a      	beq.n	8004050 <UART_SetConfig+0x2b0>
 800401a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800401e:	d81b      	bhi.n	8004058 <UART_SetConfig+0x2b8>
 8004020:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004024:	d00c      	beq.n	8004040 <UART_SetConfig+0x2a0>
 8004026:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800402a:	d815      	bhi.n	8004058 <UART_SetConfig+0x2b8>
 800402c:	2b00      	cmp	r3, #0
 800402e:	d003      	beq.n	8004038 <UART_SetConfig+0x298>
 8004030:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004034:	d008      	beq.n	8004048 <UART_SetConfig+0x2a8>
 8004036:	e00f      	b.n	8004058 <UART_SetConfig+0x2b8>
 8004038:	2300      	movs	r3, #0
 800403a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800403e:	e022      	b.n	8004086 <UART_SetConfig+0x2e6>
 8004040:	2302      	movs	r3, #2
 8004042:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004046:	e01e      	b.n	8004086 <UART_SetConfig+0x2e6>
 8004048:	2304      	movs	r3, #4
 800404a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800404e:	e01a      	b.n	8004086 <UART_SetConfig+0x2e6>
 8004050:	2308      	movs	r3, #8
 8004052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004056:	e016      	b.n	8004086 <UART_SetConfig+0x2e6>
 8004058:	2310      	movs	r3, #16
 800405a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800405e:	e012      	b.n	8004086 <UART_SetConfig+0x2e6>
 8004060:	efff69f3 	.word	0xefff69f3
 8004064:	40008000 	.word	0x40008000
 8004068:	40013800 	.word	0x40013800
 800406c:	40021000 	.word	0x40021000
 8004070:	40004400 	.word	0x40004400
 8004074:	40004800 	.word	0x40004800
 8004078:	40004c00 	.word	0x40004c00
 800407c:	40005000 	.word	0x40005000
 8004080:	2310      	movs	r3, #16
 8004082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a9f      	ldr	r2, [pc, #636]	@ (8004308 <UART_SetConfig+0x568>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d17a      	bne.n	8004186 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004090:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004094:	2b08      	cmp	r3, #8
 8004096:	d824      	bhi.n	80040e2 <UART_SetConfig+0x342>
 8004098:	a201      	add	r2, pc, #4	@ (adr r2, 80040a0 <UART_SetConfig+0x300>)
 800409a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800409e:	bf00      	nop
 80040a0:	080040c5 	.word	0x080040c5
 80040a4:	080040e3 	.word	0x080040e3
 80040a8:	080040cd 	.word	0x080040cd
 80040ac:	080040e3 	.word	0x080040e3
 80040b0:	080040d3 	.word	0x080040d3
 80040b4:	080040e3 	.word	0x080040e3
 80040b8:	080040e3 	.word	0x080040e3
 80040bc:	080040e3 	.word	0x080040e3
 80040c0:	080040db 	.word	0x080040db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040c4:	f7fe fa60 	bl	8002588 <HAL_RCC_GetPCLK1Freq>
 80040c8:	61f8      	str	r0, [r7, #28]
        break;
 80040ca:	e010      	b.n	80040ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040cc:	4b8f      	ldr	r3, [pc, #572]	@ (800430c <UART_SetConfig+0x56c>)
 80040ce:	61fb      	str	r3, [r7, #28]
        break;
 80040d0:	e00d      	b.n	80040ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040d2:	f7fe f9c1 	bl	8002458 <HAL_RCC_GetSysClockFreq>
 80040d6:	61f8      	str	r0, [r7, #28]
        break;
 80040d8:	e009      	b.n	80040ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040de:	61fb      	str	r3, [r7, #28]
        break;
 80040e0:	e005      	b.n	80040ee <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80040e2:	2300      	movs	r3, #0
 80040e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80040ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 80fb 	beq.w	80042ec <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	4613      	mov	r3, r2
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	4413      	add	r3, r2
 8004100:	69fa      	ldr	r2, [r7, #28]
 8004102:	429a      	cmp	r2, r3
 8004104:	d305      	bcc.n	8004112 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800410c:	69fa      	ldr	r2, [r7, #28]
 800410e:	429a      	cmp	r2, r3
 8004110:	d903      	bls.n	800411a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004118:	e0e8      	b.n	80042ec <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	2200      	movs	r2, #0
 800411e:	461c      	mov	r4, r3
 8004120:	4615      	mov	r5, r2
 8004122:	f04f 0200 	mov.w	r2, #0
 8004126:	f04f 0300 	mov.w	r3, #0
 800412a:	022b      	lsls	r3, r5, #8
 800412c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004130:	0222      	lsls	r2, r4, #8
 8004132:	68f9      	ldr	r1, [r7, #12]
 8004134:	6849      	ldr	r1, [r1, #4]
 8004136:	0849      	lsrs	r1, r1, #1
 8004138:	2000      	movs	r0, #0
 800413a:	4688      	mov	r8, r1
 800413c:	4681      	mov	r9, r0
 800413e:	eb12 0a08 	adds.w	sl, r2, r8
 8004142:	eb43 0b09 	adc.w	fp, r3, r9
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	603b      	str	r3, [r7, #0]
 800414e:	607a      	str	r2, [r7, #4]
 8004150:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004154:	4650      	mov	r0, sl
 8004156:	4659      	mov	r1, fp
 8004158:	f7fc f83a 	bl	80001d0 <__aeabi_uldivmod>
 800415c:	4602      	mov	r2, r0
 800415e:	460b      	mov	r3, r1
 8004160:	4613      	mov	r3, r2
 8004162:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800416a:	d308      	bcc.n	800417e <UART_SetConfig+0x3de>
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004172:	d204      	bcs.n	800417e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	60da      	str	r2, [r3, #12]
 800417c:	e0b6      	b.n	80042ec <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004184:	e0b2      	b.n	80042ec <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800418e:	d15e      	bne.n	800424e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004190:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004194:	2b08      	cmp	r3, #8
 8004196:	d828      	bhi.n	80041ea <UART_SetConfig+0x44a>
 8004198:	a201      	add	r2, pc, #4	@ (adr r2, 80041a0 <UART_SetConfig+0x400>)
 800419a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419e:	bf00      	nop
 80041a0:	080041c5 	.word	0x080041c5
 80041a4:	080041cd 	.word	0x080041cd
 80041a8:	080041d5 	.word	0x080041d5
 80041ac:	080041eb 	.word	0x080041eb
 80041b0:	080041db 	.word	0x080041db
 80041b4:	080041eb 	.word	0x080041eb
 80041b8:	080041eb 	.word	0x080041eb
 80041bc:	080041eb 	.word	0x080041eb
 80041c0:	080041e3 	.word	0x080041e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041c4:	f7fe f9e0 	bl	8002588 <HAL_RCC_GetPCLK1Freq>
 80041c8:	61f8      	str	r0, [r7, #28]
        break;
 80041ca:	e014      	b.n	80041f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041cc:	f7fe f9f2 	bl	80025b4 <HAL_RCC_GetPCLK2Freq>
 80041d0:	61f8      	str	r0, [r7, #28]
        break;
 80041d2:	e010      	b.n	80041f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041d4:	4b4d      	ldr	r3, [pc, #308]	@ (800430c <UART_SetConfig+0x56c>)
 80041d6:	61fb      	str	r3, [r7, #28]
        break;
 80041d8:	e00d      	b.n	80041f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041da:	f7fe f93d 	bl	8002458 <HAL_RCC_GetSysClockFreq>
 80041de:	61f8      	str	r0, [r7, #28]
        break;
 80041e0:	e009      	b.n	80041f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041e6:	61fb      	str	r3, [r7, #28]
        break;
 80041e8:	e005      	b.n	80041f6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80041f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d077      	beq.n	80042ec <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	005a      	lsls	r2, r3, #1
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	085b      	lsrs	r3, r3, #1
 8004206:	441a      	add	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004210:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	2b0f      	cmp	r3, #15
 8004216:	d916      	bls.n	8004246 <UART_SetConfig+0x4a6>
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800421e:	d212      	bcs.n	8004246 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	b29b      	uxth	r3, r3
 8004224:	f023 030f 	bic.w	r3, r3, #15
 8004228:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	085b      	lsrs	r3, r3, #1
 800422e:	b29b      	uxth	r3, r3
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	b29a      	uxth	r2, r3
 8004236:	8afb      	ldrh	r3, [r7, #22]
 8004238:	4313      	orrs	r3, r2
 800423a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	8afa      	ldrh	r2, [r7, #22]
 8004242:	60da      	str	r2, [r3, #12]
 8004244:	e052      	b.n	80042ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800424c:	e04e      	b.n	80042ec <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800424e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004252:	2b08      	cmp	r3, #8
 8004254:	d827      	bhi.n	80042a6 <UART_SetConfig+0x506>
 8004256:	a201      	add	r2, pc, #4	@ (adr r2, 800425c <UART_SetConfig+0x4bc>)
 8004258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425c:	08004281 	.word	0x08004281
 8004260:	08004289 	.word	0x08004289
 8004264:	08004291 	.word	0x08004291
 8004268:	080042a7 	.word	0x080042a7
 800426c:	08004297 	.word	0x08004297
 8004270:	080042a7 	.word	0x080042a7
 8004274:	080042a7 	.word	0x080042a7
 8004278:	080042a7 	.word	0x080042a7
 800427c:	0800429f 	.word	0x0800429f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004280:	f7fe f982 	bl	8002588 <HAL_RCC_GetPCLK1Freq>
 8004284:	61f8      	str	r0, [r7, #28]
        break;
 8004286:	e014      	b.n	80042b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004288:	f7fe f994 	bl	80025b4 <HAL_RCC_GetPCLK2Freq>
 800428c:	61f8      	str	r0, [r7, #28]
        break;
 800428e:	e010      	b.n	80042b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004290:	4b1e      	ldr	r3, [pc, #120]	@ (800430c <UART_SetConfig+0x56c>)
 8004292:	61fb      	str	r3, [r7, #28]
        break;
 8004294:	e00d      	b.n	80042b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004296:	f7fe f8df 	bl	8002458 <HAL_RCC_GetSysClockFreq>
 800429a:	61f8      	str	r0, [r7, #28]
        break;
 800429c:	e009      	b.n	80042b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800429e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042a2:	61fb      	str	r3, [r7, #28]
        break;
 80042a4:	e005      	b.n	80042b2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80042b0:	bf00      	nop
    }

    if (pclk != 0U)
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d019      	beq.n	80042ec <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	085a      	lsrs	r2, r3, #1
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	441a      	add	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	2b0f      	cmp	r3, #15
 80042d0:	d909      	bls.n	80042e6 <UART_SetConfig+0x546>
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042d8:	d205      	bcs.n	80042e6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	b29a      	uxth	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	60da      	str	r2, [r3, #12]
 80042e4:	e002      	b.n	80042ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80042f8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3728      	adds	r7, #40	@ 0x28
 8004300:	46bd      	mov	sp, r7
 8004302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004306:	bf00      	nop
 8004308:	40008000 	.word	0x40008000
 800430c:	00f42400 	.word	0x00f42400

08004310 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431c:	f003 0308 	and.w	r3, r3, #8
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00a      	beq.n	800433a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00a      	beq.n	800435c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	430a      	orrs	r2, r1
 800435a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00a      	beq.n	800437e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004382:	f003 0304 	and.w	r3, r3, #4
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00a      	beq.n	80043a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	430a      	orrs	r2, r1
 800439e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a4:	f003 0310 	and.w	r3, r3, #16
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00a      	beq.n	80043c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c6:	f003 0320 	and.w	r3, r3, #32
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00a      	beq.n	80043e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d01a      	beq.n	8004426 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	430a      	orrs	r2, r1
 8004404:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800440e:	d10a      	bne.n	8004426 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	430a      	orrs	r2, r1
 8004424:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00a      	beq.n	8004448 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	605a      	str	r2, [r3, #4]
  }
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b098      	sub	sp, #96	@ 0x60
 8004458:	af02      	add	r7, sp, #8
 800445a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004464:	f7fc fff0 	bl	8001448 <HAL_GetTick>
 8004468:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0308 	and.w	r3, r3, #8
 8004474:	2b08      	cmp	r3, #8
 8004476:	d12e      	bne.n	80044d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004478:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004480:	2200      	movs	r2, #0
 8004482:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 f88c 	bl	80045a4 <UART_WaitOnFlagUntilTimeout>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d021      	beq.n	80044d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800449a:	e853 3f00 	ldrex	r3, [r3]
 800449e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	461a      	mov	r2, r3
 80044ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80044b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044b8:	e841 2300 	strex	r3, r2, [r1]
 80044bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1e6      	bne.n	8004492 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e062      	b.n	800459c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0304 	and.w	r3, r3, #4
 80044e0:	2b04      	cmp	r3, #4
 80044e2:	d149      	bne.n	8004578 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044ec:	2200      	movs	r2, #0
 80044ee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f856 	bl	80045a4 <UART_WaitOnFlagUntilTimeout>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d03c      	beq.n	8004578 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004506:	e853 3f00 	ldrex	r3, [r3]
 800450a:	623b      	str	r3, [r7, #32]
   return(result);
 800450c:	6a3b      	ldr	r3, [r7, #32]
 800450e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	461a      	mov	r2, r3
 800451a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800451c:	633b      	str	r3, [r7, #48]	@ 0x30
 800451e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004520:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004524:	e841 2300 	strex	r3, r2, [r1]
 8004528:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800452a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1e6      	bne.n	80044fe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	3308      	adds	r3, #8
 8004536:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	e853 3f00 	ldrex	r3, [r3]
 800453e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f023 0301 	bic.w	r3, r3, #1
 8004546:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	3308      	adds	r3, #8
 800454e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004550:	61fa      	str	r2, [r7, #28]
 8004552:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004554:	69b9      	ldr	r1, [r7, #24]
 8004556:	69fa      	ldr	r2, [r7, #28]
 8004558:	e841 2300 	strex	r3, r2, [r1]
 800455c:	617b      	str	r3, [r7, #20]
   return(result);
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1e5      	bne.n	8004530 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2220      	movs	r2, #32
 8004568:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e011      	b.n	800459c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2220      	movs	r2, #32
 800457c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2220      	movs	r2, #32
 8004582:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	3758      	adds	r7, #88	@ 0x58
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	603b      	str	r3, [r7, #0]
 80045b0:	4613      	mov	r3, r2
 80045b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045b4:	e04f      	b.n	8004656 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045bc:	d04b      	beq.n	8004656 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045be:	f7fc ff43 	bl	8001448 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	69ba      	ldr	r2, [r7, #24]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d302      	bcc.n	80045d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d101      	bne.n	80045d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e04e      	b.n	8004676 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0304 	and.w	r3, r3, #4
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d037      	beq.n	8004656 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	2b80      	cmp	r3, #128	@ 0x80
 80045ea:	d034      	beq.n	8004656 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b40      	cmp	r3, #64	@ 0x40
 80045f0:	d031      	beq.n	8004656 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	f003 0308 	and.w	r3, r3, #8
 80045fc:	2b08      	cmp	r3, #8
 80045fe:	d110      	bne.n	8004622 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2208      	movs	r2, #8
 8004606:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 f838 	bl	800467e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2208      	movs	r2, #8
 8004612:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e029      	b.n	8004676 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69db      	ldr	r3, [r3, #28]
 8004628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800462c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004630:	d111      	bne.n	8004656 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800463a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 f81e 	bl	800467e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2220      	movs	r2, #32
 8004646:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e00f      	b.n	8004676 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	69da      	ldr	r2, [r3, #28]
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	4013      	ands	r3, r2
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	429a      	cmp	r2, r3
 8004664:	bf0c      	ite	eq
 8004666:	2301      	moveq	r3, #1
 8004668:	2300      	movne	r3, #0
 800466a:	b2db      	uxtb	r3, r3
 800466c:	461a      	mov	r2, r3
 800466e:	79fb      	ldrb	r3, [r7, #7]
 8004670:	429a      	cmp	r2, r3
 8004672:	d0a0      	beq.n	80045b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800467e:	b480      	push	{r7}
 8004680:	b095      	sub	sp, #84	@ 0x54
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800468e:	e853 3f00 	ldrex	r3, [r3]
 8004692:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004696:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800469a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	461a      	mov	r2, r3
 80046a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80046a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046ac:	e841 2300 	strex	r3, r2, [r1]
 80046b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1e6      	bne.n	8004686 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	3308      	adds	r3, #8
 80046be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c0:	6a3b      	ldr	r3, [r7, #32]
 80046c2:	e853 3f00 	ldrex	r3, [r3]
 80046c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	f023 0301 	bic.w	r3, r3, #1
 80046ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	3308      	adds	r3, #8
 80046d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046e0:	e841 2300 	strex	r3, r2, [r1]
 80046e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1e5      	bne.n	80046b8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d118      	bne.n	8004726 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	e853 3f00 	ldrex	r3, [r3]
 8004700:	60bb      	str	r3, [r7, #8]
   return(result);
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	f023 0310 	bic.w	r3, r3, #16
 8004708:	647b      	str	r3, [r7, #68]	@ 0x44
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	461a      	mov	r2, r3
 8004710:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004712:	61bb      	str	r3, [r7, #24]
 8004714:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004716:	6979      	ldr	r1, [r7, #20]
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	e841 2300 	strex	r3, r2, [r1]
 800471e:	613b      	str	r3, [r7, #16]
   return(result);
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1e6      	bne.n	80046f4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2220      	movs	r2, #32
 800472a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800473a:	bf00      	nop
 800473c:	3754      	adds	r7, #84	@ 0x54
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
	...

08004748 <__NVIC_SetPriority>:
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	4603      	mov	r3, r0
 8004750:	6039      	str	r1, [r7, #0]
 8004752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004758:	2b00      	cmp	r3, #0
 800475a:	db0a      	blt.n	8004772 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	b2da      	uxtb	r2, r3
 8004760:	490c      	ldr	r1, [pc, #48]	@ (8004794 <__NVIC_SetPriority+0x4c>)
 8004762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004766:	0112      	lsls	r2, r2, #4
 8004768:	b2d2      	uxtb	r2, r2
 800476a:	440b      	add	r3, r1
 800476c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004770:	e00a      	b.n	8004788 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	b2da      	uxtb	r2, r3
 8004776:	4908      	ldr	r1, [pc, #32]	@ (8004798 <__NVIC_SetPriority+0x50>)
 8004778:	79fb      	ldrb	r3, [r7, #7]
 800477a:	f003 030f 	and.w	r3, r3, #15
 800477e:	3b04      	subs	r3, #4
 8004780:	0112      	lsls	r2, r2, #4
 8004782:	b2d2      	uxtb	r2, r2
 8004784:	440b      	add	r3, r1
 8004786:	761a      	strb	r2, [r3, #24]
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	e000e100 	.word	0xe000e100
 8004798:	e000ed00 	.word	0xe000ed00

0800479c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80047a0:	4b05      	ldr	r3, [pc, #20]	@ (80047b8 <SysTick_Handler+0x1c>)
 80047a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80047a4:	f001 fd46 	bl	8006234 <xTaskGetSchedulerState>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d001      	beq.n	80047b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80047ae:	f002 fb53 	bl	8006e58 <xPortSysTickHandler>
  }
}
 80047b2:	bf00      	nop
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	e000e010 	.word	0xe000e010

080047bc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80047c0:	2100      	movs	r1, #0
 80047c2:	f06f 0004 	mvn.w	r0, #4
 80047c6:	f7ff ffbf 	bl	8004748 <__NVIC_SetPriority>
#endif
}
 80047ca:	bf00      	nop
 80047cc:	bd80      	pop	{r7, pc}
	...

080047d0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047d6:	f3ef 8305 	mrs	r3, IPSR
 80047da:	603b      	str	r3, [r7, #0]
  return(result);
 80047dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80047e2:	f06f 0305 	mvn.w	r3, #5
 80047e6:	607b      	str	r3, [r7, #4]
 80047e8:	e00c      	b.n	8004804 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80047ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004814 <osKernelInitialize+0x44>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d105      	bne.n	80047fe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80047f2:	4b08      	ldr	r3, [pc, #32]	@ (8004814 <osKernelInitialize+0x44>)
 80047f4:	2201      	movs	r2, #1
 80047f6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80047f8:	2300      	movs	r3, #0
 80047fa:	607b      	str	r3, [r7, #4]
 80047fc:	e002      	b.n	8004804 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80047fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004802:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004804:	687b      	ldr	r3, [r7, #4]
}
 8004806:	4618      	mov	r0, r3
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	200001f0 	.word	0x200001f0

08004818 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800481e:	f3ef 8305 	mrs	r3, IPSR
 8004822:	603b      	str	r3, [r7, #0]
  return(result);
 8004824:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004826:	2b00      	cmp	r3, #0
 8004828:	d003      	beq.n	8004832 <osKernelStart+0x1a>
    stat = osErrorISR;
 800482a:	f06f 0305 	mvn.w	r3, #5
 800482e:	607b      	str	r3, [r7, #4]
 8004830:	e010      	b.n	8004854 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004832:	4b0b      	ldr	r3, [pc, #44]	@ (8004860 <osKernelStart+0x48>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d109      	bne.n	800484e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800483a:	f7ff ffbf 	bl	80047bc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800483e:	4b08      	ldr	r3, [pc, #32]	@ (8004860 <osKernelStart+0x48>)
 8004840:	2202      	movs	r2, #2
 8004842:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004844:	f001 f892 	bl	800596c <vTaskStartScheduler>
      stat = osOK;
 8004848:	2300      	movs	r3, #0
 800484a:	607b      	str	r3, [r7, #4]
 800484c:	e002      	b.n	8004854 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800484e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004852:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004854:	687b      	ldr	r3, [r7, #4]
}
 8004856:	4618      	mov	r0, r3
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	200001f0 	.word	0x200001f0

08004864 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004864:	b580      	push	{r7, lr}
 8004866:	b08e      	sub	sp, #56	@ 0x38
 8004868:	af04      	add	r7, sp, #16
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004870:	2300      	movs	r3, #0
 8004872:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004874:	f3ef 8305 	mrs	r3, IPSR
 8004878:	617b      	str	r3, [r7, #20]
  return(result);
 800487a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800487c:	2b00      	cmp	r3, #0
 800487e:	d17e      	bne.n	800497e <osThreadNew+0x11a>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d07b      	beq.n	800497e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004886:	2380      	movs	r3, #128	@ 0x80
 8004888:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800488a:	2318      	movs	r3, #24
 800488c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800488e:	2300      	movs	r3, #0
 8004890:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004892:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004896:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d045      	beq.n	800492a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <osThreadNew+0x48>
        name = attr->name;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d002      	beq.n	80048ba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d008      	beq.n	80048d2 <osThreadNew+0x6e>
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	2b38      	cmp	r3, #56	@ 0x38
 80048c4:	d805      	bhi.n	80048d2 <osThreadNew+0x6e>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d001      	beq.n	80048d6 <osThreadNew+0x72>
        return (NULL);
 80048d2:	2300      	movs	r3, #0
 80048d4:	e054      	b.n	8004980 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	089b      	lsrs	r3, r3, #2
 80048e4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00e      	beq.n	800490c <osThreadNew+0xa8>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	2ba7      	cmp	r3, #167	@ 0xa7
 80048f4:	d90a      	bls.n	800490c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d006      	beq.n	800490c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d002      	beq.n	800490c <osThreadNew+0xa8>
        mem = 1;
 8004906:	2301      	movs	r3, #1
 8004908:	61bb      	str	r3, [r7, #24]
 800490a:	e010      	b.n	800492e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10c      	bne.n	800492e <osThreadNew+0xca>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d108      	bne.n	800492e <osThreadNew+0xca>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	691b      	ldr	r3, [r3, #16]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d104      	bne.n	800492e <osThreadNew+0xca>
          mem = 0;
 8004924:	2300      	movs	r3, #0
 8004926:	61bb      	str	r3, [r7, #24]
 8004928:	e001      	b.n	800492e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800492a:	2300      	movs	r3, #0
 800492c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d110      	bne.n	8004956 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800493c:	9202      	str	r2, [sp, #8]
 800493e:	9301      	str	r3, [sp, #4]
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	9300      	str	r3, [sp, #0]
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	6a3a      	ldr	r2, [r7, #32]
 8004948:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 fe1a 	bl	8005584 <xTaskCreateStatic>
 8004950:	4603      	mov	r3, r0
 8004952:	613b      	str	r3, [r7, #16]
 8004954:	e013      	b.n	800497e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d110      	bne.n	800497e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800495c:	6a3b      	ldr	r3, [r7, #32]
 800495e:	b29a      	uxth	r2, r3
 8004960:	f107 0310 	add.w	r3, r7, #16
 8004964:	9301      	str	r3, [sp, #4]
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	9300      	str	r3, [sp, #0]
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 fe68 	bl	8005644 <xTaskCreate>
 8004974:	4603      	mov	r3, r0
 8004976:	2b01      	cmp	r3, #1
 8004978:	d001      	beq.n	800497e <osThreadNew+0x11a>
            hTask = NULL;
 800497a:	2300      	movs	r3, #0
 800497c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800497e:	693b      	ldr	r3, [r7, #16]
}
 8004980:	4618      	mov	r0, r3
 8004982:	3728      	adds	r7, #40	@ 0x28
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004990:	f3ef 8305 	mrs	r3, IPSR
 8004994:	60bb      	str	r3, [r7, #8]
  return(result);
 8004996:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004998:	2b00      	cmp	r3, #0
 800499a:	d003      	beq.n	80049a4 <osDelay+0x1c>
    stat = osErrorISR;
 800499c:	f06f 0305 	mvn.w	r3, #5
 80049a0:	60fb      	str	r3, [r7, #12]
 80049a2:	e007      	b.n	80049b4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80049a4:	2300      	movs	r3, #0
 80049a6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d002      	beq.n	80049b4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 ffa6 	bl	8005900 <vTaskDelay>
    }
  }

  return (stat);
 80049b4:	68fb      	ldr	r3, [r7, #12]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3710      	adds	r7, #16
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
	...

080049c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4a07      	ldr	r2, [pc, #28]	@ (80049ec <vApplicationGetIdleTaskMemory+0x2c>)
 80049d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	4a06      	ldr	r2, [pc, #24]	@ (80049f0 <vApplicationGetIdleTaskMemory+0x30>)
 80049d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2280      	movs	r2, #128	@ 0x80
 80049dc:	601a      	str	r2, [r3, #0]
}
 80049de:	bf00      	nop
 80049e0:	3714      	adds	r7, #20
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	200001f4 	.word	0x200001f4
 80049f0:	2000029c 	.word	0x2000029c

080049f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	4a07      	ldr	r2, [pc, #28]	@ (8004a20 <vApplicationGetTimerTaskMemory+0x2c>)
 8004a04:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	4a06      	ldr	r2, [pc, #24]	@ (8004a24 <vApplicationGetTimerTaskMemory+0x30>)
 8004a0a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a12:	601a      	str	r2, [r3, #0]
}
 8004a14:	bf00      	nop
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	2000049c 	.word	0x2000049c
 8004a24:	20000544 	.word	0x20000544

08004a28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f103 0208 	add.w	r2, r3, #8
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004a40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f103 0208 	add.w	r2, r3, #8
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f103 0208 	add.w	r2, r3, #8
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a5c:	bf00      	nop
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004a76:	bf00      	nop
 8004a78:	370c      	adds	r7, #12
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr

08004a82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a82:	b480      	push	{r7}
 8004a84:	b085      	sub	sp, #20
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
 8004a8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	683a      	ldr	r2, [r7, #0]
 8004aa6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	683a      	ldr	r2, [r7, #0]
 8004aac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	1c5a      	adds	r2, r3, #1
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	601a      	str	r2, [r3, #0]
}
 8004abe:	bf00      	nop
 8004ac0:	3714      	adds	r7, #20
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr

08004aca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004aca:	b480      	push	{r7}
 8004acc:	b085      	sub	sp, #20
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
 8004ad2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ae0:	d103      	bne.n	8004aea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	e00c      	b.n	8004b04 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	3308      	adds	r3, #8
 8004aee:	60fb      	str	r3, [r7, #12]
 8004af0:	e002      	b.n	8004af8 <vListInsert+0x2e>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	60fb      	str	r3, [r7, #12]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d2f6      	bcs.n	8004af2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	685a      	ldr	r2, [r3, #4]
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	683a      	ldr	r2, [r7, #0]
 8004b12:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	1c5a      	adds	r2, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	601a      	str	r2, [r3, #0]
}
 8004b30:	bf00      	nop
 8004b32:	3714      	adds	r7, #20
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	6892      	ldr	r2, [r2, #8]
 8004b52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	6852      	ldr	r2, [r2, #4]
 8004b5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d103      	bne.n	8004b70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	1e5a      	subs	r2, r3, #1
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3714      	adds	r7, #20
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d10b      	bne.n	8004bbc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba8:	f383 8811 	msr	BASEPRI, r3
 8004bac:	f3bf 8f6f 	isb	sy
 8004bb0:	f3bf 8f4f 	dsb	sy
 8004bb4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004bb6:	bf00      	nop
 8004bb8:	bf00      	nop
 8004bba:	e7fd      	b.n	8004bb8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004bbc:	f002 f8b6 	bl	8006d2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bc8:	68f9      	ldr	r1, [r7, #12]
 8004bca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004bcc:	fb01 f303 	mul.w	r3, r1, r3
 8004bd0:	441a      	add	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bec:	3b01      	subs	r3, #1
 8004bee:	68f9      	ldr	r1, [r7, #12]
 8004bf0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004bf2:	fb01 f303 	mul.w	r3, r1, r3
 8004bf6:	441a      	add	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	22ff      	movs	r2, #255	@ 0xff
 8004c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	22ff      	movs	r2, #255	@ 0xff
 8004c08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d114      	bne.n	8004c3c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d01a      	beq.n	8004c50 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	3310      	adds	r3, #16
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f001 f942 	bl	8005ea8 <xTaskRemoveFromEventList>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d012      	beq.n	8004c50 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c60 <xQueueGenericReset+0xd0>)
 8004c2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c30:	601a      	str	r2, [r3, #0]
 8004c32:	f3bf 8f4f 	dsb	sy
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	e009      	b.n	8004c50 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	3310      	adds	r3, #16
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7ff fef1 	bl	8004a28 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	3324      	adds	r3, #36	@ 0x24
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7ff feec 	bl	8004a28 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c50:	f002 f89e 	bl	8006d90 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c54:	2301      	movs	r3, #1
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3710      	adds	r7, #16
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	e000ed04 	.word	0xe000ed04

08004c64 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b08e      	sub	sp, #56	@ 0x38
 8004c68:	af02      	add	r7, sp, #8
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
 8004c70:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d10b      	bne.n	8004c90 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7c:	f383 8811 	msr	BASEPRI, r3
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c8a:	bf00      	nop
 8004c8c:	bf00      	nop
 8004c8e:	e7fd      	b.n	8004c8c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10b      	bne.n	8004cae <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c9a:	f383 8811 	msr	BASEPRI, r3
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	f3bf 8f4f 	dsb	sy
 8004ca6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ca8:	bf00      	nop
 8004caa:	bf00      	nop
 8004cac:	e7fd      	b.n	8004caa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d002      	beq.n	8004cba <xQueueGenericCreateStatic+0x56>
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <xQueueGenericCreateStatic+0x5a>
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e000      	b.n	8004cc0 <xQueueGenericCreateStatic+0x5c>
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d10b      	bne.n	8004cdc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc8:	f383 8811 	msr	BASEPRI, r3
 8004ccc:	f3bf 8f6f 	isb	sy
 8004cd0:	f3bf 8f4f 	dsb	sy
 8004cd4:	623b      	str	r3, [r7, #32]
}
 8004cd6:	bf00      	nop
 8004cd8:	bf00      	nop
 8004cda:	e7fd      	b.n	8004cd8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d102      	bne.n	8004ce8 <xQueueGenericCreateStatic+0x84>
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <xQueueGenericCreateStatic+0x88>
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e000      	b.n	8004cee <xQueueGenericCreateStatic+0x8a>
 8004cec:	2300      	movs	r3, #0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10b      	bne.n	8004d0a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf6:	f383 8811 	msr	BASEPRI, r3
 8004cfa:	f3bf 8f6f 	isb	sy
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	61fb      	str	r3, [r7, #28]
}
 8004d04:	bf00      	nop
 8004d06:	bf00      	nop
 8004d08:	e7fd      	b.n	8004d06 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d0a:	2350      	movs	r3, #80	@ 0x50
 8004d0c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	2b50      	cmp	r3, #80	@ 0x50
 8004d12:	d00b      	beq.n	8004d2c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d18:	f383 8811 	msr	BASEPRI, r3
 8004d1c:	f3bf 8f6f 	isb	sy
 8004d20:	f3bf 8f4f 	dsb	sy
 8004d24:	61bb      	str	r3, [r7, #24]
}
 8004d26:	bf00      	nop
 8004d28:	bf00      	nop
 8004d2a:	e7fd      	b.n	8004d28 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004d2c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d00d      	beq.n	8004d54 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d40:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	68b9      	ldr	r1, [r7, #8]
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f000 f805 	bl	8004d5e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3730      	adds	r7, #48	@ 0x30
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b084      	sub	sp, #16
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	60f8      	str	r0, [r7, #12]
 8004d66:	60b9      	str	r1, [r7, #8]
 8004d68:	607a      	str	r2, [r7, #4]
 8004d6a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d103      	bne.n	8004d7a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	e002      	b.n	8004d80 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	69b8      	ldr	r0, [r7, #24]
 8004d90:	f7ff fefe 	bl	8004b90 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	78fa      	ldrb	r2, [r7, #3]
 8004d98:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004d9c:	bf00      	nop
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b08e      	sub	sp, #56	@ 0x38
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
 8004db0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004db2:	2300      	movs	r3, #0
 8004db4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10b      	bne.n	8004dd8 <xQueueGenericSend+0x34>
	__asm volatile
 8004dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc4:	f383 8811 	msr	BASEPRI, r3
 8004dc8:	f3bf 8f6f 	isb	sy
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004dd2:	bf00      	nop
 8004dd4:	bf00      	nop
 8004dd6:	e7fd      	b.n	8004dd4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d103      	bne.n	8004de6 <xQueueGenericSend+0x42>
 8004dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <xQueueGenericSend+0x46>
 8004de6:	2301      	movs	r3, #1
 8004de8:	e000      	b.n	8004dec <xQueueGenericSend+0x48>
 8004dea:	2300      	movs	r3, #0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d10b      	bne.n	8004e08 <xQueueGenericSend+0x64>
	__asm volatile
 8004df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df4:	f383 8811 	msr	BASEPRI, r3
 8004df8:	f3bf 8f6f 	isb	sy
 8004dfc:	f3bf 8f4f 	dsb	sy
 8004e00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e02:	bf00      	nop
 8004e04:	bf00      	nop
 8004e06:	e7fd      	b.n	8004e04 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d103      	bne.n	8004e16 <xQueueGenericSend+0x72>
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d101      	bne.n	8004e1a <xQueueGenericSend+0x76>
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <xQueueGenericSend+0x78>
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10b      	bne.n	8004e38 <xQueueGenericSend+0x94>
	__asm volatile
 8004e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e24:	f383 8811 	msr	BASEPRI, r3
 8004e28:	f3bf 8f6f 	isb	sy
 8004e2c:	f3bf 8f4f 	dsb	sy
 8004e30:	623b      	str	r3, [r7, #32]
}
 8004e32:	bf00      	nop
 8004e34:	bf00      	nop
 8004e36:	e7fd      	b.n	8004e34 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e38:	f001 f9fc 	bl	8006234 <xTaskGetSchedulerState>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d102      	bne.n	8004e48 <xQueueGenericSend+0xa4>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <xQueueGenericSend+0xa8>
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e000      	b.n	8004e4e <xQueueGenericSend+0xaa>
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d10b      	bne.n	8004e6a <xQueueGenericSend+0xc6>
	__asm volatile
 8004e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e56:	f383 8811 	msr	BASEPRI, r3
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	f3bf 8f4f 	dsb	sy
 8004e62:	61fb      	str	r3, [r7, #28]
}
 8004e64:	bf00      	nop
 8004e66:	bf00      	nop
 8004e68:	e7fd      	b.n	8004e66 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e6a:	f001 ff5f 	bl	8006d2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d302      	bcc.n	8004e80 <xQueueGenericSend+0xdc>
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d129      	bne.n	8004ed4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	68b9      	ldr	r1, [r7, #8]
 8004e84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e86:	f000 fa0f 	bl	80052a8 <prvCopyDataToQueue>
 8004e8a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d010      	beq.n	8004eb6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e96:	3324      	adds	r3, #36	@ 0x24
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f001 f805 	bl	8005ea8 <xTaskRemoveFromEventList>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d013      	beq.n	8004ecc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ea4:	4b3f      	ldr	r3, [pc, #252]	@ (8004fa4 <xQueueGenericSend+0x200>)
 8004ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	f3bf 8f4f 	dsb	sy
 8004eb0:	f3bf 8f6f 	isb	sy
 8004eb4:	e00a      	b.n	8004ecc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d007      	beq.n	8004ecc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004ebc:	4b39      	ldr	r3, [pc, #228]	@ (8004fa4 <xQueueGenericSend+0x200>)
 8004ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ec2:	601a      	str	r2, [r3, #0]
 8004ec4:	f3bf 8f4f 	dsb	sy
 8004ec8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004ecc:	f001 ff60 	bl	8006d90 <vPortExitCritical>
				return pdPASS;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e063      	b.n	8004f9c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d103      	bne.n	8004ee2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004eda:	f001 ff59 	bl	8006d90 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	e05c      	b.n	8004f9c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d106      	bne.n	8004ef6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ee8:	f107 0314 	add.w	r3, r7, #20
 8004eec:	4618      	mov	r0, r3
 8004eee:	f001 f83f 	bl	8005f70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ef6:	f001 ff4b 	bl	8006d90 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004efa:	f000 fda7 	bl	8005a4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004efe:	f001 ff15 	bl	8006d2c <vPortEnterCritical>
 8004f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f08:	b25b      	sxtb	r3, r3
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f0e:	d103      	bne.n	8004f18 <xQueueGenericSend+0x174>
 8004f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f1e:	b25b      	sxtb	r3, r3
 8004f20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f24:	d103      	bne.n	8004f2e <xQueueGenericSend+0x18a>
 8004f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f2e:	f001 ff2f 	bl	8006d90 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f32:	1d3a      	adds	r2, r7, #4
 8004f34:	f107 0314 	add.w	r3, r7, #20
 8004f38:	4611      	mov	r1, r2
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f001 f82e 	bl	8005f9c <xTaskCheckForTimeOut>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d124      	bne.n	8004f90 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f48:	f000 faa6 	bl	8005498 <prvIsQueueFull>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d018      	beq.n	8004f84 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f54:	3310      	adds	r3, #16
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	4611      	mov	r1, r2
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 ff52 	bl	8005e04 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004f60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f62:	f000 fa31 	bl	80053c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004f66:	f000 fd7f 	bl	8005a68 <xTaskResumeAll>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f47f af7c 	bne.w	8004e6a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004f72:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa4 <xQueueGenericSend+0x200>)
 8004f74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	f3bf 8f6f 	isb	sy
 8004f82:	e772      	b.n	8004e6a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004f84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f86:	f000 fa1f 	bl	80053c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f8a:	f000 fd6d 	bl	8005a68 <xTaskResumeAll>
 8004f8e:	e76c      	b.n	8004e6a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004f90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f92:	f000 fa19 	bl	80053c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f96:	f000 fd67 	bl	8005a68 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004f9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3738      	adds	r7, #56	@ 0x38
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	e000ed04 	.word	0xe000ed04

08004fa8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b090      	sub	sp, #64	@ 0x40
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d10b      	bne.n	8004fd8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc4:	f383 8811 	msr	BASEPRI, r3
 8004fc8:	f3bf 8f6f 	isb	sy
 8004fcc:	f3bf 8f4f 	dsb	sy
 8004fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004fd2:	bf00      	nop
 8004fd4:	bf00      	nop
 8004fd6:	e7fd      	b.n	8004fd4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d103      	bne.n	8004fe6 <xQueueGenericSendFromISR+0x3e>
 8004fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <xQueueGenericSendFromISR+0x42>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e000      	b.n	8004fec <xQueueGenericSendFromISR+0x44>
 8004fea:	2300      	movs	r3, #0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10b      	bne.n	8005008 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff4:	f383 8811 	msr	BASEPRI, r3
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	f3bf 8f4f 	dsb	sy
 8005000:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005002:	bf00      	nop
 8005004:	bf00      	nop
 8005006:	e7fd      	b.n	8005004 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	2b02      	cmp	r3, #2
 800500c:	d103      	bne.n	8005016 <xQueueGenericSendFromISR+0x6e>
 800500e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005012:	2b01      	cmp	r3, #1
 8005014:	d101      	bne.n	800501a <xQueueGenericSendFromISR+0x72>
 8005016:	2301      	movs	r3, #1
 8005018:	e000      	b.n	800501c <xQueueGenericSendFromISR+0x74>
 800501a:	2300      	movs	r3, #0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10b      	bne.n	8005038 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005024:	f383 8811 	msr	BASEPRI, r3
 8005028:	f3bf 8f6f 	isb	sy
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	623b      	str	r3, [r7, #32]
}
 8005032:	bf00      	nop
 8005034:	bf00      	nop
 8005036:	e7fd      	b.n	8005034 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005038:	f001 ff5e 	bl	8006ef8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800503c:	f3ef 8211 	mrs	r2, BASEPRI
 8005040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	61fa      	str	r2, [r7, #28]
 8005052:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005054:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005056:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800505c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005060:	429a      	cmp	r2, r3
 8005062:	d302      	bcc.n	800506a <xQueueGenericSendFromISR+0xc2>
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	2b02      	cmp	r3, #2
 8005068:	d12f      	bne.n	80050ca <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800506a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800506c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005070:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005078:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800507a:	683a      	ldr	r2, [r7, #0]
 800507c:	68b9      	ldr	r1, [r7, #8]
 800507e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005080:	f000 f912 	bl	80052a8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005084:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005088:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800508c:	d112      	bne.n	80050b4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800508e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005092:	2b00      	cmp	r3, #0
 8005094:	d016      	beq.n	80050c4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005098:	3324      	adds	r3, #36	@ 0x24
 800509a:	4618      	mov	r0, r3
 800509c:	f000 ff04 	bl	8005ea8 <xTaskRemoveFromEventList>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d00e      	beq.n	80050c4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00b      	beq.n	80050c4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	601a      	str	r2, [r3, #0]
 80050b2:	e007      	b.n	80050c4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80050b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80050b8:	3301      	adds	r3, #1
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	b25a      	sxtb	r2, r3
 80050be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80050c4:	2301      	movs	r3, #1
 80050c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80050c8:	e001      	b.n	80050ce <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80050ca:	2300      	movs	r3, #0
 80050cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050d0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80050d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80050da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3740      	adds	r7, #64	@ 0x40
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b08c      	sub	sp, #48	@ 0x30
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80050f0:	2300      	movs	r3, #0
 80050f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80050f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d10b      	bne.n	8005116 <xQueueReceive+0x32>
	__asm volatile
 80050fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	623b      	str	r3, [r7, #32]
}
 8005110:	bf00      	nop
 8005112:	bf00      	nop
 8005114:	e7fd      	b.n	8005112 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d103      	bne.n	8005124 <xQueueReceive+0x40>
 800511c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <xQueueReceive+0x44>
 8005124:	2301      	movs	r3, #1
 8005126:	e000      	b.n	800512a <xQueueReceive+0x46>
 8005128:	2300      	movs	r3, #0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10b      	bne.n	8005146 <xQueueReceive+0x62>
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	61fb      	str	r3, [r7, #28]
}
 8005140:	bf00      	nop
 8005142:	bf00      	nop
 8005144:	e7fd      	b.n	8005142 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005146:	f001 f875 	bl	8006234 <xTaskGetSchedulerState>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d102      	bne.n	8005156 <xQueueReceive+0x72>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <xQueueReceive+0x76>
 8005156:	2301      	movs	r3, #1
 8005158:	e000      	b.n	800515c <xQueueReceive+0x78>
 800515a:	2300      	movs	r3, #0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d10b      	bne.n	8005178 <xQueueReceive+0x94>
	__asm volatile
 8005160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005164:	f383 8811 	msr	BASEPRI, r3
 8005168:	f3bf 8f6f 	isb	sy
 800516c:	f3bf 8f4f 	dsb	sy
 8005170:	61bb      	str	r3, [r7, #24]
}
 8005172:	bf00      	nop
 8005174:	bf00      	nop
 8005176:	e7fd      	b.n	8005174 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005178:	f001 fdd8 	bl	8006d2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800517c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005180:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005184:	2b00      	cmp	r3, #0
 8005186:	d01f      	beq.n	80051c8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800518c:	f000 f8f6 	bl	800537c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005192:	1e5a      	subs	r2, r3, #1
 8005194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005196:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00f      	beq.n	80051c0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051a2:	3310      	adds	r3, #16
 80051a4:	4618      	mov	r0, r3
 80051a6:	f000 fe7f 	bl	8005ea8 <xTaskRemoveFromEventList>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d007      	beq.n	80051c0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80051b0:	4b3c      	ldr	r3, [pc, #240]	@ (80052a4 <xQueueReceive+0x1c0>)
 80051b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051b6:	601a      	str	r2, [r3, #0]
 80051b8:	f3bf 8f4f 	dsb	sy
 80051bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80051c0:	f001 fde6 	bl	8006d90 <vPortExitCritical>
				return pdPASS;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e069      	b.n	800529c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d103      	bne.n	80051d6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80051ce:	f001 fddf 	bl	8006d90 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80051d2:	2300      	movs	r3, #0
 80051d4:	e062      	b.n	800529c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d106      	bne.n	80051ea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051dc:	f107 0310 	add.w	r3, r7, #16
 80051e0:	4618      	mov	r0, r3
 80051e2:	f000 fec5 	bl	8005f70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051e6:	2301      	movs	r3, #1
 80051e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051ea:	f001 fdd1 	bl	8006d90 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051ee:	f000 fc2d 	bl	8005a4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051f2:	f001 fd9b 	bl	8006d2c <vPortEnterCritical>
 80051f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051fc:	b25b      	sxtb	r3, r3
 80051fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005202:	d103      	bne.n	800520c <xQueueReceive+0x128>
 8005204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005206:	2200      	movs	r2, #0
 8005208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800520c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005212:	b25b      	sxtb	r3, r3
 8005214:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005218:	d103      	bne.n	8005222 <xQueueReceive+0x13e>
 800521a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800521c:	2200      	movs	r2, #0
 800521e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005222:	f001 fdb5 	bl	8006d90 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005226:	1d3a      	adds	r2, r7, #4
 8005228:	f107 0310 	add.w	r3, r7, #16
 800522c:	4611      	mov	r1, r2
 800522e:	4618      	mov	r0, r3
 8005230:	f000 feb4 	bl	8005f9c <xTaskCheckForTimeOut>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d123      	bne.n	8005282 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800523a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800523c:	f000 f916 	bl	800546c <prvIsQueueEmpty>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d017      	beq.n	8005276 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005248:	3324      	adds	r3, #36	@ 0x24
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	4611      	mov	r1, r2
 800524e:	4618      	mov	r0, r3
 8005250:	f000 fdd8 	bl	8005e04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005254:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005256:	f000 f8b7 	bl	80053c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800525a:	f000 fc05 	bl	8005a68 <xTaskResumeAll>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d189      	bne.n	8005178 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005264:	4b0f      	ldr	r3, [pc, #60]	@ (80052a4 <xQueueReceive+0x1c0>)
 8005266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	f3bf 8f4f 	dsb	sy
 8005270:	f3bf 8f6f 	isb	sy
 8005274:	e780      	b.n	8005178 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005276:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005278:	f000 f8a6 	bl	80053c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800527c:	f000 fbf4 	bl	8005a68 <xTaskResumeAll>
 8005280:	e77a      	b.n	8005178 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005282:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005284:	f000 f8a0 	bl	80053c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005288:	f000 fbee 	bl	8005a68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800528c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800528e:	f000 f8ed 	bl	800546c <prvIsQueueEmpty>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	f43f af6f 	beq.w	8005178 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800529a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800529c:	4618      	mov	r0, r3
 800529e:	3730      	adds	r7, #48	@ 0x30
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	e000ed04 	.word	0xe000ed04

080052a8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b086      	sub	sp, #24
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80052b4:	2300      	movs	r3, #0
 80052b6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052bc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d10d      	bne.n	80052e2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d14d      	bne.n	800536a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 ffcc 	bl	8006270 <xTaskPriorityDisinherit>
 80052d8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	609a      	str	r2, [r3, #8]
 80052e0:	e043      	b.n	800536a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d119      	bne.n	800531c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6858      	ldr	r0, [r3, #4]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f0:	461a      	mov	r2, r3
 80052f2:	68b9      	ldr	r1, [r7, #8]
 80052f4:	f002 f8bc 	bl	8007470 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005300:	441a      	add	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	685a      	ldr	r2, [r3, #4]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	429a      	cmp	r2, r3
 8005310:	d32b      	bcc.n	800536a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	605a      	str	r2, [r3, #4]
 800531a:	e026      	b.n	800536a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	68d8      	ldr	r0, [r3, #12]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005324:	461a      	mov	r2, r3
 8005326:	68b9      	ldr	r1, [r7, #8]
 8005328:	f002 f8a2 	bl	8007470 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	68da      	ldr	r2, [r3, #12]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005334:	425b      	negs	r3, r3
 8005336:	441a      	add	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	68da      	ldr	r2, [r3, #12]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	429a      	cmp	r2, r3
 8005346:	d207      	bcs.n	8005358 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	689a      	ldr	r2, [r3, #8]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005350:	425b      	negs	r3, r3
 8005352:	441a      	add	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2b02      	cmp	r3, #2
 800535c:	d105      	bne.n	800536a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d002      	beq.n	800536a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	3b01      	subs	r3, #1
 8005368:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	1c5a      	adds	r2, r3, #1
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005372:	697b      	ldr	r3, [r7, #20]
}
 8005374:	4618      	mov	r0, r3
 8005376:	3718      	adds	r7, #24
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538a:	2b00      	cmp	r3, #0
 800538c:	d018      	beq.n	80053c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005396:	441a      	add	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	68da      	ldr	r2, [r3, #12]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d303      	bcc.n	80053b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	68d9      	ldr	r1, [r3, #12]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b8:	461a      	mov	r2, r3
 80053ba:	6838      	ldr	r0, [r7, #0]
 80053bc:	f002 f858 	bl	8007470 <memcpy>
	}
}
 80053c0:	bf00      	nop
 80053c2:	3708      	adds	r7, #8
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80053d0:	f001 fcac 	bl	8006d2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80053dc:	e011      	b.n	8005402 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d012      	beq.n	800540c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	3324      	adds	r3, #36	@ 0x24
 80053ea:	4618      	mov	r0, r3
 80053ec:	f000 fd5c 	bl	8005ea8 <xTaskRemoveFromEventList>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80053f6:	f000 fe35 	bl	8006064 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80053fa:	7bfb      	ldrb	r3, [r7, #15]
 80053fc:	3b01      	subs	r3, #1
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005402:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005406:	2b00      	cmp	r3, #0
 8005408:	dce9      	bgt.n	80053de <prvUnlockQueue+0x16>
 800540a:	e000      	b.n	800540e <prvUnlockQueue+0x46>
					break;
 800540c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	22ff      	movs	r2, #255	@ 0xff
 8005412:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005416:	f001 fcbb 	bl	8006d90 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800541a:	f001 fc87 	bl	8006d2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005424:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005426:	e011      	b.n	800544c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d012      	beq.n	8005456 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	3310      	adds	r3, #16
 8005434:	4618      	mov	r0, r3
 8005436:	f000 fd37 	bl	8005ea8 <xTaskRemoveFromEventList>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d001      	beq.n	8005444 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005440:	f000 fe10 	bl	8006064 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005444:	7bbb      	ldrb	r3, [r7, #14]
 8005446:	3b01      	subs	r3, #1
 8005448:	b2db      	uxtb	r3, r3
 800544a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800544c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005450:	2b00      	cmp	r3, #0
 8005452:	dce9      	bgt.n	8005428 <prvUnlockQueue+0x60>
 8005454:	e000      	b.n	8005458 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005456:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	22ff      	movs	r2, #255	@ 0xff
 800545c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005460:	f001 fc96 	bl	8006d90 <vPortExitCritical>
}
 8005464:	bf00      	nop
 8005466:	3710      	adds	r7, #16
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005474:	f001 fc5a 	bl	8006d2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800547c:	2b00      	cmp	r3, #0
 800547e:	d102      	bne.n	8005486 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005480:	2301      	movs	r3, #1
 8005482:	60fb      	str	r3, [r7, #12]
 8005484:	e001      	b.n	800548a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005486:	2300      	movs	r3, #0
 8005488:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800548a:	f001 fc81 	bl	8006d90 <vPortExitCritical>

	return xReturn;
 800548e:	68fb      	ldr	r3, [r7, #12]
}
 8005490:	4618      	mov	r0, r3
 8005492:	3710      	adds	r7, #16
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054a0:	f001 fc44 	bl	8006d2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d102      	bne.n	80054b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80054b0:	2301      	movs	r3, #1
 80054b2:	60fb      	str	r3, [r7, #12]
 80054b4:	e001      	b.n	80054ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80054b6:	2300      	movs	r3, #0
 80054b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054ba:	f001 fc69 	bl	8006d90 <vPortExitCritical>

	return xReturn;
 80054be:	68fb      	ldr	r3, [r7, #12]
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80054d2:	2300      	movs	r3, #0
 80054d4:	60fb      	str	r3, [r7, #12]
 80054d6:	e014      	b.n	8005502 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80054d8:	4a0f      	ldr	r2, [pc, #60]	@ (8005518 <vQueueAddToRegistry+0x50>)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d10b      	bne.n	80054fc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80054e4:	490c      	ldr	r1, [pc, #48]	@ (8005518 <vQueueAddToRegistry+0x50>)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80054ee:	4a0a      	ldr	r2, [pc, #40]	@ (8005518 <vQueueAddToRegistry+0x50>)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	00db      	lsls	r3, r3, #3
 80054f4:	4413      	add	r3, r2
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80054fa:	e006      	b.n	800550a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	3301      	adds	r3, #1
 8005500:	60fb      	str	r3, [r7, #12]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2b07      	cmp	r3, #7
 8005506:	d9e7      	bls.n	80054d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005508:	bf00      	nop
 800550a:	bf00      	nop
 800550c:	3714      	adds	r7, #20
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop
 8005518:	20000944 	.word	0x20000944

0800551c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af00      	add	r7, sp, #0
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800552c:	f001 fbfe 	bl	8006d2c <vPortEnterCritical>
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005536:	b25b      	sxtb	r3, r3
 8005538:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800553c:	d103      	bne.n	8005546 <vQueueWaitForMessageRestricted+0x2a>
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800554c:	b25b      	sxtb	r3, r3
 800554e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005552:	d103      	bne.n	800555c <vQueueWaitForMessageRestricted+0x40>
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800555c:	f001 fc18 	bl	8006d90 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005564:	2b00      	cmp	r3, #0
 8005566:	d106      	bne.n	8005576 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	3324      	adds	r3, #36	@ 0x24
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	68b9      	ldr	r1, [r7, #8]
 8005570:	4618      	mov	r0, r3
 8005572:	f000 fc6d 	bl	8005e50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005576:	6978      	ldr	r0, [r7, #20]
 8005578:	f7ff ff26 	bl	80053c8 <prvUnlockQueue>
	}
 800557c:	bf00      	nop
 800557e:	3718      	adds	r7, #24
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005584:	b580      	push	{r7, lr}
 8005586:	b08e      	sub	sp, #56	@ 0x38
 8005588:	af04      	add	r7, sp, #16
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
 8005590:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10b      	bne.n	80055b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559c:	f383 8811 	msr	BASEPRI, r3
 80055a0:	f3bf 8f6f 	isb	sy
 80055a4:	f3bf 8f4f 	dsb	sy
 80055a8:	623b      	str	r3, [r7, #32]
}
 80055aa:	bf00      	nop
 80055ac:	bf00      	nop
 80055ae:	e7fd      	b.n	80055ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80055b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d10b      	bne.n	80055ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80055b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ba:	f383 8811 	msr	BASEPRI, r3
 80055be:	f3bf 8f6f 	isb	sy
 80055c2:	f3bf 8f4f 	dsb	sy
 80055c6:	61fb      	str	r3, [r7, #28]
}
 80055c8:	bf00      	nop
 80055ca:	bf00      	nop
 80055cc:	e7fd      	b.n	80055ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80055ce:	23a8      	movs	r3, #168	@ 0xa8
 80055d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	2ba8      	cmp	r3, #168	@ 0xa8
 80055d6:	d00b      	beq.n	80055f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80055d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055dc:	f383 8811 	msr	BASEPRI, r3
 80055e0:	f3bf 8f6f 	isb	sy
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	61bb      	str	r3, [r7, #24]
}
 80055ea:	bf00      	nop
 80055ec:	bf00      	nop
 80055ee:	e7fd      	b.n	80055ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80055f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80055f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d01e      	beq.n	8005636 <xTaskCreateStatic+0xb2>
 80055f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d01b      	beq.n	8005636 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005600:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005606:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560a:	2202      	movs	r2, #2
 800560c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005610:	2300      	movs	r3, #0
 8005612:	9303      	str	r3, [sp, #12]
 8005614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005616:	9302      	str	r3, [sp, #8]
 8005618:	f107 0314 	add.w	r3, r7, #20
 800561c:	9301      	str	r3, [sp, #4]
 800561e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005620:	9300      	str	r3, [sp, #0]
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	68b9      	ldr	r1, [r7, #8]
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f000 f851 	bl	80056d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800562e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005630:	f000 f8f6 	bl	8005820 <prvAddNewTaskToReadyList>
 8005634:	e001      	b.n	800563a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005636:	2300      	movs	r3, #0
 8005638:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800563a:	697b      	ldr	r3, [r7, #20]
	}
 800563c:	4618      	mov	r0, r3
 800563e:	3728      	adds	r7, #40	@ 0x28
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005644:	b580      	push	{r7, lr}
 8005646:	b08c      	sub	sp, #48	@ 0x30
 8005648:	af04      	add	r7, sp, #16
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	603b      	str	r3, [r7, #0]
 8005650:	4613      	mov	r3, r2
 8005652:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005654:	88fb      	ldrh	r3, [r7, #6]
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	4618      	mov	r0, r3
 800565a:	f001 fc8f 	bl	8006f7c <pvPortMalloc>
 800565e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d00e      	beq.n	8005684 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005666:	20a8      	movs	r0, #168	@ 0xa8
 8005668:	f001 fc88 	bl	8006f7c <pvPortMalloc>
 800566c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	631a      	str	r2, [r3, #48]	@ 0x30
 800567a:	e005      	b.n	8005688 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800567c:	6978      	ldr	r0, [r7, #20]
 800567e:	f001 fd4b 	bl	8007118 <vPortFree>
 8005682:	e001      	b.n	8005688 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005684:	2300      	movs	r3, #0
 8005686:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d017      	beq.n	80056be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005696:	88fa      	ldrh	r2, [r7, #6]
 8005698:	2300      	movs	r3, #0
 800569a:	9303      	str	r3, [sp, #12]
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	9302      	str	r3, [sp, #8]
 80056a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a2:	9301      	str	r3, [sp, #4]
 80056a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a6:	9300      	str	r3, [sp, #0]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	68b9      	ldr	r1, [r7, #8]
 80056ac:	68f8      	ldr	r0, [r7, #12]
 80056ae:	f000 f80f 	bl	80056d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056b2:	69f8      	ldr	r0, [r7, #28]
 80056b4:	f000 f8b4 	bl	8005820 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80056b8:	2301      	movs	r3, #1
 80056ba:	61bb      	str	r3, [r7, #24]
 80056bc:	e002      	b.n	80056c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80056be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80056c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80056c4:	69bb      	ldr	r3, [r7, #24]
	}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3720      	adds	r7, #32
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b088      	sub	sp, #32
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	607a      	str	r2, [r7, #4]
 80056dc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80056de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	461a      	mov	r2, r3
 80056e8:	21a5      	movs	r1, #165	@ 0xa5
 80056ea:	f001 fe35 	bl	8007358 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80056ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80056f8:	3b01      	subs	r3, #1
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4413      	add	r3, r2
 80056fe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	f023 0307 	bic.w	r3, r3, #7
 8005706:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	f003 0307 	and.w	r3, r3, #7
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00b      	beq.n	800572a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005716:	f383 8811 	msr	BASEPRI, r3
 800571a:	f3bf 8f6f 	isb	sy
 800571e:	f3bf 8f4f 	dsb	sy
 8005722:	617b      	str	r3, [r7, #20]
}
 8005724:	bf00      	nop
 8005726:	bf00      	nop
 8005728:	e7fd      	b.n	8005726 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d01f      	beq.n	8005770 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005730:	2300      	movs	r3, #0
 8005732:	61fb      	str	r3, [r7, #28]
 8005734:	e012      	b.n	800575c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	4413      	add	r3, r2
 800573c:	7819      	ldrb	r1, [r3, #0]
 800573e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	4413      	add	r3, r2
 8005744:	3334      	adds	r3, #52	@ 0x34
 8005746:	460a      	mov	r2, r1
 8005748:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	4413      	add	r3, r2
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d006      	beq.n	8005764 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	3301      	adds	r3, #1
 800575a:	61fb      	str	r3, [r7, #28]
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	2b0f      	cmp	r3, #15
 8005760:	d9e9      	bls.n	8005736 <prvInitialiseNewTask+0x66>
 8005762:	e000      	b.n	8005766 <prvInitialiseNewTask+0x96>
			{
				break;
 8005764:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005768:	2200      	movs	r2, #0
 800576a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800576e:	e003      	b.n	8005778 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800577a:	2b37      	cmp	r3, #55	@ 0x37
 800577c:	d901      	bls.n	8005782 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800577e:	2337      	movs	r3, #55	@ 0x37
 8005780:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005784:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005786:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800578c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800578e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005790:	2200      	movs	r2, #0
 8005792:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005796:	3304      	adds	r3, #4
 8005798:	4618      	mov	r0, r3
 800579a:	f7ff f965 	bl	8004a68 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800579e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a0:	3318      	adds	r3, #24
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7ff f960 	bl	8004a68 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80057a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057ac:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80057b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80057b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057bc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80057be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c0:	2200      	movs	r2, #0
 80057c2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80057c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80057ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d0:	3354      	adds	r3, #84	@ 0x54
 80057d2:	224c      	movs	r2, #76	@ 0x4c
 80057d4:	2100      	movs	r1, #0
 80057d6:	4618      	mov	r0, r3
 80057d8:	f001 fdbe 	bl	8007358 <memset>
 80057dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057de:	4a0d      	ldr	r2, [pc, #52]	@ (8005814 <prvInitialiseNewTask+0x144>)
 80057e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80057e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e4:	4a0c      	ldr	r2, [pc, #48]	@ (8005818 <prvInitialiseNewTask+0x148>)
 80057e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80057e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ea:	4a0c      	ldr	r2, [pc, #48]	@ (800581c <prvInitialiseNewTask+0x14c>)
 80057ec:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	68f9      	ldr	r1, [r7, #12]
 80057f2:	69b8      	ldr	r0, [r7, #24]
 80057f4:	f001 f95a 	bl	8006aac <pxPortInitialiseStack>
 80057f8:	4602      	mov	r2, r0
 80057fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80057fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005800:	2b00      	cmp	r3, #0
 8005802:	d002      	beq.n	800580a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005806:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005808:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800580a:	bf00      	nop
 800580c:	3720      	adds	r7, #32
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	20001b90 	.word	0x20001b90
 8005818:	20001bf8 	.word	0x20001bf8
 800581c:	20001c60 	.word	0x20001c60

08005820 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005828:	f001 fa80 	bl	8006d2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800582c:	4b2d      	ldr	r3, [pc, #180]	@ (80058e4 <prvAddNewTaskToReadyList+0xc4>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	3301      	adds	r3, #1
 8005832:	4a2c      	ldr	r2, [pc, #176]	@ (80058e4 <prvAddNewTaskToReadyList+0xc4>)
 8005834:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005836:	4b2c      	ldr	r3, [pc, #176]	@ (80058e8 <prvAddNewTaskToReadyList+0xc8>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d109      	bne.n	8005852 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800583e:	4a2a      	ldr	r2, [pc, #168]	@ (80058e8 <prvAddNewTaskToReadyList+0xc8>)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005844:	4b27      	ldr	r3, [pc, #156]	@ (80058e4 <prvAddNewTaskToReadyList+0xc4>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d110      	bne.n	800586e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800584c:	f000 fc2e 	bl	80060ac <prvInitialiseTaskLists>
 8005850:	e00d      	b.n	800586e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005852:	4b26      	ldr	r3, [pc, #152]	@ (80058ec <prvAddNewTaskToReadyList+0xcc>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d109      	bne.n	800586e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800585a:	4b23      	ldr	r3, [pc, #140]	@ (80058e8 <prvAddNewTaskToReadyList+0xc8>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005864:	429a      	cmp	r2, r3
 8005866:	d802      	bhi.n	800586e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005868:	4a1f      	ldr	r2, [pc, #124]	@ (80058e8 <prvAddNewTaskToReadyList+0xc8>)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800586e:	4b20      	ldr	r3, [pc, #128]	@ (80058f0 <prvAddNewTaskToReadyList+0xd0>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3301      	adds	r3, #1
 8005874:	4a1e      	ldr	r2, [pc, #120]	@ (80058f0 <prvAddNewTaskToReadyList+0xd0>)
 8005876:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005878:	4b1d      	ldr	r3, [pc, #116]	@ (80058f0 <prvAddNewTaskToReadyList+0xd0>)
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005884:	4b1b      	ldr	r3, [pc, #108]	@ (80058f4 <prvAddNewTaskToReadyList+0xd4>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	429a      	cmp	r2, r3
 800588a:	d903      	bls.n	8005894 <prvAddNewTaskToReadyList+0x74>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005890:	4a18      	ldr	r2, [pc, #96]	@ (80058f4 <prvAddNewTaskToReadyList+0xd4>)
 8005892:	6013      	str	r3, [r2, #0]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005898:	4613      	mov	r3, r2
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4413      	add	r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	4a15      	ldr	r2, [pc, #84]	@ (80058f8 <prvAddNewTaskToReadyList+0xd8>)
 80058a2:	441a      	add	r2, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	3304      	adds	r3, #4
 80058a8:	4619      	mov	r1, r3
 80058aa:	4610      	mov	r0, r2
 80058ac:	f7ff f8e9 	bl	8004a82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80058b0:	f001 fa6e 	bl	8006d90 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80058b4:	4b0d      	ldr	r3, [pc, #52]	@ (80058ec <prvAddNewTaskToReadyList+0xcc>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00e      	beq.n	80058da <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80058bc:	4b0a      	ldr	r3, [pc, #40]	@ (80058e8 <prvAddNewTaskToReadyList+0xc8>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d207      	bcs.n	80058da <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80058ca:	4b0c      	ldr	r3, [pc, #48]	@ (80058fc <prvAddNewTaskToReadyList+0xdc>)
 80058cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058d0:	601a      	str	r2, [r3, #0]
 80058d2:	f3bf 8f4f 	dsb	sy
 80058d6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058da:	bf00      	nop
 80058dc:	3708      	adds	r7, #8
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	20000e58 	.word	0x20000e58
 80058e8:	20000984 	.word	0x20000984
 80058ec:	20000e64 	.word	0x20000e64
 80058f0:	20000e74 	.word	0x20000e74
 80058f4:	20000e60 	.word	0x20000e60
 80058f8:	20000988 	.word	0x20000988
 80058fc:	e000ed04 	.word	0xe000ed04

08005900 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005908:	2300      	movs	r3, #0
 800590a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d018      	beq.n	8005944 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005912:	4b14      	ldr	r3, [pc, #80]	@ (8005964 <vTaskDelay+0x64>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00b      	beq.n	8005932 <vTaskDelay+0x32>
	__asm volatile
 800591a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591e:	f383 8811 	msr	BASEPRI, r3
 8005922:	f3bf 8f6f 	isb	sy
 8005926:	f3bf 8f4f 	dsb	sy
 800592a:	60bb      	str	r3, [r7, #8]
}
 800592c:	bf00      	nop
 800592e:	bf00      	nop
 8005930:	e7fd      	b.n	800592e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005932:	f000 f88b 	bl	8005a4c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005936:	2100      	movs	r1, #0
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f000 fd09 	bl	8006350 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800593e:	f000 f893 	bl	8005a68 <xTaskResumeAll>
 8005942:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d107      	bne.n	800595a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800594a:	4b07      	ldr	r3, [pc, #28]	@ (8005968 <vTaskDelay+0x68>)
 800594c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005950:	601a      	str	r2, [r3, #0]
 8005952:	f3bf 8f4f 	dsb	sy
 8005956:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800595a:	bf00      	nop
 800595c:	3710      	adds	r7, #16
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	20000e80 	.word	0x20000e80
 8005968:	e000ed04 	.word	0xe000ed04

0800596c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b08a      	sub	sp, #40	@ 0x28
 8005970:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005972:	2300      	movs	r3, #0
 8005974:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005976:	2300      	movs	r3, #0
 8005978:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800597a:	463a      	mov	r2, r7
 800597c:	1d39      	adds	r1, r7, #4
 800597e:	f107 0308 	add.w	r3, r7, #8
 8005982:	4618      	mov	r0, r3
 8005984:	f7ff f81c 	bl	80049c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005988:	6839      	ldr	r1, [r7, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	9202      	str	r2, [sp, #8]
 8005990:	9301      	str	r3, [sp, #4]
 8005992:	2300      	movs	r3, #0
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	2300      	movs	r3, #0
 8005998:	460a      	mov	r2, r1
 800599a:	4924      	ldr	r1, [pc, #144]	@ (8005a2c <vTaskStartScheduler+0xc0>)
 800599c:	4824      	ldr	r0, [pc, #144]	@ (8005a30 <vTaskStartScheduler+0xc4>)
 800599e:	f7ff fdf1 	bl	8005584 <xTaskCreateStatic>
 80059a2:	4603      	mov	r3, r0
 80059a4:	4a23      	ldr	r2, [pc, #140]	@ (8005a34 <vTaskStartScheduler+0xc8>)
 80059a6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80059a8:	4b22      	ldr	r3, [pc, #136]	@ (8005a34 <vTaskStartScheduler+0xc8>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d002      	beq.n	80059b6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80059b0:	2301      	movs	r3, #1
 80059b2:	617b      	str	r3, [r7, #20]
 80059b4:	e001      	b.n	80059ba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80059b6:	2300      	movs	r3, #0
 80059b8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d102      	bne.n	80059c6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80059c0:	f000 fd1a 	bl	80063f8 <xTimerCreateTimerTask>
 80059c4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d11b      	bne.n	8005a04 <vTaskStartScheduler+0x98>
	__asm volatile
 80059cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d0:	f383 8811 	msr	BASEPRI, r3
 80059d4:	f3bf 8f6f 	isb	sy
 80059d8:	f3bf 8f4f 	dsb	sy
 80059dc:	613b      	str	r3, [r7, #16]
}
 80059de:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80059e0:	4b15      	ldr	r3, [pc, #84]	@ (8005a38 <vTaskStartScheduler+0xcc>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	3354      	adds	r3, #84	@ 0x54
 80059e6:	4a15      	ldr	r2, [pc, #84]	@ (8005a3c <vTaskStartScheduler+0xd0>)
 80059e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80059ea:	4b15      	ldr	r3, [pc, #84]	@ (8005a40 <vTaskStartScheduler+0xd4>)
 80059ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80059f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80059f2:	4b14      	ldr	r3, [pc, #80]	@ (8005a44 <vTaskStartScheduler+0xd8>)
 80059f4:	2201      	movs	r2, #1
 80059f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80059f8:	4b13      	ldr	r3, [pc, #76]	@ (8005a48 <vTaskStartScheduler+0xdc>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80059fe:	f001 f8df 	bl	8006bc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005a02:	e00f      	b.n	8005a24 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a0a:	d10b      	bne.n	8005a24 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a10:	f383 8811 	msr	BASEPRI, r3
 8005a14:	f3bf 8f6f 	isb	sy
 8005a18:	f3bf 8f4f 	dsb	sy
 8005a1c:	60fb      	str	r3, [r7, #12]
}
 8005a1e:	bf00      	nop
 8005a20:	bf00      	nop
 8005a22:	e7fd      	b.n	8005a20 <vTaskStartScheduler+0xb4>
}
 8005a24:	bf00      	nop
 8005a26:	3718      	adds	r7, #24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	08007578 	.word	0x08007578
 8005a30:	0800607d 	.word	0x0800607d
 8005a34:	20000e7c 	.word	0x20000e7c
 8005a38:	20000984 	.word	0x20000984
 8005a3c:	2000002c 	.word	0x2000002c
 8005a40:	20000e78 	.word	0x20000e78
 8005a44:	20000e64 	.word	0x20000e64
 8005a48:	20000e5c 	.word	0x20000e5c

08005a4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005a50:	4b04      	ldr	r3, [pc, #16]	@ (8005a64 <vTaskSuspendAll+0x18>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3301      	adds	r3, #1
 8005a56:	4a03      	ldr	r2, [pc, #12]	@ (8005a64 <vTaskSuspendAll+0x18>)
 8005a58:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005a5a:	bf00      	nop
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr
 8005a64:	20000e80 	.word	0x20000e80

08005a68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005a72:	2300      	movs	r3, #0
 8005a74:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005a76:	4b42      	ldr	r3, [pc, #264]	@ (8005b80 <xTaskResumeAll+0x118>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10b      	bne.n	8005a96 <xTaskResumeAll+0x2e>
	__asm volatile
 8005a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a82:	f383 8811 	msr	BASEPRI, r3
 8005a86:	f3bf 8f6f 	isb	sy
 8005a8a:	f3bf 8f4f 	dsb	sy
 8005a8e:	603b      	str	r3, [r7, #0]
}
 8005a90:	bf00      	nop
 8005a92:	bf00      	nop
 8005a94:	e7fd      	b.n	8005a92 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005a96:	f001 f949 	bl	8006d2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005a9a:	4b39      	ldr	r3, [pc, #228]	@ (8005b80 <xTaskResumeAll+0x118>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	4a37      	ldr	r2, [pc, #220]	@ (8005b80 <xTaskResumeAll+0x118>)
 8005aa2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005aa4:	4b36      	ldr	r3, [pc, #216]	@ (8005b80 <xTaskResumeAll+0x118>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d162      	bne.n	8005b72 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005aac:	4b35      	ldr	r3, [pc, #212]	@ (8005b84 <xTaskResumeAll+0x11c>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d05e      	beq.n	8005b72 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ab4:	e02f      	b.n	8005b16 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ab6:	4b34      	ldr	r3, [pc, #208]	@ (8005b88 <xTaskResumeAll+0x120>)
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	3318      	adds	r3, #24
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7ff f83a 	bl	8004b3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	3304      	adds	r3, #4
 8005acc:	4618      	mov	r0, r3
 8005ace:	f7ff f835 	bl	8004b3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8005b8c <xTaskResumeAll+0x124>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d903      	bls.n	8005ae6 <xTaskResumeAll+0x7e>
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae2:	4a2a      	ldr	r2, [pc, #168]	@ (8005b8c <xTaskResumeAll+0x124>)
 8005ae4:	6013      	str	r3, [r2, #0]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aea:	4613      	mov	r3, r2
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	4413      	add	r3, r2
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	4a27      	ldr	r2, [pc, #156]	@ (8005b90 <xTaskResumeAll+0x128>)
 8005af4:	441a      	add	r2, r3
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	3304      	adds	r3, #4
 8005afa:	4619      	mov	r1, r3
 8005afc:	4610      	mov	r0, r2
 8005afe:	f7fe ffc0 	bl	8004a82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b06:	4b23      	ldr	r3, [pc, #140]	@ (8005b94 <xTaskResumeAll+0x12c>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d302      	bcc.n	8005b16 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005b10:	4b21      	ldr	r3, [pc, #132]	@ (8005b98 <xTaskResumeAll+0x130>)
 8005b12:	2201      	movs	r2, #1
 8005b14:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b16:	4b1c      	ldr	r3, [pc, #112]	@ (8005b88 <xTaskResumeAll+0x120>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d1cb      	bne.n	8005ab6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d001      	beq.n	8005b28 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005b24:	f000 fb66 	bl	80061f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005b28:	4b1c      	ldr	r3, [pc, #112]	@ (8005b9c <xTaskResumeAll+0x134>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d010      	beq.n	8005b56 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005b34:	f000 f846 	bl	8005bc4 <xTaskIncrementTick>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005b3e:	4b16      	ldr	r3, [pc, #88]	@ (8005b98 <xTaskResumeAll+0x130>)
 8005b40:	2201      	movs	r2, #1
 8005b42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	3b01      	subs	r3, #1
 8005b48:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1f1      	bne.n	8005b34 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005b50:	4b12      	ldr	r3, [pc, #72]	@ (8005b9c <xTaskResumeAll+0x134>)
 8005b52:	2200      	movs	r2, #0
 8005b54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005b56:	4b10      	ldr	r3, [pc, #64]	@ (8005b98 <xTaskResumeAll+0x130>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d009      	beq.n	8005b72 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005b62:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba0 <xTaskResumeAll+0x138>)
 8005b64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	f3bf 8f4f 	dsb	sy
 8005b6e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b72:	f001 f90d 	bl	8006d90 <vPortExitCritical>

	return xAlreadyYielded;
 8005b76:	68bb      	ldr	r3, [r7, #8]
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	20000e80 	.word	0x20000e80
 8005b84:	20000e58 	.word	0x20000e58
 8005b88:	20000e18 	.word	0x20000e18
 8005b8c:	20000e60 	.word	0x20000e60
 8005b90:	20000988 	.word	0x20000988
 8005b94:	20000984 	.word	0x20000984
 8005b98:	20000e6c 	.word	0x20000e6c
 8005b9c:	20000e68 	.word	0x20000e68
 8005ba0:	e000ed04 	.word	0xe000ed04

08005ba4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005baa:	4b05      	ldr	r3, [pc, #20]	@ (8005bc0 <xTaskGetTickCount+0x1c>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005bb0:	687b      	ldr	r3, [r7, #4]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	370c      	adds	r7, #12
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	20000e5c 	.word	0x20000e5c

08005bc4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bce:	4b4f      	ldr	r3, [pc, #316]	@ (8005d0c <xTaskIncrementTick+0x148>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	f040 8090 	bne.w	8005cf8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005bd8:	4b4d      	ldr	r3, [pc, #308]	@ (8005d10 <xTaskIncrementTick+0x14c>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005be0:	4a4b      	ldr	r2, [pc, #300]	@ (8005d10 <xTaskIncrementTick+0x14c>)
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d121      	bne.n	8005c30 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005bec:	4b49      	ldr	r3, [pc, #292]	@ (8005d14 <xTaskIncrementTick+0x150>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00b      	beq.n	8005c0e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	603b      	str	r3, [r7, #0]
}
 8005c08:	bf00      	nop
 8005c0a:	bf00      	nop
 8005c0c:	e7fd      	b.n	8005c0a <xTaskIncrementTick+0x46>
 8005c0e:	4b41      	ldr	r3, [pc, #260]	@ (8005d14 <xTaskIncrementTick+0x150>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	60fb      	str	r3, [r7, #12]
 8005c14:	4b40      	ldr	r3, [pc, #256]	@ (8005d18 <xTaskIncrementTick+0x154>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a3e      	ldr	r2, [pc, #248]	@ (8005d14 <xTaskIncrementTick+0x150>)
 8005c1a:	6013      	str	r3, [r2, #0]
 8005c1c:	4a3e      	ldr	r2, [pc, #248]	@ (8005d18 <xTaskIncrementTick+0x154>)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6013      	str	r3, [r2, #0]
 8005c22:	4b3e      	ldr	r3, [pc, #248]	@ (8005d1c <xTaskIncrementTick+0x158>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	3301      	adds	r3, #1
 8005c28:	4a3c      	ldr	r2, [pc, #240]	@ (8005d1c <xTaskIncrementTick+0x158>)
 8005c2a:	6013      	str	r3, [r2, #0]
 8005c2c:	f000 fae2 	bl	80061f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005c30:	4b3b      	ldr	r3, [pc, #236]	@ (8005d20 <xTaskIncrementTick+0x15c>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d349      	bcc.n	8005cce <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c3a:	4b36      	ldr	r3, [pc, #216]	@ (8005d14 <xTaskIncrementTick+0x150>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d104      	bne.n	8005c4e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c44:	4b36      	ldr	r3, [pc, #216]	@ (8005d20 <xTaskIncrementTick+0x15c>)
 8005c46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c4a:	601a      	str	r2, [r3, #0]
					break;
 8005c4c:	e03f      	b.n	8005cce <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c4e:	4b31      	ldr	r3, [pc, #196]	@ (8005d14 <xTaskIncrementTick+0x150>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005c5e:	693a      	ldr	r2, [r7, #16]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d203      	bcs.n	8005c6e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005c66:	4a2e      	ldr	r2, [pc, #184]	@ (8005d20 <xTaskIncrementTick+0x15c>)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005c6c:	e02f      	b.n	8005cce <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	3304      	adds	r3, #4
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7fe ff62 	bl	8004b3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d004      	beq.n	8005c8a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	3318      	adds	r3, #24
 8005c84:	4618      	mov	r0, r3
 8005c86:	f7fe ff59 	bl	8004b3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c8e:	4b25      	ldr	r3, [pc, #148]	@ (8005d24 <xTaskIncrementTick+0x160>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d903      	bls.n	8005c9e <xTaskIncrementTick+0xda>
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c9a:	4a22      	ldr	r2, [pc, #136]	@ (8005d24 <xTaskIncrementTick+0x160>)
 8005c9c:	6013      	str	r3, [r2, #0]
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	009b      	lsls	r3, r3, #2
 8005ca6:	4413      	add	r3, r2
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	4a1f      	ldr	r2, [pc, #124]	@ (8005d28 <xTaskIncrementTick+0x164>)
 8005cac:	441a      	add	r2, r3
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	3304      	adds	r3, #4
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	4610      	mov	r0, r2
 8005cb6:	f7fe fee4 	bl	8004a82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cbe:	4b1b      	ldr	r3, [pc, #108]	@ (8005d2c <xTaskIncrementTick+0x168>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d3b8      	bcc.n	8005c3a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ccc:	e7b5      	b.n	8005c3a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005cce:	4b17      	ldr	r3, [pc, #92]	@ (8005d2c <xTaskIncrementTick+0x168>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cd4:	4914      	ldr	r1, [pc, #80]	@ (8005d28 <xTaskIncrementTick+0x164>)
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	4413      	add	r3, r2
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	440b      	add	r3, r1
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d901      	bls.n	8005cea <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005cea:	4b11      	ldr	r3, [pc, #68]	@ (8005d30 <xTaskIncrementTick+0x16c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d007      	beq.n	8005d02 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	617b      	str	r3, [r7, #20]
 8005cf6:	e004      	b.n	8005d02 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8005d34 <xTaskIncrementTick+0x170>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	4a0d      	ldr	r2, [pc, #52]	@ (8005d34 <xTaskIncrementTick+0x170>)
 8005d00:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005d02:	697b      	ldr	r3, [r7, #20]
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3718      	adds	r7, #24
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	20000e80 	.word	0x20000e80
 8005d10:	20000e5c 	.word	0x20000e5c
 8005d14:	20000e10 	.word	0x20000e10
 8005d18:	20000e14 	.word	0x20000e14
 8005d1c:	20000e70 	.word	0x20000e70
 8005d20:	20000e78 	.word	0x20000e78
 8005d24:	20000e60 	.word	0x20000e60
 8005d28:	20000988 	.word	0x20000988
 8005d2c:	20000984 	.word	0x20000984
 8005d30:	20000e6c 	.word	0x20000e6c
 8005d34:	20000e68 	.word	0x20000e68

08005d38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005d3e:	4b2b      	ldr	r3, [pc, #172]	@ (8005dec <vTaskSwitchContext+0xb4>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d003      	beq.n	8005d4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005d46:	4b2a      	ldr	r3, [pc, #168]	@ (8005df0 <vTaskSwitchContext+0xb8>)
 8005d48:	2201      	movs	r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005d4c:	e047      	b.n	8005dde <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005d4e:	4b28      	ldr	r3, [pc, #160]	@ (8005df0 <vTaskSwitchContext+0xb8>)
 8005d50:	2200      	movs	r2, #0
 8005d52:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d54:	4b27      	ldr	r3, [pc, #156]	@ (8005df4 <vTaskSwitchContext+0xbc>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	60fb      	str	r3, [r7, #12]
 8005d5a:	e011      	b.n	8005d80 <vTaskSwitchContext+0x48>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d10b      	bne.n	8005d7a <vTaskSwitchContext+0x42>
	__asm volatile
 8005d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d66:	f383 8811 	msr	BASEPRI, r3
 8005d6a:	f3bf 8f6f 	isb	sy
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	607b      	str	r3, [r7, #4]
}
 8005d74:	bf00      	nop
 8005d76:	bf00      	nop
 8005d78:	e7fd      	b.n	8005d76 <vTaskSwitchContext+0x3e>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	60fb      	str	r3, [r7, #12]
 8005d80:	491d      	ldr	r1, [pc, #116]	@ (8005df8 <vTaskSwitchContext+0xc0>)
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	4613      	mov	r3, r2
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	4413      	add	r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	440b      	add	r3, r1
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d0e3      	beq.n	8005d5c <vTaskSwitchContext+0x24>
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	4613      	mov	r3, r2
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	4413      	add	r3, r2
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	4a16      	ldr	r2, [pc, #88]	@ (8005df8 <vTaskSwitchContext+0xc0>)
 8005da0:	4413      	add	r3, r2
 8005da2:	60bb      	str	r3, [r7, #8]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	605a      	str	r2, [r3, #4]
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	3308      	adds	r3, #8
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d104      	bne.n	8005dc4 <vTaskSwitchContext+0x8c>
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	685a      	ldr	r2, [r3, #4]
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	605a      	str	r2, [r3, #4]
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	4a0c      	ldr	r2, [pc, #48]	@ (8005dfc <vTaskSwitchContext+0xc4>)
 8005dcc:	6013      	str	r3, [r2, #0]
 8005dce:	4a09      	ldr	r2, [pc, #36]	@ (8005df4 <vTaskSwitchContext+0xbc>)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005dd4:	4b09      	ldr	r3, [pc, #36]	@ (8005dfc <vTaskSwitchContext+0xc4>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	3354      	adds	r3, #84	@ 0x54
 8005dda:	4a09      	ldr	r2, [pc, #36]	@ (8005e00 <vTaskSwitchContext+0xc8>)
 8005ddc:	6013      	str	r3, [r2, #0]
}
 8005dde:	bf00      	nop
 8005de0:	3714      	adds	r7, #20
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	20000e80 	.word	0x20000e80
 8005df0:	20000e6c 	.word	0x20000e6c
 8005df4:	20000e60 	.word	0x20000e60
 8005df8:	20000988 	.word	0x20000988
 8005dfc:	20000984 	.word	0x20000984
 8005e00:	2000002c 	.word	0x2000002c

08005e04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d10b      	bne.n	8005e2c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e18:	f383 8811 	msr	BASEPRI, r3
 8005e1c:	f3bf 8f6f 	isb	sy
 8005e20:	f3bf 8f4f 	dsb	sy
 8005e24:	60fb      	str	r3, [r7, #12]
}
 8005e26:	bf00      	nop
 8005e28:	bf00      	nop
 8005e2a:	e7fd      	b.n	8005e28 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e2c:	4b07      	ldr	r3, [pc, #28]	@ (8005e4c <vTaskPlaceOnEventList+0x48>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	3318      	adds	r3, #24
 8005e32:	4619      	mov	r1, r3
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f7fe fe48 	bl	8004aca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005e3a:	2101      	movs	r1, #1
 8005e3c:	6838      	ldr	r0, [r7, #0]
 8005e3e:	f000 fa87 	bl	8006350 <prvAddCurrentTaskToDelayedList>
}
 8005e42:	bf00      	nop
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	20000984 	.word	0x20000984

08005e50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b086      	sub	sp, #24
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10b      	bne.n	8005e7a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e66:	f383 8811 	msr	BASEPRI, r3
 8005e6a:	f3bf 8f6f 	isb	sy
 8005e6e:	f3bf 8f4f 	dsb	sy
 8005e72:	617b      	str	r3, [r7, #20]
}
 8005e74:	bf00      	nop
 8005e76:	bf00      	nop
 8005e78:	e7fd      	b.n	8005e76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005ea4 <vTaskPlaceOnEventListRestricted+0x54>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3318      	adds	r3, #24
 8005e80:	4619      	mov	r1, r3
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f7fe fdfd 	bl	8004a82 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d002      	beq.n	8005e94 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005e8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005e92:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005e94:	6879      	ldr	r1, [r7, #4]
 8005e96:	68b8      	ldr	r0, [r7, #8]
 8005e98:	f000 fa5a 	bl	8006350 <prvAddCurrentTaskToDelayedList>
	}
 8005e9c:	bf00      	nop
 8005e9e:	3718      	adds	r7, #24
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	20000984 	.word	0x20000984

08005ea8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d10b      	bne.n	8005ed6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec2:	f383 8811 	msr	BASEPRI, r3
 8005ec6:	f3bf 8f6f 	isb	sy
 8005eca:	f3bf 8f4f 	dsb	sy
 8005ece:	60fb      	str	r3, [r7, #12]
}
 8005ed0:	bf00      	nop
 8005ed2:	bf00      	nop
 8005ed4:	e7fd      	b.n	8005ed2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	3318      	adds	r3, #24
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7fe fe2e 	bl	8004b3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8005f58 <xTaskRemoveFromEventList+0xb0>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d11d      	bne.n	8005f24 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	3304      	adds	r3, #4
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7fe fe25 	bl	8004b3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ef6:	4b19      	ldr	r3, [pc, #100]	@ (8005f5c <xTaskRemoveFromEventList+0xb4>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d903      	bls.n	8005f06 <xTaskRemoveFromEventList+0x5e>
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f02:	4a16      	ldr	r2, [pc, #88]	@ (8005f5c <xTaskRemoveFromEventList+0xb4>)
 8005f04:	6013      	str	r3, [r2, #0]
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	4413      	add	r3, r2
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	4a13      	ldr	r2, [pc, #76]	@ (8005f60 <xTaskRemoveFromEventList+0xb8>)
 8005f14:	441a      	add	r2, r3
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	3304      	adds	r3, #4
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	4610      	mov	r0, r2
 8005f1e:	f7fe fdb0 	bl	8004a82 <vListInsertEnd>
 8005f22:	e005      	b.n	8005f30 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	3318      	adds	r3, #24
 8005f28:	4619      	mov	r1, r3
 8005f2a:	480e      	ldr	r0, [pc, #56]	@ (8005f64 <xTaskRemoveFromEventList+0xbc>)
 8005f2c:	f7fe fda9 	bl	8004a82 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f34:	4b0c      	ldr	r3, [pc, #48]	@ (8005f68 <xTaskRemoveFromEventList+0xc0>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d905      	bls.n	8005f4a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005f42:	4b0a      	ldr	r3, [pc, #40]	@ (8005f6c <xTaskRemoveFromEventList+0xc4>)
 8005f44:	2201      	movs	r2, #1
 8005f46:	601a      	str	r2, [r3, #0]
 8005f48:	e001      	b.n	8005f4e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005f4e:	697b      	ldr	r3, [r7, #20]
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	20000e80 	.word	0x20000e80
 8005f5c:	20000e60 	.word	0x20000e60
 8005f60:	20000988 	.word	0x20000988
 8005f64:	20000e18 	.word	0x20000e18
 8005f68:	20000984 	.word	0x20000984
 8005f6c:	20000e6c 	.word	0x20000e6c

08005f70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005f78:	4b06      	ldr	r3, [pc, #24]	@ (8005f94 <vTaskInternalSetTimeOutState+0x24>)
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005f80:	4b05      	ldr	r3, [pc, #20]	@ (8005f98 <vTaskInternalSetTimeOutState+0x28>)
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	605a      	str	r2, [r3, #4]
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr
 8005f94:	20000e70 	.word	0x20000e70
 8005f98:	20000e5c 	.word	0x20000e5c

08005f9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b088      	sub	sp, #32
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10b      	bne.n	8005fc4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	613b      	str	r3, [r7, #16]
}
 8005fbe:	bf00      	nop
 8005fc0:	bf00      	nop
 8005fc2:	e7fd      	b.n	8005fc0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10b      	bne.n	8005fe2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fce:	f383 8811 	msr	BASEPRI, r3
 8005fd2:	f3bf 8f6f 	isb	sy
 8005fd6:	f3bf 8f4f 	dsb	sy
 8005fda:	60fb      	str	r3, [r7, #12]
}
 8005fdc:	bf00      	nop
 8005fde:	bf00      	nop
 8005fe0:	e7fd      	b.n	8005fde <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005fe2:	f000 fea3 	bl	8006d2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800605c <xTaskCheckForTimeOut+0xc0>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	69ba      	ldr	r2, [r7, #24]
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ffe:	d102      	bne.n	8006006 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006000:	2300      	movs	r3, #0
 8006002:	61fb      	str	r3, [r7, #28]
 8006004:	e023      	b.n	800604e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	4b15      	ldr	r3, [pc, #84]	@ (8006060 <xTaskCheckForTimeOut+0xc4>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	429a      	cmp	r2, r3
 8006010:	d007      	beq.n	8006022 <xTaskCheckForTimeOut+0x86>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	429a      	cmp	r2, r3
 800601a:	d302      	bcc.n	8006022 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800601c:	2301      	movs	r3, #1
 800601e:	61fb      	str	r3, [r7, #28]
 8006020:	e015      	b.n	800604e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	429a      	cmp	r2, r3
 800602a:	d20b      	bcs.n	8006044 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	1ad2      	subs	r2, r2, r3
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f7ff ff99 	bl	8005f70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800603e:	2300      	movs	r3, #0
 8006040:	61fb      	str	r3, [r7, #28]
 8006042:	e004      	b.n	800604e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	2200      	movs	r2, #0
 8006048:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800604a:	2301      	movs	r3, #1
 800604c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800604e:	f000 fe9f 	bl	8006d90 <vPortExitCritical>

	return xReturn;
 8006052:	69fb      	ldr	r3, [r7, #28]
}
 8006054:	4618      	mov	r0, r3
 8006056:	3720      	adds	r7, #32
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	20000e5c 	.word	0x20000e5c
 8006060:	20000e70 	.word	0x20000e70

08006064 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006064:	b480      	push	{r7}
 8006066:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006068:	4b03      	ldr	r3, [pc, #12]	@ (8006078 <vTaskMissedYield+0x14>)
 800606a:	2201      	movs	r2, #1
 800606c:	601a      	str	r2, [r3, #0]
}
 800606e:	bf00      	nop
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr
 8006078:	20000e6c 	.word	0x20000e6c

0800607c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006084:	f000 f852 	bl	800612c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006088:	4b06      	ldr	r3, [pc, #24]	@ (80060a4 <prvIdleTask+0x28>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d9f9      	bls.n	8006084 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006090:	4b05      	ldr	r3, [pc, #20]	@ (80060a8 <prvIdleTask+0x2c>)
 8006092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	f3bf 8f4f 	dsb	sy
 800609c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80060a0:	e7f0      	b.n	8006084 <prvIdleTask+0x8>
 80060a2:	bf00      	nop
 80060a4:	20000988 	.word	0x20000988
 80060a8:	e000ed04 	.word	0xe000ed04

080060ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060b2:	2300      	movs	r3, #0
 80060b4:	607b      	str	r3, [r7, #4]
 80060b6:	e00c      	b.n	80060d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	4613      	mov	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4a12      	ldr	r2, [pc, #72]	@ (800610c <prvInitialiseTaskLists+0x60>)
 80060c4:	4413      	add	r3, r2
 80060c6:	4618      	mov	r0, r3
 80060c8:	f7fe fcae 	bl	8004a28 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	3301      	adds	r3, #1
 80060d0:	607b      	str	r3, [r7, #4]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2b37      	cmp	r3, #55	@ 0x37
 80060d6:	d9ef      	bls.n	80060b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80060d8:	480d      	ldr	r0, [pc, #52]	@ (8006110 <prvInitialiseTaskLists+0x64>)
 80060da:	f7fe fca5 	bl	8004a28 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80060de:	480d      	ldr	r0, [pc, #52]	@ (8006114 <prvInitialiseTaskLists+0x68>)
 80060e0:	f7fe fca2 	bl	8004a28 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80060e4:	480c      	ldr	r0, [pc, #48]	@ (8006118 <prvInitialiseTaskLists+0x6c>)
 80060e6:	f7fe fc9f 	bl	8004a28 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80060ea:	480c      	ldr	r0, [pc, #48]	@ (800611c <prvInitialiseTaskLists+0x70>)
 80060ec:	f7fe fc9c 	bl	8004a28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80060f0:	480b      	ldr	r0, [pc, #44]	@ (8006120 <prvInitialiseTaskLists+0x74>)
 80060f2:	f7fe fc99 	bl	8004a28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80060f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006124 <prvInitialiseTaskLists+0x78>)
 80060f8:	4a05      	ldr	r2, [pc, #20]	@ (8006110 <prvInitialiseTaskLists+0x64>)
 80060fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80060fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006128 <prvInitialiseTaskLists+0x7c>)
 80060fe:	4a05      	ldr	r2, [pc, #20]	@ (8006114 <prvInitialiseTaskLists+0x68>)
 8006100:	601a      	str	r2, [r3, #0]
}
 8006102:	bf00      	nop
 8006104:	3708      	adds	r7, #8
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	20000988 	.word	0x20000988
 8006110:	20000de8 	.word	0x20000de8
 8006114:	20000dfc 	.word	0x20000dfc
 8006118:	20000e18 	.word	0x20000e18
 800611c:	20000e2c 	.word	0x20000e2c
 8006120:	20000e44 	.word	0x20000e44
 8006124:	20000e10 	.word	0x20000e10
 8006128:	20000e14 	.word	0x20000e14

0800612c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006132:	e019      	b.n	8006168 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006134:	f000 fdfa 	bl	8006d2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006138:	4b10      	ldr	r3, [pc, #64]	@ (800617c <prvCheckTasksWaitingTermination+0x50>)
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	3304      	adds	r3, #4
 8006144:	4618      	mov	r0, r3
 8006146:	f7fe fcf9 	bl	8004b3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800614a:	4b0d      	ldr	r3, [pc, #52]	@ (8006180 <prvCheckTasksWaitingTermination+0x54>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	3b01      	subs	r3, #1
 8006150:	4a0b      	ldr	r2, [pc, #44]	@ (8006180 <prvCheckTasksWaitingTermination+0x54>)
 8006152:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006154:	4b0b      	ldr	r3, [pc, #44]	@ (8006184 <prvCheckTasksWaitingTermination+0x58>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	3b01      	subs	r3, #1
 800615a:	4a0a      	ldr	r2, [pc, #40]	@ (8006184 <prvCheckTasksWaitingTermination+0x58>)
 800615c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800615e:	f000 fe17 	bl	8006d90 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f810 	bl	8006188 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006168:	4b06      	ldr	r3, [pc, #24]	@ (8006184 <prvCheckTasksWaitingTermination+0x58>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d1e1      	bne.n	8006134 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006170:	bf00      	nop
 8006172:	bf00      	nop
 8006174:	3708      	adds	r7, #8
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	20000e2c 	.word	0x20000e2c
 8006180:	20000e58 	.word	0x20000e58
 8006184:	20000e40 	.word	0x20000e40

08006188 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	3354      	adds	r3, #84	@ 0x54
 8006194:	4618      	mov	r0, r3
 8006196:	f001 f90d 	bl	80073b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d108      	bne.n	80061b6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a8:	4618      	mov	r0, r3
 80061aa:	f000 ffb5 	bl	8007118 <vPortFree>
				vPortFree( pxTCB );
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 ffb2 	bl	8007118 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80061b4:	e019      	b.n	80061ea <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d103      	bne.n	80061c8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 ffa9 	bl	8007118 <vPortFree>
	}
 80061c6:	e010      	b.n	80061ea <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80061ce:	2b02      	cmp	r3, #2
 80061d0:	d00b      	beq.n	80061ea <prvDeleteTCB+0x62>
	__asm volatile
 80061d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d6:	f383 8811 	msr	BASEPRI, r3
 80061da:	f3bf 8f6f 	isb	sy
 80061de:	f3bf 8f4f 	dsb	sy
 80061e2:	60fb      	str	r3, [r7, #12]
}
 80061e4:	bf00      	nop
 80061e6:	bf00      	nop
 80061e8:	e7fd      	b.n	80061e6 <prvDeleteTCB+0x5e>
	}
 80061ea:	bf00      	nop
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}
	...

080061f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061fa:	4b0c      	ldr	r3, [pc, #48]	@ (800622c <prvResetNextTaskUnblockTime+0x38>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d104      	bne.n	800620e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006204:	4b0a      	ldr	r3, [pc, #40]	@ (8006230 <prvResetNextTaskUnblockTime+0x3c>)
 8006206:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800620a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800620c:	e008      	b.n	8006220 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800620e:	4b07      	ldr	r3, [pc, #28]	@ (800622c <prvResetNextTaskUnblockTime+0x38>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	4a04      	ldr	r2, [pc, #16]	@ (8006230 <prvResetNextTaskUnblockTime+0x3c>)
 800621e:	6013      	str	r3, [r2, #0]
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr
 800622c:	20000e10 	.word	0x20000e10
 8006230:	20000e78 	.word	0x20000e78

08006234 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800623a:	4b0b      	ldr	r3, [pc, #44]	@ (8006268 <xTaskGetSchedulerState+0x34>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d102      	bne.n	8006248 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006242:	2301      	movs	r3, #1
 8006244:	607b      	str	r3, [r7, #4]
 8006246:	e008      	b.n	800625a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006248:	4b08      	ldr	r3, [pc, #32]	@ (800626c <xTaskGetSchedulerState+0x38>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d102      	bne.n	8006256 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006250:	2302      	movs	r3, #2
 8006252:	607b      	str	r3, [r7, #4]
 8006254:	e001      	b.n	800625a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006256:	2300      	movs	r3, #0
 8006258:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800625a:	687b      	ldr	r3, [r7, #4]
	}
 800625c:	4618      	mov	r0, r3
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	20000e64 	.word	0x20000e64
 800626c:	20000e80 	.word	0x20000e80

08006270 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006270:	b580      	push	{r7, lr}
 8006272:	b086      	sub	sp, #24
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800627c:	2300      	movs	r3, #0
 800627e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d058      	beq.n	8006338 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006286:	4b2f      	ldr	r3, [pc, #188]	@ (8006344 <xTaskPriorityDisinherit+0xd4>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	429a      	cmp	r2, r3
 800628e:	d00b      	beq.n	80062a8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	60fb      	str	r3, [r7, #12]
}
 80062a2:	bf00      	nop
 80062a4:	bf00      	nop
 80062a6:	e7fd      	b.n	80062a4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d10b      	bne.n	80062c8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80062b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b4:	f383 8811 	msr	BASEPRI, r3
 80062b8:	f3bf 8f6f 	isb	sy
 80062bc:	f3bf 8f4f 	dsb	sy
 80062c0:	60bb      	str	r3, [r7, #8]
}
 80062c2:	bf00      	nop
 80062c4:	bf00      	nop
 80062c6:	e7fd      	b.n	80062c4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062cc:	1e5a      	subs	r2, r3, #1
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062da:	429a      	cmp	r2, r3
 80062dc:	d02c      	beq.n	8006338 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d128      	bne.n	8006338 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	3304      	adds	r3, #4
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7fe fc26 	bl	8004b3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006308:	4b0f      	ldr	r3, [pc, #60]	@ (8006348 <xTaskPriorityDisinherit+0xd8>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	429a      	cmp	r2, r3
 800630e:	d903      	bls.n	8006318 <xTaskPriorityDisinherit+0xa8>
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006314:	4a0c      	ldr	r2, [pc, #48]	@ (8006348 <xTaskPriorityDisinherit+0xd8>)
 8006316:	6013      	str	r3, [r2, #0]
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800631c:	4613      	mov	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	4413      	add	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4a09      	ldr	r2, [pc, #36]	@ (800634c <xTaskPriorityDisinherit+0xdc>)
 8006326:	441a      	add	r2, r3
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	3304      	adds	r3, #4
 800632c:	4619      	mov	r1, r3
 800632e:	4610      	mov	r0, r2
 8006330:	f7fe fba7 	bl	8004a82 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006334:	2301      	movs	r3, #1
 8006336:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006338:	697b      	ldr	r3, [r7, #20]
	}
 800633a:	4618      	mov	r0, r3
 800633c:	3718      	adds	r7, #24
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop
 8006344:	20000984 	.word	0x20000984
 8006348:	20000e60 	.word	0x20000e60
 800634c:	20000988 	.word	0x20000988

08006350 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800635a:	4b21      	ldr	r3, [pc, #132]	@ (80063e0 <prvAddCurrentTaskToDelayedList+0x90>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006360:	4b20      	ldr	r3, [pc, #128]	@ (80063e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	3304      	adds	r3, #4
 8006366:	4618      	mov	r0, r3
 8006368:	f7fe fbe8 	bl	8004b3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006372:	d10a      	bne.n	800638a <prvAddCurrentTaskToDelayedList+0x3a>
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d007      	beq.n	800638a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800637a:	4b1a      	ldr	r3, [pc, #104]	@ (80063e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	3304      	adds	r3, #4
 8006380:	4619      	mov	r1, r3
 8006382:	4819      	ldr	r0, [pc, #100]	@ (80063e8 <prvAddCurrentTaskToDelayedList+0x98>)
 8006384:	f7fe fb7d 	bl	8004a82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006388:	e026      	b.n	80063d8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4413      	add	r3, r2
 8006390:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006392:	4b14      	ldr	r3, [pc, #80]	@ (80063e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	68ba      	ldr	r2, [r7, #8]
 8006398:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d209      	bcs.n	80063b6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063a2:	4b12      	ldr	r3, [pc, #72]	@ (80063ec <prvAddCurrentTaskToDelayedList+0x9c>)
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	4b0f      	ldr	r3, [pc, #60]	@ (80063e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	3304      	adds	r3, #4
 80063ac:	4619      	mov	r1, r3
 80063ae:	4610      	mov	r0, r2
 80063b0:	f7fe fb8b 	bl	8004aca <vListInsert>
}
 80063b4:	e010      	b.n	80063d8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063b6:	4b0e      	ldr	r3, [pc, #56]	@ (80063f0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	4b0a      	ldr	r3, [pc, #40]	@ (80063e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	3304      	adds	r3, #4
 80063c0:	4619      	mov	r1, r3
 80063c2:	4610      	mov	r0, r2
 80063c4:	f7fe fb81 	bl	8004aca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80063c8:	4b0a      	ldr	r3, [pc, #40]	@ (80063f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68ba      	ldr	r2, [r7, #8]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d202      	bcs.n	80063d8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80063d2:	4a08      	ldr	r2, [pc, #32]	@ (80063f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	6013      	str	r3, [r2, #0]
}
 80063d8:	bf00      	nop
 80063da:	3710      	adds	r7, #16
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	20000e5c 	.word	0x20000e5c
 80063e4:	20000984 	.word	0x20000984
 80063e8:	20000e44 	.word	0x20000e44
 80063ec:	20000e14 	.word	0x20000e14
 80063f0:	20000e10 	.word	0x20000e10
 80063f4:	20000e78 	.word	0x20000e78

080063f8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b08a      	sub	sp, #40	@ 0x28
 80063fc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80063fe:	2300      	movs	r3, #0
 8006400:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006402:	f000 fb13 	bl	8006a2c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006406:	4b1d      	ldr	r3, [pc, #116]	@ (800647c <xTimerCreateTimerTask+0x84>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d021      	beq.n	8006452 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800640e:	2300      	movs	r3, #0
 8006410:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006412:	2300      	movs	r3, #0
 8006414:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006416:	1d3a      	adds	r2, r7, #4
 8006418:	f107 0108 	add.w	r1, r7, #8
 800641c:	f107 030c 	add.w	r3, r7, #12
 8006420:	4618      	mov	r0, r3
 8006422:	f7fe fae7 	bl	80049f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006426:	6879      	ldr	r1, [r7, #4]
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	9202      	str	r2, [sp, #8]
 800642e:	9301      	str	r3, [sp, #4]
 8006430:	2302      	movs	r3, #2
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	2300      	movs	r3, #0
 8006436:	460a      	mov	r2, r1
 8006438:	4911      	ldr	r1, [pc, #68]	@ (8006480 <xTimerCreateTimerTask+0x88>)
 800643a:	4812      	ldr	r0, [pc, #72]	@ (8006484 <xTimerCreateTimerTask+0x8c>)
 800643c:	f7ff f8a2 	bl	8005584 <xTaskCreateStatic>
 8006440:	4603      	mov	r3, r0
 8006442:	4a11      	ldr	r2, [pc, #68]	@ (8006488 <xTimerCreateTimerTask+0x90>)
 8006444:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006446:	4b10      	ldr	r3, [pc, #64]	@ (8006488 <xTimerCreateTimerTask+0x90>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d001      	beq.n	8006452 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800644e:	2301      	movs	r3, #1
 8006450:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d10b      	bne.n	8006470 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645c:	f383 8811 	msr	BASEPRI, r3
 8006460:	f3bf 8f6f 	isb	sy
 8006464:	f3bf 8f4f 	dsb	sy
 8006468:	613b      	str	r3, [r7, #16]
}
 800646a:	bf00      	nop
 800646c:	bf00      	nop
 800646e:	e7fd      	b.n	800646c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006470:	697b      	ldr	r3, [r7, #20]
}
 8006472:	4618      	mov	r0, r3
 8006474:	3718      	adds	r7, #24
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	20000eb4 	.word	0x20000eb4
 8006480:	08007580 	.word	0x08007580
 8006484:	080065c5 	.word	0x080065c5
 8006488:	20000eb8 	.word	0x20000eb8

0800648c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b08a      	sub	sp, #40	@ 0x28
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	607a      	str	r2, [r7, #4]
 8006498:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800649a:	2300      	movs	r3, #0
 800649c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d10b      	bne.n	80064bc <xTimerGenericCommand+0x30>
	__asm volatile
 80064a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a8:	f383 8811 	msr	BASEPRI, r3
 80064ac:	f3bf 8f6f 	isb	sy
 80064b0:	f3bf 8f4f 	dsb	sy
 80064b4:	623b      	str	r3, [r7, #32]
}
 80064b6:	bf00      	nop
 80064b8:	bf00      	nop
 80064ba:	e7fd      	b.n	80064b8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80064bc:	4b19      	ldr	r3, [pc, #100]	@ (8006524 <xTimerGenericCommand+0x98>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d02a      	beq.n	800651a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	2b05      	cmp	r3, #5
 80064d4:	dc18      	bgt.n	8006508 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80064d6:	f7ff fead 	bl	8006234 <xTaskGetSchedulerState>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b02      	cmp	r3, #2
 80064de:	d109      	bne.n	80064f4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80064e0:	4b10      	ldr	r3, [pc, #64]	@ (8006524 <xTimerGenericCommand+0x98>)
 80064e2:	6818      	ldr	r0, [r3, #0]
 80064e4:	f107 0110 	add.w	r1, r7, #16
 80064e8:	2300      	movs	r3, #0
 80064ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064ec:	f7fe fc5a 	bl	8004da4 <xQueueGenericSend>
 80064f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80064f2:	e012      	b.n	800651a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80064f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006524 <xTimerGenericCommand+0x98>)
 80064f6:	6818      	ldr	r0, [r3, #0]
 80064f8:	f107 0110 	add.w	r1, r7, #16
 80064fc:	2300      	movs	r3, #0
 80064fe:	2200      	movs	r2, #0
 8006500:	f7fe fc50 	bl	8004da4 <xQueueGenericSend>
 8006504:	6278      	str	r0, [r7, #36]	@ 0x24
 8006506:	e008      	b.n	800651a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006508:	4b06      	ldr	r3, [pc, #24]	@ (8006524 <xTimerGenericCommand+0x98>)
 800650a:	6818      	ldr	r0, [r3, #0]
 800650c:	f107 0110 	add.w	r1, r7, #16
 8006510:	2300      	movs	r3, #0
 8006512:	683a      	ldr	r2, [r7, #0]
 8006514:	f7fe fd48 	bl	8004fa8 <xQueueGenericSendFromISR>
 8006518:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800651a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800651c:	4618      	mov	r0, r3
 800651e:	3728      	adds	r7, #40	@ 0x28
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}
 8006524:	20000eb4 	.word	0x20000eb4

08006528 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b088      	sub	sp, #32
 800652c:	af02      	add	r7, sp, #8
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006532:	4b23      	ldr	r3, [pc, #140]	@ (80065c0 <prvProcessExpiredTimer+0x98>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	3304      	adds	r3, #4
 8006540:	4618      	mov	r0, r3
 8006542:	f7fe fafb 	bl	8004b3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800654c:	f003 0304 	and.w	r3, r3, #4
 8006550:	2b00      	cmp	r3, #0
 8006552:	d023      	beq.n	800659c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	699a      	ldr	r2, [r3, #24]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	18d1      	adds	r1, r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	683a      	ldr	r2, [r7, #0]
 8006560:	6978      	ldr	r0, [r7, #20]
 8006562:	f000 f8d5 	bl	8006710 <prvInsertTimerInActiveList>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d020      	beq.n	80065ae <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800656c:	2300      	movs	r3, #0
 800656e:	9300      	str	r3, [sp, #0]
 8006570:	2300      	movs	r3, #0
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	2100      	movs	r1, #0
 8006576:	6978      	ldr	r0, [r7, #20]
 8006578:	f7ff ff88 	bl	800648c <xTimerGenericCommand>
 800657c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d114      	bne.n	80065ae <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006588:	f383 8811 	msr	BASEPRI, r3
 800658c:	f3bf 8f6f 	isb	sy
 8006590:	f3bf 8f4f 	dsb	sy
 8006594:	60fb      	str	r3, [r7, #12]
}
 8006596:	bf00      	nop
 8006598:	bf00      	nop
 800659a:	e7fd      	b.n	8006598 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065a2:	f023 0301 	bic.w	r3, r3, #1
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	6978      	ldr	r0, [r7, #20]
 80065b4:	4798      	blx	r3
}
 80065b6:	bf00      	nop
 80065b8:	3718      	adds	r7, #24
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	20000eac 	.word	0x20000eac

080065c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80065cc:	f107 0308 	add.w	r3, r7, #8
 80065d0:	4618      	mov	r0, r3
 80065d2:	f000 f859 	bl	8006688 <prvGetNextExpireTime>
 80065d6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	4619      	mov	r1, r3
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 f805 	bl	80065ec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80065e2:	f000 f8d7 	bl	8006794 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80065e6:	bf00      	nop
 80065e8:	e7f0      	b.n	80065cc <prvTimerTask+0x8>
	...

080065ec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b084      	sub	sp, #16
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80065f6:	f7ff fa29 	bl	8005a4c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80065fa:	f107 0308 	add.w	r3, r7, #8
 80065fe:	4618      	mov	r0, r3
 8006600:	f000 f866 	bl	80066d0 <prvSampleTimeNow>
 8006604:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d130      	bne.n	800666e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10a      	bne.n	8006628 <prvProcessTimerOrBlockTask+0x3c>
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	429a      	cmp	r2, r3
 8006618:	d806      	bhi.n	8006628 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800661a:	f7ff fa25 	bl	8005a68 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800661e:	68f9      	ldr	r1, [r7, #12]
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f7ff ff81 	bl	8006528 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006626:	e024      	b.n	8006672 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d008      	beq.n	8006640 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800662e:	4b13      	ldr	r3, [pc, #76]	@ (800667c <prvProcessTimerOrBlockTask+0x90>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d101      	bne.n	800663c <prvProcessTimerOrBlockTask+0x50>
 8006638:	2301      	movs	r3, #1
 800663a:	e000      	b.n	800663e <prvProcessTimerOrBlockTask+0x52>
 800663c:	2300      	movs	r3, #0
 800663e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006640:	4b0f      	ldr	r3, [pc, #60]	@ (8006680 <prvProcessTimerOrBlockTask+0x94>)
 8006642:	6818      	ldr	r0, [r3, #0]
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	683a      	ldr	r2, [r7, #0]
 800664c:	4619      	mov	r1, r3
 800664e:	f7fe ff65 	bl	800551c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006652:	f7ff fa09 	bl	8005a68 <xTaskResumeAll>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10a      	bne.n	8006672 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800665c:	4b09      	ldr	r3, [pc, #36]	@ (8006684 <prvProcessTimerOrBlockTask+0x98>)
 800665e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006662:	601a      	str	r2, [r3, #0]
 8006664:	f3bf 8f4f 	dsb	sy
 8006668:	f3bf 8f6f 	isb	sy
}
 800666c:	e001      	b.n	8006672 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800666e:	f7ff f9fb 	bl	8005a68 <xTaskResumeAll>
}
 8006672:	bf00      	nop
 8006674:	3710      	adds	r7, #16
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	20000eb0 	.word	0x20000eb0
 8006680:	20000eb4 	.word	0x20000eb4
 8006684:	e000ed04 	.word	0xe000ed04

08006688 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006688:	b480      	push	{r7}
 800668a:	b085      	sub	sp, #20
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006690:	4b0e      	ldr	r3, [pc, #56]	@ (80066cc <prvGetNextExpireTime+0x44>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d101      	bne.n	800669e <prvGetNextExpireTime+0x16>
 800669a:	2201      	movs	r2, #1
 800669c:	e000      	b.n	80066a0 <prvGetNextExpireTime+0x18>
 800669e:	2200      	movs	r2, #0
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d105      	bne.n	80066b8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80066ac:	4b07      	ldr	r3, [pc, #28]	@ (80066cc <prvGetNextExpireTime+0x44>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	60fb      	str	r3, [r7, #12]
 80066b6:	e001      	b.n	80066bc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80066b8:	2300      	movs	r3, #0
 80066ba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80066bc:	68fb      	ldr	r3, [r7, #12]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3714      	adds	r7, #20
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	20000eac 	.word	0x20000eac

080066d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80066d8:	f7ff fa64 	bl	8005ba4 <xTaskGetTickCount>
 80066dc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80066de:	4b0b      	ldr	r3, [pc, #44]	@ (800670c <prvSampleTimeNow+0x3c>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d205      	bcs.n	80066f4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80066e8:	f000 f93a 	bl	8006960 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	601a      	str	r2, [r3, #0]
 80066f2:	e002      	b.n	80066fa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80066fa:	4a04      	ldr	r2, [pc, #16]	@ (800670c <prvSampleTimeNow+0x3c>)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006700:	68fb      	ldr	r3, [r7, #12]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	20000ebc 	.word	0x20000ebc

08006710 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	607a      	str	r2, [r7, #4]
 800671c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800671e:	2300      	movs	r3, #0
 8006720:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	68ba      	ldr	r2, [r7, #8]
 8006726:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800672e:	68ba      	ldr	r2, [r7, #8]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	429a      	cmp	r2, r3
 8006734:	d812      	bhi.n	800675c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	1ad2      	subs	r2, r2, r3
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	699b      	ldr	r3, [r3, #24]
 8006740:	429a      	cmp	r2, r3
 8006742:	d302      	bcc.n	800674a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006744:	2301      	movs	r3, #1
 8006746:	617b      	str	r3, [r7, #20]
 8006748:	e01b      	b.n	8006782 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800674a:	4b10      	ldr	r3, [pc, #64]	@ (800678c <prvInsertTimerInActiveList+0x7c>)
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	3304      	adds	r3, #4
 8006752:	4619      	mov	r1, r3
 8006754:	4610      	mov	r0, r2
 8006756:	f7fe f9b8 	bl	8004aca <vListInsert>
 800675a:	e012      	b.n	8006782 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	429a      	cmp	r2, r3
 8006762:	d206      	bcs.n	8006772 <prvInsertTimerInActiveList+0x62>
 8006764:	68ba      	ldr	r2, [r7, #8]
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	429a      	cmp	r2, r3
 800676a:	d302      	bcc.n	8006772 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800676c:	2301      	movs	r3, #1
 800676e:	617b      	str	r3, [r7, #20]
 8006770:	e007      	b.n	8006782 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006772:	4b07      	ldr	r3, [pc, #28]	@ (8006790 <prvInsertTimerInActiveList+0x80>)
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	3304      	adds	r3, #4
 800677a:	4619      	mov	r1, r3
 800677c:	4610      	mov	r0, r2
 800677e:	f7fe f9a4 	bl	8004aca <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006782:	697b      	ldr	r3, [r7, #20]
}
 8006784:	4618      	mov	r0, r3
 8006786:	3718      	adds	r7, #24
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	20000eb0 	.word	0x20000eb0
 8006790:	20000eac 	.word	0x20000eac

08006794 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b08e      	sub	sp, #56	@ 0x38
 8006798:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800679a:	e0ce      	b.n	800693a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	da19      	bge.n	80067d6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80067a2:	1d3b      	adds	r3, r7, #4
 80067a4:	3304      	adds	r3, #4
 80067a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80067a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d10b      	bne.n	80067c6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80067ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	61fb      	str	r3, [r7, #28]
}
 80067c0:	bf00      	nop
 80067c2:	bf00      	nop
 80067c4:	e7fd      	b.n	80067c2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80067c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067cc:	6850      	ldr	r0, [r2, #4]
 80067ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067d0:	6892      	ldr	r2, [r2, #8]
 80067d2:	4611      	mov	r1, r2
 80067d4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f2c0 80ae 	blt.w	800693a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80067e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e4:	695b      	ldr	r3, [r3, #20]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d004      	beq.n	80067f4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ec:	3304      	adds	r3, #4
 80067ee:	4618      	mov	r0, r3
 80067f0:	f7fe f9a4 	bl	8004b3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80067f4:	463b      	mov	r3, r7
 80067f6:	4618      	mov	r0, r3
 80067f8:	f7ff ff6a 	bl	80066d0 <prvSampleTimeNow>
 80067fc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b09      	cmp	r3, #9
 8006802:	f200 8097 	bhi.w	8006934 <prvProcessReceivedCommands+0x1a0>
 8006806:	a201      	add	r2, pc, #4	@ (adr r2, 800680c <prvProcessReceivedCommands+0x78>)
 8006808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800680c:	08006835 	.word	0x08006835
 8006810:	08006835 	.word	0x08006835
 8006814:	08006835 	.word	0x08006835
 8006818:	080068ab 	.word	0x080068ab
 800681c:	080068bf 	.word	0x080068bf
 8006820:	0800690b 	.word	0x0800690b
 8006824:	08006835 	.word	0x08006835
 8006828:	08006835 	.word	0x08006835
 800682c:	080068ab 	.word	0x080068ab
 8006830:	080068bf 	.word	0x080068bf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006836:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800683a:	f043 0301 	orr.w	r3, r3, #1
 800683e:	b2da      	uxtb	r2, r3
 8006840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006842:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	18d1      	adds	r1, r2, r3
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006852:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006854:	f7ff ff5c 	bl	8006710 <prvInsertTimerInActiveList>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d06c      	beq.n	8006938 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800685e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006860:	6a1b      	ldr	r3, [r3, #32]
 8006862:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006864:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006868:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800686c:	f003 0304 	and.w	r3, r3, #4
 8006870:	2b00      	cmp	r3, #0
 8006872:	d061      	beq.n	8006938 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	441a      	add	r2, r3
 800687c:	2300      	movs	r3, #0
 800687e:	9300      	str	r3, [sp, #0]
 8006880:	2300      	movs	r3, #0
 8006882:	2100      	movs	r1, #0
 8006884:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006886:	f7ff fe01 	bl	800648c <xTimerGenericCommand>
 800688a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800688c:	6a3b      	ldr	r3, [r7, #32]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d152      	bne.n	8006938 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006896:	f383 8811 	msr	BASEPRI, r3
 800689a:	f3bf 8f6f 	isb	sy
 800689e:	f3bf 8f4f 	dsb	sy
 80068a2:	61bb      	str	r3, [r7, #24]
}
 80068a4:	bf00      	nop
 80068a6:	bf00      	nop
 80068a8:	e7fd      	b.n	80068a6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80068aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068b0:	f023 0301 	bic.w	r3, r3, #1
 80068b4:	b2da      	uxtb	r2, r3
 80068b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80068bc:	e03d      	b.n	800693a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80068be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068c4:	f043 0301 	orr.w	r3, r3, #1
 80068c8:	b2da      	uxtb	r2, r3
 80068ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80068d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d10b      	bne.n	80068f6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80068de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e2:	f383 8811 	msr	BASEPRI, r3
 80068e6:	f3bf 8f6f 	isb	sy
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	617b      	str	r3, [r7, #20]
}
 80068f0:	bf00      	nop
 80068f2:	bf00      	nop
 80068f4:	e7fd      	b.n	80068f2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80068f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f8:	699a      	ldr	r2, [r3, #24]
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	18d1      	adds	r1, r2, r3
 80068fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006902:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006904:	f7ff ff04 	bl	8006710 <prvInsertTimerInActiveList>
					break;
 8006908:	e017      	b.n	800693a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800690a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800690c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006910:	f003 0302 	and.w	r3, r3, #2
 8006914:	2b00      	cmp	r3, #0
 8006916:	d103      	bne.n	8006920 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006918:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800691a:	f000 fbfd 	bl	8007118 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800691e:	e00c      	b.n	800693a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006922:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006926:	f023 0301 	bic.w	r3, r3, #1
 800692a:	b2da      	uxtb	r2, r3
 800692c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006932:	e002      	b.n	800693a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006934:	bf00      	nop
 8006936:	e000      	b.n	800693a <prvProcessReceivedCommands+0x1a6>
					break;
 8006938:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800693a:	4b08      	ldr	r3, [pc, #32]	@ (800695c <prvProcessReceivedCommands+0x1c8>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	1d39      	adds	r1, r7, #4
 8006940:	2200      	movs	r2, #0
 8006942:	4618      	mov	r0, r3
 8006944:	f7fe fbce 	bl	80050e4 <xQueueReceive>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	f47f af26 	bne.w	800679c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006950:	bf00      	nop
 8006952:	bf00      	nop
 8006954:	3730      	adds	r7, #48	@ 0x30
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	20000eb4 	.word	0x20000eb4

08006960 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b088      	sub	sp, #32
 8006964:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006966:	e049      	b.n	80069fc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006968:	4b2e      	ldr	r3, [pc, #184]	@ (8006a24 <prvSwitchTimerLists+0xc4>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006972:	4b2c      	ldr	r3, [pc, #176]	@ (8006a24 <prvSwitchTimerLists+0xc4>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	3304      	adds	r3, #4
 8006980:	4618      	mov	r0, r3
 8006982:	f7fe f8db 	bl	8004b3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6a1b      	ldr	r3, [r3, #32]
 800698a:	68f8      	ldr	r0, [r7, #12]
 800698c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006994:	f003 0304 	and.w	r3, r3, #4
 8006998:	2b00      	cmp	r3, #0
 800699a:	d02f      	beq.n	80069fc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	4413      	add	r3, r2
 80069a4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d90e      	bls.n	80069cc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	68ba      	ldr	r2, [r7, #8]
 80069b2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	68fa      	ldr	r2, [r7, #12]
 80069b8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80069ba:	4b1a      	ldr	r3, [pc, #104]	@ (8006a24 <prvSwitchTimerLists+0xc4>)
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	3304      	adds	r3, #4
 80069c2:	4619      	mov	r1, r3
 80069c4:	4610      	mov	r0, r2
 80069c6:	f7fe f880 	bl	8004aca <vListInsert>
 80069ca:	e017      	b.n	80069fc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80069cc:	2300      	movs	r3, #0
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	2300      	movs	r3, #0
 80069d2:	693a      	ldr	r2, [r7, #16]
 80069d4:	2100      	movs	r1, #0
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f7ff fd58 	bl	800648c <xTimerGenericCommand>
 80069dc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d10b      	bne.n	80069fc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80069e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e8:	f383 8811 	msr	BASEPRI, r3
 80069ec:	f3bf 8f6f 	isb	sy
 80069f0:	f3bf 8f4f 	dsb	sy
 80069f4:	603b      	str	r3, [r7, #0]
}
 80069f6:	bf00      	nop
 80069f8:	bf00      	nop
 80069fa:	e7fd      	b.n	80069f8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80069fc:	4b09      	ldr	r3, [pc, #36]	@ (8006a24 <prvSwitchTimerLists+0xc4>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d1b0      	bne.n	8006968 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006a06:	4b07      	ldr	r3, [pc, #28]	@ (8006a24 <prvSwitchTimerLists+0xc4>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006a0c:	4b06      	ldr	r3, [pc, #24]	@ (8006a28 <prvSwitchTimerLists+0xc8>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a04      	ldr	r2, [pc, #16]	@ (8006a24 <prvSwitchTimerLists+0xc4>)
 8006a12:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006a14:	4a04      	ldr	r2, [pc, #16]	@ (8006a28 <prvSwitchTimerLists+0xc8>)
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	6013      	str	r3, [r2, #0]
}
 8006a1a:	bf00      	nop
 8006a1c:	3718      	adds	r7, #24
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	20000eac 	.word	0x20000eac
 8006a28:	20000eb0 	.word	0x20000eb0

08006a2c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b082      	sub	sp, #8
 8006a30:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006a32:	f000 f97b 	bl	8006d2c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006a36:	4b15      	ldr	r3, [pc, #84]	@ (8006a8c <prvCheckForValidListAndQueue+0x60>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d120      	bne.n	8006a80 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006a3e:	4814      	ldr	r0, [pc, #80]	@ (8006a90 <prvCheckForValidListAndQueue+0x64>)
 8006a40:	f7fd fff2 	bl	8004a28 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006a44:	4813      	ldr	r0, [pc, #76]	@ (8006a94 <prvCheckForValidListAndQueue+0x68>)
 8006a46:	f7fd ffef 	bl	8004a28 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006a4a:	4b13      	ldr	r3, [pc, #76]	@ (8006a98 <prvCheckForValidListAndQueue+0x6c>)
 8006a4c:	4a10      	ldr	r2, [pc, #64]	@ (8006a90 <prvCheckForValidListAndQueue+0x64>)
 8006a4e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006a50:	4b12      	ldr	r3, [pc, #72]	@ (8006a9c <prvCheckForValidListAndQueue+0x70>)
 8006a52:	4a10      	ldr	r2, [pc, #64]	@ (8006a94 <prvCheckForValidListAndQueue+0x68>)
 8006a54:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006a56:	2300      	movs	r3, #0
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	4b11      	ldr	r3, [pc, #68]	@ (8006aa0 <prvCheckForValidListAndQueue+0x74>)
 8006a5c:	4a11      	ldr	r2, [pc, #68]	@ (8006aa4 <prvCheckForValidListAndQueue+0x78>)
 8006a5e:	2110      	movs	r1, #16
 8006a60:	200a      	movs	r0, #10
 8006a62:	f7fe f8ff 	bl	8004c64 <xQueueGenericCreateStatic>
 8006a66:	4603      	mov	r3, r0
 8006a68:	4a08      	ldr	r2, [pc, #32]	@ (8006a8c <prvCheckForValidListAndQueue+0x60>)
 8006a6a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006a6c:	4b07      	ldr	r3, [pc, #28]	@ (8006a8c <prvCheckForValidListAndQueue+0x60>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d005      	beq.n	8006a80 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006a74:	4b05      	ldr	r3, [pc, #20]	@ (8006a8c <prvCheckForValidListAndQueue+0x60>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	490b      	ldr	r1, [pc, #44]	@ (8006aa8 <prvCheckForValidListAndQueue+0x7c>)
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f7fe fd24 	bl	80054c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a80:	f000 f986 	bl	8006d90 <vPortExitCritical>
}
 8006a84:	bf00      	nop
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}
 8006a8a:	bf00      	nop
 8006a8c:	20000eb4 	.word	0x20000eb4
 8006a90:	20000e84 	.word	0x20000e84
 8006a94:	20000e98 	.word	0x20000e98
 8006a98:	20000eac 	.word	0x20000eac
 8006a9c:	20000eb0 	.word	0x20000eb0
 8006aa0:	20000f60 	.word	0x20000f60
 8006aa4:	20000ec0 	.word	0x20000ec0
 8006aa8:	08007588 	.word	0x08007588

08006aac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006aac:	b480      	push	{r7}
 8006aae:	b085      	sub	sp, #20
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	3b04      	subs	r3, #4
 8006abc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006ac4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	3b04      	subs	r3, #4
 8006aca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	f023 0201 	bic.w	r2, r3, #1
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	3b04      	subs	r3, #4
 8006ada:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006adc:	4a0c      	ldr	r2, [pc, #48]	@ (8006b10 <pxPortInitialiseStack+0x64>)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	3b14      	subs	r3, #20
 8006ae6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	3b04      	subs	r3, #4
 8006af2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f06f 0202 	mvn.w	r2, #2
 8006afa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	3b20      	subs	r3, #32
 8006b00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006b02:	68fb      	ldr	r3, [r7, #12]
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3714      	adds	r7, #20
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr
 8006b10:	08006b15 	.word	0x08006b15

08006b14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006b1e:	4b13      	ldr	r3, [pc, #76]	@ (8006b6c <prvTaskExitError+0x58>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b26:	d00b      	beq.n	8006b40 <prvTaskExitError+0x2c>
	__asm volatile
 8006b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b2c:	f383 8811 	msr	BASEPRI, r3
 8006b30:	f3bf 8f6f 	isb	sy
 8006b34:	f3bf 8f4f 	dsb	sy
 8006b38:	60fb      	str	r3, [r7, #12]
}
 8006b3a:	bf00      	nop
 8006b3c:	bf00      	nop
 8006b3e:	e7fd      	b.n	8006b3c <prvTaskExitError+0x28>
	__asm volatile
 8006b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b44:	f383 8811 	msr	BASEPRI, r3
 8006b48:	f3bf 8f6f 	isb	sy
 8006b4c:	f3bf 8f4f 	dsb	sy
 8006b50:	60bb      	str	r3, [r7, #8]
}
 8006b52:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006b54:	bf00      	nop
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d0fc      	beq.n	8006b56 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006b5c:	bf00      	nop
 8006b5e:	bf00      	nop
 8006b60:	3714      	adds	r7, #20
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	20000028 	.word	0x20000028

08006b70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006b70:	4b07      	ldr	r3, [pc, #28]	@ (8006b90 <pxCurrentTCBConst2>)
 8006b72:	6819      	ldr	r1, [r3, #0]
 8006b74:	6808      	ldr	r0, [r1, #0]
 8006b76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b7a:	f380 8809 	msr	PSP, r0
 8006b7e:	f3bf 8f6f 	isb	sy
 8006b82:	f04f 0000 	mov.w	r0, #0
 8006b86:	f380 8811 	msr	BASEPRI, r0
 8006b8a:	4770      	bx	lr
 8006b8c:	f3af 8000 	nop.w

08006b90 <pxCurrentTCBConst2>:
 8006b90:	20000984 	.word	0x20000984
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006b94:	bf00      	nop
 8006b96:	bf00      	nop

08006b98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006b98:	4808      	ldr	r0, [pc, #32]	@ (8006bbc <prvPortStartFirstTask+0x24>)
 8006b9a:	6800      	ldr	r0, [r0, #0]
 8006b9c:	6800      	ldr	r0, [r0, #0]
 8006b9e:	f380 8808 	msr	MSP, r0
 8006ba2:	f04f 0000 	mov.w	r0, #0
 8006ba6:	f380 8814 	msr	CONTROL, r0
 8006baa:	b662      	cpsie	i
 8006bac:	b661      	cpsie	f
 8006bae:	f3bf 8f4f 	dsb	sy
 8006bb2:	f3bf 8f6f 	isb	sy
 8006bb6:	df00      	svc	0
 8006bb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006bba:	bf00      	nop
 8006bbc:	e000ed08 	.word	0xe000ed08

08006bc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b088      	sub	sp, #32
 8006bc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006bc6:	4b50      	ldr	r3, [pc, #320]	@ (8006d08 <xPortStartScheduler+0x148>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a50      	ldr	r2, [pc, #320]	@ (8006d0c <xPortStartScheduler+0x14c>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d10b      	bne.n	8006be8 <xPortStartScheduler+0x28>
	__asm volatile
 8006bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd4:	f383 8811 	msr	BASEPRI, r3
 8006bd8:	f3bf 8f6f 	isb	sy
 8006bdc:	f3bf 8f4f 	dsb	sy
 8006be0:	617b      	str	r3, [r7, #20]
}
 8006be2:	bf00      	nop
 8006be4:	bf00      	nop
 8006be6:	e7fd      	b.n	8006be4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006be8:	4b47      	ldr	r3, [pc, #284]	@ (8006d08 <xPortStartScheduler+0x148>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a48      	ldr	r2, [pc, #288]	@ (8006d10 <xPortStartScheduler+0x150>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d10b      	bne.n	8006c0a <xPortStartScheduler+0x4a>
	__asm volatile
 8006bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf6:	f383 8811 	msr	BASEPRI, r3
 8006bfa:	f3bf 8f6f 	isb	sy
 8006bfe:	f3bf 8f4f 	dsb	sy
 8006c02:	61bb      	str	r3, [r7, #24]
}
 8006c04:	bf00      	nop
 8006c06:	bf00      	nop
 8006c08:	e7fd      	b.n	8006c06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006c0a:	4b42      	ldr	r3, [pc, #264]	@ (8006d14 <xPortStartScheduler+0x154>)
 8006c0c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	22ff      	movs	r2, #255	@ 0xff
 8006c1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006c24:	79fb      	ldrb	r3, [r7, #7]
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006c2c:	b2da      	uxtb	r2, r3
 8006c2e:	4b3a      	ldr	r3, [pc, #232]	@ (8006d18 <xPortStartScheduler+0x158>)
 8006c30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006c32:	4b3a      	ldr	r3, [pc, #232]	@ (8006d1c <xPortStartScheduler+0x15c>)
 8006c34:	2207      	movs	r2, #7
 8006c36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c38:	e009      	b.n	8006c4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006c3a:	4b38      	ldr	r3, [pc, #224]	@ (8006d1c <xPortStartScheduler+0x15c>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	3b01      	subs	r3, #1
 8006c40:	4a36      	ldr	r2, [pc, #216]	@ (8006d1c <xPortStartScheduler+0x15c>)
 8006c42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006c44:	79fb      	ldrb	r3, [r7, #7]
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	005b      	lsls	r3, r3, #1
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c4e:	79fb      	ldrb	r3, [r7, #7]
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c56:	2b80      	cmp	r3, #128	@ 0x80
 8006c58:	d0ef      	beq.n	8006c3a <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8006c5a:	4b30      	ldr	r3, [pc, #192]	@ (8006d1c <xPortStartScheduler+0x15c>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f1c3 0307 	rsb	r3, r3, #7
 8006c62:	2b04      	cmp	r3, #4
 8006c64:	d00b      	beq.n	8006c7e <xPortStartScheduler+0xbe>
	__asm volatile
 8006c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c6a:	f383 8811 	msr	BASEPRI, r3
 8006c6e:	f3bf 8f6f 	isb	sy
 8006c72:	f3bf 8f4f 	dsb	sy
 8006c76:	613b      	str	r3, [r7, #16]
}
 8006c78:	bf00      	nop
 8006c7a:	bf00      	nop
 8006c7c:	e7fd      	b.n	8006c7a <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006c7e:	4b27      	ldr	r3, [pc, #156]	@ (8006d1c <xPortStartScheduler+0x15c>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f1c3 0307 	rsb	r3, r3, #7
 8006c86:	2b04      	cmp	r3, #4
 8006c88:	d00b      	beq.n	8006ca2 <xPortStartScheduler+0xe2>
	__asm volatile
 8006c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8e:	f383 8811 	msr	BASEPRI, r3
 8006c92:	f3bf 8f6f 	isb	sy
 8006c96:	f3bf 8f4f 	dsb	sy
 8006c9a:	60fb      	str	r3, [r7, #12]
}
 8006c9c:	bf00      	nop
 8006c9e:	bf00      	nop
 8006ca0:	e7fd      	b.n	8006c9e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8006d1c <xPortStartScheduler+0x15c>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	021b      	lsls	r3, r3, #8
 8006ca8:	4a1c      	ldr	r2, [pc, #112]	@ (8006d1c <xPortStartScheduler+0x15c>)
 8006caa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006cac:	4b1b      	ldr	r3, [pc, #108]	@ (8006d1c <xPortStartScheduler+0x15c>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006cb4:	4a19      	ldr	r2, [pc, #100]	@ (8006d1c <xPortStartScheduler+0x15c>)
 8006cb6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	b2da      	uxtb	r2, r3
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006cc0:	4b17      	ldr	r3, [pc, #92]	@ (8006d20 <xPortStartScheduler+0x160>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a16      	ldr	r2, [pc, #88]	@ (8006d20 <xPortStartScheduler+0x160>)
 8006cc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006cca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006ccc:	4b14      	ldr	r3, [pc, #80]	@ (8006d20 <xPortStartScheduler+0x160>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a13      	ldr	r2, [pc, #76]	@ (8006d20 <xPortStartScheduler+0x160>)
 8006cd2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006cd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006cd8:	f000 f8e0 	bl	8006e9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006cdc:	4b11      	ldr	r3, [pc, #68]	@ (8006d24 <xPortStartScheduler+0x164>)
 8006cde:	2200      	movs	r2, #0
 8006ce0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006ce2:	f000 f8ff 	bl	8006ee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006ce6:	4b10      	ldr	r3, [pc, #64]	@ (8006d28 <xPortStartScheduler+0x168>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a0f      	ldr	r2, [pc, #60]	@ (8006d28 <xPortStartScheduler+0x168>)
 8006cec:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006cf0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006cf2:	f7ff ff51 	bl	8006b98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006cf6:	f7ff f81f 	bl	8005d38 <vTaskSwitchContext>
	prvTaskExitError();
 8006cfa:	f7ff ff0b 	bl	8006b14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3720      	adds	r7, #32
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	e000ed00 	.word	0xe000ed00
 8006d0c:	410fc271 	.word	0x410fc271
 8006d10:	410fc270 	.word	0x410fc270
 8006d14:	e000e400 	.word	0xe000e400
 8006d18:	20000fb0 	.word	0x20000fb0
 8006d1c:	20000fb4 	.word	0x20000fb4
 8006d20:	e000ed20 	.word	0xe000ed20
 8006d24:	20000028 	.word	0x20000028
 8006d28:	e000ef34 	.word	0xe000ef34

08006d2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
	__asm volatile
 8006d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d36:	f383 8811 	msr	BASEPRI, r3
 8006d3a:	f3bf 8f6f 	isb	sy
 8006d3e:	f3bf 8f4f 	dsb	sy
 8006d42:	607b      	str	r3, [r7, #4]
}
 8006d44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006d46:	4b10      	ldr	r3, [pc, #64]	@ (8006d88 <vPortEnterCritical+0x5c>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	4a0e      	ldr	r2, [pc, #56]	@ (8006d88 <vPortEnterCritical+0x5c>)
 8006d4e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006d50:	4b0d      	ldr	r3, [pc, #52]	@ (8006d88 <vPortEnterCritical+0x5c>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d110      	bne.n	8006d7a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006d58:	4b0c      	ldr	r3, [pc, #48]	@ (8006d8c <vPortEnterCritical+0x60>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00b      	beq.n	8006d7a <vPortEnterCritical+0x4e>
	__asm volatile
 8006d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d66:	f383 8811 	msr	BASEPRI, r3
 8006d6a:	f3bf 8f6f 	isb	sy
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	603b      	str	r3, [r7, #0]
}
 8006d74:	bf00      	nop
 8006d76:	bf00      	nop
 8006d78:	e7fd      	b.n	8006d76 <vPortEnterCritical+0x4a>
	}
}
 8006d7a:	bf00      	nop
 8006d7c:	370c      	adds	r7, #12
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d84:	4770      	bx	lr
 8006d86:	bf00      	nop
 8006d88:	20000028 	.word	0x20000028
 8006d8c:	e000ed04 	.word	0xe000ed04

08006d90 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006d96:	4b12      	ldr	r3, [pc, #72]	@ (8006de0 <vPortExitCritical+0x50>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d10b      	bne.n	8006db6 <vPortExitCritical+0x26>
	__asm volatile
 8006d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da2:	f383 8811 	msr	BASEPRI, r3
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	f3bf 8f4f 	dsb	sy
 8006dae:	607b      	str	r3, [r7, #4]
}
 8006db0:	bf00      	nop
 8006db2:	bf00      	nop
 8006db4:	e7fd      	b.n	8006db2 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006db6:	4b0a      	ldr	r3, [pc, #40]	@ (8006de0 <vPortExitCritical+0x50>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	4a08      	ldr	r2, [pc, #32]	@ (8006de0 <vPortExitCritical+0x50>)
 8006dbe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006dc0:	4b07      	ldr	r3, [pc, #28]	@ (8006de0 <vPortExitCritical+0x50>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d105      	bne.n	8006dd4 <vPortExitCritical+0x44>
 8006dc8:	2300      	movs	r3, #0
 8006dca:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	f383 8811 	msr	BASEPRI, r3
}
 8006dd2:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	20000028 	.word	0x20000028
	...

08006df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006df0:	f3ef 8009 	mrs	r0, PSP
 8006df4:	f3bf 8f6f 	isb	sy
 8006df8:	4b15      	ldr	r3, [pc, #84]	@ (8006e50 <pxCurrentTCBConst>)
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	f01e 0f10 	tst.w	lr, #16
 8006e00:	bf08      	it	eq
 8006e02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006e06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e0a:	6010      	str	r0, [r2, #0]
 8006e0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006e10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006e14:	f380 8811 	msr	BASEPRI, r0
 8006e18:	f3bf 8f4f 	dsb	sy
 8006e1c:	f3bf 8f6f 	isb	sy
 8006e20:	f7fe ff8a 	bl	8005d38 <vTaskSwitchContext>
 8006e24:	f04f 0000 	mov.w	r0, #0
 8006e28:	f380 8811 	msr	BASEPRI, r0
 8006e2c:	bc09      	pop	{r0, r3}
 8006e2e:	6819      	ldr	r1, [r3, #0]
 8006e30:	6808      	ldr	r0, [r1, #0]
 8006e32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e36:	f01e 0f10 	tst.w	lr, #16
 8006e3a:	bf08      	it	eq
 8006e3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006e40:	f380 8809 	msr	PSP, r0
 8006e44:	f3bf 8f6f 	isb	sy
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	f3af 8000 	nop.w

08006e50 <pxCurrentTCBConst>:
 8006e50:	20000984 	.word	0x20000984
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006e54:	bf00      	nop
 8006e56:	bf00      	nop

08006e58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b082      	sub	sp, #8
 8006e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8006e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e62:	f383 8811 	msr	BASEPRI, r3
 8006e66:	f3bf 8f6f 	isb	sy
 8006e6a:	f3bf 8f4f 	dsb	sy
 8006e6e:	607b      	str	r3, [r7, #4]
}
 8006e70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006e72:	f7fe fea7 	bl	8005bc4 <xTaskIncrementTick>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d003      	beq.n	8006e84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006e7c:	4b06      	ldr	r3, [pc, #24]	@ (8006e98 <xPortSysTickHandler+0x40>)
 8006e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e82:	601a      	str	r2, [r3, #0]
 8006e84:	2300      	movs	r3, #0
 8006e86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	f383 8811 	msr	BASEPRI, r3
}
 8006e8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006e90:	bf00      	nop
 8006e92:	3708      	adds	r7, #8
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}
 8006e98:	e000ed04 	.word	0xe000ed04

08006e9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ed0 <vPortSetupTimerInterrupt+0x34>)
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8006ed4 <vPortSetupTimerInterrupt+0x38>)
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006eac:	4b0a      	ldr	r3, [pc, #40]	@ (8006ed8 <vPortSetupTimerInterrupt+0x3c>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8006edc <vPortSetupTimerInterrupt+0x40>)
 8006eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb6:	099b      	lsrs	r3, r3, #6
 8006eb8:	4a09      	ldr	r2, [pc, #36]	@ (8006ee0 <vPortSetupTimerInterrupt+0x44>)
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006ebe:	4b04      	ldr	r3, [pc, #16]	@ (8006ed0 <vPortSetupTimerInterrupt+0x34>)
 8006ec0:	2207      	movs	r2, #7
 8006ec2:	601a      	str	r2, [r3, #0]
}
 8006ec4:	bf00      	nop
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ecc:	4770      	bx	lr
 8006ece:	bf00      	nop
 8006ed0:	e000e010 	.word	0xe000e010
 8006ed4:	e000e018 	.word	0xe000e018
 8006ed8:	2000001c 	.word	0x2000001c
 8006edc:	10624dd3 	.word	0x10624dd3
 8006ee0:	e000e014 	.word	0xe000e014

08006ee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006ee4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006ef4 <vPortEnableVFP+0x10>
 8006ee8:	6801      	ldr	r1, [r0, #0]
 8006eea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006eee:	6001      	str	r1, [r0, #0]
 8006ef0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006ef2:	bf00      	nop
 8006ef4:	e000ed88 	.word	0xe000ed88

08006ef8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006ef8:	b480      	push	{r7}
 8006efa:	b085      	sub	sp, #20
 8006efc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006efe:	f3ef 8305 	mrs	r3, IPSR
 8006f02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2b0f      	cmp	r3, #15
 8006f08:	d915      	bls.n	8006f36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006f0a:	4a18      	ldr	r2, [pc, #96]	@ (8006f6c <vPortValidateInterruptPriority+0x74>)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	4413      	add	r3, r2
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006f14:	4b16      	ldr	r3, [pc, #88]	@ (8006f70 <vPortValidateInterruptPriority+0x78>)
 8006f16:	781b      	ldrb	r3, [r3, #0]
 8006f18:	7afa      	ldrb	r2, [r7, #11]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d20b      	bcs.n	8006f36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f22:	f383 8811 	msr	BASEPRI, r3
 8006f26:	f3bf 8f6f 	isb	sy
 8006f2a:	f3bf 8f4f 	dsb	sy
 8006f2e:	607b      	str	r3, [r7, #4]
}
 8006f30:	bf00      	nop
 8006f32:	bf00      	nop
 8006f34:	e7fd      	b.n	8006f32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006f36:	4b0f      	ldr	r3, [pc, #60]	@ (8006f74 <vPortValidateInterruptPriority+0x7c>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8006f78 <vPortValidateInterruptPriority+0x80>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d90b      	bls.n	8006f5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f4a:	f383 8811 	msr	BASEPRI, r3
 8006f4e:	f3bf 8f6f 	isb	sy
 8006f52:	f3bf 8f4f 	dsb	sy
 8006f56:	603b      	str	r3, [r7, #0]
}
 8006f58:	bf00      	nop
 8006f5a:	bf00      	nop
 8006f5c:	e7fd      	b.n	8006f5a <vPortValidateInterruptPriority+0x62>
	}
 8006f5e:	bf00      	nop
 8006f60:	3714      	adds	r7, #20
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	e000e3f0 	.word	0xe000e3f0
 8006f70:	20000fb0 	.word	0x20000fb0
 8006f74:	e000ed0c 	.word	0xe000ed0c
 8006f78:	20000fb4 	.word	0x20000fb4

08006f7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b08a      	sub	sp, #40	@ 0x28
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006f84:	2300      	movs	r3, #0
 8006f86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006f88:	f7fe fd60 	bl	8005a4c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006f8c:	4b5c      	ldr	r3, [pc, #368]	@ (8007100 <pvPortMalloc+0x184>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d101      	bne.n	8006f98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006f94:	f000 f924 	bl	80071e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006f98:	4b5a      	ldr	r3, [pc, #360]	@ (8007104 <pvPortMalloc+0x188>)
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f040 8095 	bne.w	80070d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d01e      	beq.n	8006fea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006fac:	2208      	movs	r2, #8
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f003 0307 	and.w	r3, r3, #7
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d015      	beq.n	8006fea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f023 0307 	bic.w	r3, r3, #7
 8006fc4:	3308      	adds	r3, #8
 8006fc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f003 0307 	and.w	r3, r3, #7
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00b      	beq.n	8006fea <pvPortMalloc+0x6e>
	__asm volatile
 8006fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd6:	f383 8811 	msr	BASEPRI, r3
 8006fda:	f3bf 8f6f 	isb	sy
 8006fde:	f3bf 8f4f 	dsb	sy
 8006fe2:	617b      	str	r3, [r7, #20]
}
 8006fe4:	bf00      	nop
 8006fe6:	bf00      	nop
 8006fe8:	e7fd      	b.n	8006fe6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d06f      	beq.n	80070d0 <pvPortMalloc+0x154>
 8006ff0:	4b45      	ldr	r3, [pc, #276]	@ (8007108 <pvPortMalloc+0x18c>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d86a      	bhi.n	80070d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006ffa:	4b44      	ldr	r3, [pc, #272]	@ (800710c <pvPortMalloc+0x190>)
 8006ffc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006ffe:	4b43      	ldr	r3, [pc, #268]	@ (800710c <pvPortMalloc+0x190>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007004:	e004      	b.n	8007010 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007008:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800700a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	429a      	cmp	r2, r3
 8007018:	d903      	bls.n	8007022 <pvPortMalloc+0xa6>
 800701a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1f1      	bne.n	8007006 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007022:	4b37      	ldr	r3, [pc, #220]	@ (8007100 <pvPortMalloc+0x184>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007028:	429a      	cmp	r2, r3
 800702a:	d051      	beq.n	80070d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800702c:	6a3b      	ldr	r3, [r7, #32]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	2208      	movs	r2, #8
 8007032:	4413      	add	r3, r2
 8007034:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	6a3b      	ldr	r3, [r7, #32]
 800703c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800703e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007040:	685a      	ldr	r2, [r3, #4]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	1ad2      	subs	r2, r2, r3
 8007046:	2308      	movs	r3, #8
 8007048:	005b      	lsls	r3, r3, #1
 800704a:	429a      	cmp	r2, r3
 800704c:	d920      	bls.n	8007090 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800704e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4413      	add	r3, r2
 8007054:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	f003 0307 	and.w	r3, r3, #7
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00b      	beq.n	8007078 <pvPortMalloc+0xfc>
	__asm volatile
 8007060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007064:	f383 8811 	msr	BASEPRI, r3
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	613b      	str	r3, [r7, #16]
}
 8007072:	bf00      	nop
 8007074:	bf00      	nop
 8007076:	e7fd      	b.n	8007074 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	1ad2      	subs	r2, r2, r3
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800708a:	69b8      	ldr	r0, [r7, #24]
 800708c:	f000 f90a 	bl	80072a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007090:	4b1d      	ldr	r3, [pc, #116]	@ (8007108 <pvPortMalloc+0x18c>)
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	1ad3      	subs	r3, r2, r3
 800709a:	4a1b      	ldr	r2, [pc, #108]	@ (8007108 <pvPortMalloc+0x18c>)
 800709c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800709e:	4b1a      	ldr	r3, [pc, #104]	@ (8007108 <pvPortMalloc+0x18c>)
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	4b1b      	ldr	r3, [pc, #108]	@ (8007110 <pvPortMalloc+0x194>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d203      	bcs.n	80070b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80070aa:	4b17      	ldr	r3, [pc, #92]	@ (8007108 <pvPortMalloc+0x18c>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a18      	ldr	r2, [pc, #96]	@ (8007110 <pvPortMalloc+0x194>)
 80070b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80070b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	4b13      	ldr	r3, [pc, #76]	@ (8007104 <pvPortMalloc+0x188>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	431a      	orrs	r2, r3
 80070bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80070c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c2:	2200      	movs	r2, #0
 80070c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80070c6:	4b13      	ldr	r3, [pc, #76]	@ (8007114 <pvPortMalloc+0x198>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	3301      	adds	r3, #1
 80070cc:	4a11      	ldr	r2, [pc, #68]	@ (8007114 <pvPortMalloc+0x198>)
 80070ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80070d0:	f7fe fcca 	bl	8005a68 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	f003 0307 	and.w	r3, r3, #7
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00b      	beq.n	80070f6 <pvPortMalloc+0x17a>
	__asm volatile
 80070de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e2:	f383 8811 	msr	BASEPRI, r3
 80070e6:	f3bf 8f6f 	isb	sy
 80070ea:	f3bf 8f4f 	dsb	sy
 80070ee:	60fb      	str	r3, [r7, #12]
}
 80070f0:	bf00      	nop
 80070f2:	bf00      	nop
 80070f4:	e7fd      	b.n	80070f2 <pvPortMalloc+0x176>
	return pvReturn;
 80070f6:	69fb      	ldr	r3, [r7, #28]
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	3728      	adds	r7, #40	@ 0x28
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	20001b78 	.word	0x20001b78
 8007104:	20001b8c 	.word	0x20001b8c
 8007108:	20001b7c 	.word	0x20001b7c
 800710c:	20001b70 	.word	0x20001b70
 8007110:	20001b80 	.word	0x20001b80
 8007114:	20001b84 	.word	0x20001b84

08007118 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d04f      	beq.n	80071ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800712a:	2308      	movs	r3, #8
 800712c:	425b      	negs	r3, r3
 800712e:	697a      	ldr	r2, [r7, #20]
 8007130:	4413      	add	r3, r2
 8007132:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	685a      	ldr	r2, [r3, #4]
 800713c:	4b25      	ldr	r3, [pc, #148]	@ (80071d4 <vPortFree+0xbc>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4013      	ands	r3, r2
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10b      	bne.n	800715e <vPortFree+0x46>
	__asm volatile
 8007146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800714a:	f383 8811 	msr	BASEPRI, r3
 800714e:	f3bf 8f6f 	isb	sy
 8007152:	f3bf 8f4f 	dsb	sy
 8007156:	60fb      	str	r3, [r7, #12]
}
 8007158:	bf00      	nop
 800715a:	bf00      	nop
 800715c:	e7fd      	b.n	800715a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00b      	beq.n	800717e <vPortFree+0x66>
	__asm volatile
 8007166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800716a:	f383 8811 	msr	BASEPRI, r3
 800716e:	f3bf 8f6f 	isb	sy
 8007172:	f3bf 8f4f 	dsb	sy
 8007176:	60bb      	str	r3, [r7, #8]
}
 8007178:	bf00      	nop
 800717a:	bf00      	nop
 800717c:	e7fd      	b.n	800717a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	4b14      	ldr	r3, [pc, #80]	@ (80071d4 <vPortFree+0xbc>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4013      	ands	r3, r2
 8007188:	2b00      	cmp	r3, #0
 800718a:	d01e      	beq.n	80071ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d11a      	bne.n	80071ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	685a      	ldr	r2, [r3, #4]
 8007198:	4b0e      	ldr	r3, [pc, #56]	@ (80071d4 <vPortFree+0xbc>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	43db      	mvns	r3, r3
 800719e:	401a      	ands	r2, r3
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80071a4:	f7fe fc52 	bl	8005a4c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	4b0a      	ldr	r3, [pc, #40]	@ (80071d8 <vPortFree+0xc0>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4413      	add	r3, r2
 80071b2:	4a09      	ldr	r2, [pc, #36]	@ (80071d8 <vPortFree+0xc0>)
 80071b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80071b6:	6938      	ldr	r0, [r7, #16]
 80071b8:	f000 f874 	bl	80072a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80071bc:	4b07      	ldr	r3, [pc, #28]	@ (80071dc <vPortFree+0xc4>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	3301      	adds	r3, #1
 80071c2:	4a06      	ldr	r2, [pc, #24]	@ (80071dc <vPortFree+0xc4>)
 80071c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80071c6:	f7fe fc4f 	bl	8005a68 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80071ca:	bf00      	nop
 80071cc:	3718      	adds	r7, #24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	20001b8c 	.word	0x20001b8c
 80071d8:	20001b7c 	.word	0x20001b7c
 80071dc:	20001b88 	.word	0x20001b88

080071e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80071e0:	b480      	push	{r7}
 80071e2:	b085      	sub	sp, #20
 80071e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80071e6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80071ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80071ec:	4b27      	ldr	r3, [pc, #156]	@ (800728c <prvHeapInit+0xac>)
 80071ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f003 0307 	and.w	r3, r3, #7
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d00c      	beq.n	8007214 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	3307      	adds	r3, #7
 80071fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f023 0307 	bic.w	r3, r3, #7
 8007206:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007208:	68ba      	ldr	r2, [r7, #8]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	1ad3      	subs	r3, r2, r3
 800720e:	4a1f      	ldr	r2, [pc, #124]	@ (800728c <prvHeapInit+0xac>)
 8007210:	4413      	add	r3, r2
 8007212:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007218:	4a1d      	ldr	r2, [pc, #116]	@ (8007290 <prvHeapInit+0xb0>)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800721e:	4b1c      	ldr	r3, [pc, #112]	@ (8007290 <prvHeapInit+0xb0>)
 8007220:	2200      	movs	r2, #0
 8007222:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68ba      	ldr	r2, [r7, #8]
 8007228:	4413      	add	r3, r2
 800722a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800722c:	2208      	movs	r2, #8
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	1a9b      	subs	r3, r3, r2
 8007232:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f023 0307 	bic.w	r3, r3, #7
 800723a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4a15      	ldr	r2, [pc, #84]	@ (8007294 <prvHeapInit+0xb4>)
 8007240:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007242:	4b14      	ldr	r3, [pc, #80]	@ (8007294 <prvHeapInit+0xb4>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2200      	movs	r2, #0
 8007248:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800724a:	4b12      	ldr	r3, [pc, #72]	@ (8007294 <prvHeapInit+0xb4>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2200      	movs	r2, #0
 8007250:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	1ad2      	subs	r2, r2, r3
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007260:	4b0c      	ldr	r3, [pc, #48]	@ (8007294 <prvHeapInit+0xb4>)
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	4a0a      	ldr	r2, [pc, #40]	@ (8007298 <prvHeapInit+0xb8>)
 800726e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	685b      	ldr	r3, [r3, #4]
 8007274:	4a09      	ldr	r2, [pc, #36]	@ (800729c <prvHeapInit+0xbc>)
 8007276:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007278:	4b09      	ldr	r3, [pc, #36]	@ (80072a0 <prvHeapInit+0xc0>)
 800727a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800727e:	601a      	str	r2, [r3, #0]
}
 8007280:	bf00      	nop
 8007282:	3714      	adds	r7, #20
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr
 800728c:	20000fb8 	.word	0x20000fb8
 8007290:	20001b70 	.word	0x20001b70
 8007294:	20001b78 	.word	0x20001b78
 8007298:	20001b80 	.word	0x20001b80
 800729c:	20001b7c 	.word	0x20001b7c
 80072a0:	20001b8c 	.word	0x20001b8c

080072a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80072a4:	b480      	push	{r7}
 80072a6:	b085      	sub	sp, #20
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80072ac:	4b28      	ldr	r3, [pc, #160]	@ (8007350 <prvInsertBlockIntoFreeList+0xac>)
 80072ae:	60fb      	str	r3, [r7, #12]
 80072b0:	e002      	b.n	80072b8 <prvInsertBlockIntoFreeList+0x14>
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	60fb      	str	r3, [r7, #12]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d8f7      	bhi.n	80072b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	68ba      	ldr	r2, [r7, #8]
 80072cc:	4413      	add	r3, r2
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d108      	bne.n	80072e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	685a      	ldr	r2, [r3, #4]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	441a      	add	r2, r3
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	441a      	add	r2, r3
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d118      	bne.n	800732c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	4b15      	ldr	r3, [pc, #84]	@ (8007354 <prvInsertBlockIntoFreeList+0xb0>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	429a      	cmp	r2, r3
 8007304:	d00d      	beq.n	8007322 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685a      	ldr	r2, [r3, #4]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	441a      	add	r2, r3
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	601a      	str	r2, [r3, #0]
 8007320:	e008      	b.n	8007334 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007322:	4b0c      	ldr	r3, [pc, #48]	@ (8007354 <prvInsertBlockIntoFreeList+0xb0>)
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	601a      	str	r2, [r3, #0]
 800732a:	e003      	b.n	8007334 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	429a      	cmp	r2, r3
 800733a:	d002      	beq.n	8007342 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007342:	bf00      	nop
 8007344:	3714      	adds	r7, #20
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	20001b70 	.word	0x20001b70
 8007354:	20001b78 	.word	0x20001b78

08007358 <memset>:
 8007358:	4402      	add	r2, r0
 800735a:	4603      	mov	r3, r0
 800735c:	4293      	cmp	r3, r2
 800735e:	d100      	bne.n	8007362 <memset+0xa>
 8007360:	4770      	bx	lr
 8007362:	f803 1b01 	strb.w	r1, [r3], #1
 8007366:	e7f9      	b.n	800735c <memset+0x4>

08007368 <__libc_init_array>:
 8007368:	b570      	push	{r4, r5, r6, lr}
 800736a:	4d0d      	ldr	r5, [pc, #52]	@ (80073a0 <__libc_init_array+0x38>)
 800736c:	4c0d      	ldr	r4, [pc, #52]	@ (80073a4 <__libc_init_array+0x3c>)
 800736e:	1b64      	subs	r4, r4, r5
 8007370:	10a4      	asrs	r4, r4, #2
 8007372:	2600      	movs	r6, #0
 8007374:	42a6      	cmp	r6, r4
 8007376:	d109      	bne.n	800738c <__libc_init_array+0x24>
 8007378:	4d0b      	ldr	r5, [pc, #44]	@ (80073a8 <__libc_init_array+0x40>)
 800737a:	4c0c      	ldr	r4, [pc, #48]	@ (80073ac <__libc_init_array+0x44>)
 800737c:	f000 f8dc 	bl	8007538 <_init>
 8007380:	1b64      	subs	r4, r4, r5
 8007382:	10a4      	asrs	r4, r4, #2
 8007384:	2600      	movs	r6, #0
 8007386:	42a6      	cmp	r6, r4
 8007388:	d105      	bne.n	8007396 <__libc_init_array+0x2e>
 800738a:	bd70      	pop	{r4, r5, r6, pc}
 800738c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007390:	4798      	blx	r3
 8007392:	3601      	adds	r6, #1
 8007394:	e7ee      	b.n	8007374 <__libc_init_array+0xc>
 8007396:	f855 3b04 	ldr.w	r3, [r5], #4
 800739a:	4798      	blx	r3
 800739c:	3601      	adds	r6, #1
 800739e:	e7f2      	b.n	8007386 <__libc_init_array+0x1e>
 80073a0:	0800764c 	.word	0x0800764c
 80073a4:	0800764c 	.word	0x0800764c
 80073a8:	0800764c 	.word	0x0800764c
 80073ac:	08007650 	.word	0x08007650

080073b0 <__retarget_lock_acquire_recursive>:
 80073b0:	4770      	bx	lr

080073b2 <__retarget_lock_release_recursive>:
 80073b2:	4770      	bx	lr

080073b4 <_reclaim_reent>:
 80073b4:	4b2d      	ldr	r3, [pc, #180]	@ (800746c <_reclaim_reent+0xb8>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4283      	cmp	r3, r0
 80073ba:	b570      	push	{r4, r5, r6, lr}
 80073bc:	4604      	mov	r4, r0
 80073be:	d053      	beq.n	8007468 <_reclaim_reent+0xb4>
 80073c0:	69c3      	ldr	r3, [r0, #28]
 80073c2:	b31b      	cbz	r3, 800740c <_reclaim_reent+0x58>
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	b163      	cbz	r3, 80073e2 <_reclaim_reent+0x2e>
 80073c8:	2500      	movs	r5, #0
 80073ca:	69e3      	ldr	r3, [r4, #28]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	5959      	ldr	r1, [r3, r5]
 80073d0:	b9b1      	cbnz	r1, 8007400 <_reclaim_reent+0x4c>
 80073d2:	3504      	adds	r5, #4
 80073d4:	2d80      	cmp	r5, #128	@ 0x80
 80073d6:	d1f8      	bne.n	80073ca <_reclaim_reent+0x16>
 80073d8:	69e3      	ldr	r3, [r4, #28]
 80073da:	4620      	mov	r0, r4
 80073dc:	68d9      	ldr	r1, [r3, #12]
 80073de:	f000 f855 	bl	800748c <_free_r>
 80073e2:	69e3      	ldr	r3, [r4, #28]
 80073e4:	6819      	ldr	r1, [r3, #0]
 80073e6:	b111      	cbz	r1, 80073ee <_reclaim_reent+0x3a>
 80073e8:	4620      	mov	r0, r4
 80073ea:	f000 f84f 	bl	800748c <_free_r>
 80073ee:	69e3      	ldr	r3, [r4, #28]
 80073f0:	689d      	ldr	r5, [r3, #8]
 80073f2:	b15d      	cbz	r5, 800740c <_reclaim_reent+0x58>
 80073f4:	4629      	mov	r1, r5
 80073f6:	4620      	mov	r0, r4
 80073f8:	682d      	ldr	r5, [r5, #0]
 80073fa:	f000 f847 	bl	800748c <_free_r>
 80073fe:	e7f8      	b.n	80073f2 <_reclaim_reent+0x3e>
 8007400:	680e      	ldr	r6, [r1, #0]
 8007402:	4620      	mov	r0, r4
 8007404:	f000 f842 	bl	800748c <_free_r>
 8007408:	4631      	mov	r1, r6
 800740a:	e7e1      	b.n	80073d0 <_reclaim_reent+0x1c>
 800740c:	6961      	ldr	r1, [r4, #20]
 800740e:	b111      	cbz	r1, 8007416 <_reclaim_reent+0x62>
 8007410:	4620      	mov	r0, r4
 8007412:	f000 f83b 	bl	800748c <_free_r>
 8007416:	69e1      	ldr	r1, [r4, #28]
 8007418:	b111      	cbz	r1, 8007420 <_reclaim_reent+0x6c>
 800741a:	4620      	mov	r0, r4
 800741c:	f000 f836 	bl	800748c <_free_r>
 8007420:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007422:	b111      	cbz	r1, 800742a <_reclaim_reent+0x76>
 8007424:	4620      	mov	r0, r4
 8007426:	f000 f831 	bl	800748c <_free_r>
 800742a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800742c:	b111      	cbz	r1, 8007434 <_reclaim_reent+0x80>
 800742e:	4620      	mov	r0, r4
 8007430:	f000 f82c 	bl	800748c <_free_r>
 8007434:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007436:	b111      	cbz	r1, 800743e <_reclaim_reent+0x8a>
 8007438:	4620      	mov	r0, r4
 800743a:	f000 f827 	bl	800748c <_free_r>
 800743e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007440:	b111      	cbz	r1, 8007448 <_reclaim_reent+0x94>
 8007442:	4620      	mov	r0, r4
 8007444:	f000 f822 	bl	800748c <_free_r>
 8007448:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800744a:	b111      	cbz	r1, 8007452 <_reclaim_reent+0x9e>
 800744c:	4620      	mov	r0, r4
 800744e:	f000 f81d 	bl	800748c <_free_r>
 8007452:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007454:	b111      	cbz	r1, 800745c <_reclaim_reent+0xa8>
 8007456:	4620      	mov	r0, r4
 8007458:	f000 f818 	bl	800748c <_free_r>
 800745c:	6a23      	ldr	r3, [r4, #32]
 800745e:	b11b      	cbz	r3, 8007468 <_reclaim_reent+0xb4>
 8007460:	4620      	mov	r0, r4
 8007462:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007466:	4718      	bx	r3
 8007468:	bd70      	pop	{r4, r5, r6, pc}
 800746a:	bf00      	nop
 800746c:	2000002c 	.word	0x2000002c

08007470 <memcpy>:
 8007470:	440a      	add	r2, r1
 8007472:	4291      	cmp	r1, r2
 8007474:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007478:	d100      	bne.n	800747c <memcpy+0xc>
 800747a:	4770      	bx	lr
 800747c:	b510      	push	{r4, lr}
 800747e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007482:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007486:	4291      	cmp	r1, r2
 8007488:	d1f9      	bne.n	800747e <memcpy+0xe>
 800748a:	bd10      	pop	{r4, pc}

0800748c <_free_r>:
 800748c:	b538      	push	{r3, r4, r5, lr}
 800748e:	4605      	mov	r5, r0
 8007490:	2900      	cmp	r1, #0
 8007492:	d041      	beq.n	8007518 <_free_r+0x8c>
 8007494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007498:	1f0c      	subs	r4, r1, #4
 800749a:	2b00      	cmp	r3, #0
 800749c:	bfb8      	it	lt
 800749e:	18e4      	addlt	r4, r4, r3
 80074a0:	f000 f83e 	bl	8007520 <__malloc_lock>
 80074a4:	4a1d      	ldr	r2, [pc, #116]	@ (800751c <_free_r+0x90>)
 80074a6:	6813      	ldr	r3, [r2, #0]
 80074a8:	b933      	cbnz	r3, 80074b8 <_free_r+0x2c>
 80074aa:	6063      	str	r3, [r4, #4]
 80074ac:	6014      	str	r4, [r2, #0]
 80074ae:	4628      	mov	r0, r5
 80074b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074b4:	f000 b83a 	b.w	800752c <__malloc_unlock>
 80074b8:	42a3      	cmp	r3, r4
 80074ba:	d908      	bls.n	80074ce <_free_r+0x42>
 80074bc:	6820      	ldr	r0, [r4, #0]
 80074be:	1821      	adds	r1, r4, r0
 80074c0:	428b      	cmp	r3, r1
 80074c2:	bf01      	itttt	eq
 80074c4:	6819      	ldreq	r1, [r3, #0]
 80074c6:	685b      	ldreq	r3, [r3, #4]
 80074c8:	1809      	addeq	r1, r1, r0
 80074ca:	6021      	streq	r1, [r4, #0]
 80074cc:	e7ed      	b.n	80074aa <_free_r+0x1e>
 80074ce:	461a      	mov	r2, r3
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	b10b      	cbz	r3, 80074d8 <_free_r+0x4c>
 80074d4:	42a3      	cmp	r3, r4
 80074d6:	d9fa      	bls.n	80074ce <_free_r+0x42>
 80074d8:	6811      	ldr	r1, [r2, #0]
 80074da:	1850      	adds	r0, r2, r1
 80074dc:	42a0      	cmp	r0, r4
 80074de:	d10b      	bne.n	80074f8 <_free_r+0x6c>
 80074e0:	6820      	ldr	r0, [r4, #0]
 80074e2:	4401      	add	r1, r0
 80074e4:	1850      	adds	r0, r2, r1
 80074e6:	4283      	cmp	r3, r0
 80074e8:	6011      	str	r1, [r2, #0]
 80074ea:	d1e0      	bne.n	80074ae <_free_r+0x22>
 80074ec:	6818      	ldr	r0, [r3, #0]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	6053      	str	r3, [r2, #4]
 80074f2:	4408      	add	r0, r1
 80074f4:	6010      	str	r0, [r2, #0]
 80074f6:	e7da      	b.n	80074ae <_free_r+0x22>
 80074f8:	d902      	bls.n	8007500 <_free_r+0x74>
 80074fa:	230c      	movs	r3, #12
 80074fc:	602b      	str	r3, [r5, #0]
 80074fe:	e7d6      	b.n	80074ae <_free_r+0x22>
 8007500:	6820      	ldr	r0, [r4, #0]
 8007502:	1821      	adds	r1, r4, r0
 8007504:	428b      	cmp	r3, r1
 8007506:	bf04      	itt	eq
 8007508:	6819      	ldreq	r1, [r3, #0]
 800750a:	685b      	ldreq	r3, [r3, #4]
 800750c:	6063      	str	r3, [r4, #4]
 800750e:	bf04      	itt	eq
 8007510:	1809      	addeq	r1, r1, r0
 8007512:	6021      	streq	r1, [r4, #0]
 8007514:	6054      	str	r4, [r2, #4]
 8007516:	e7ca      	b.n	80074ae <_free_r+0x22>
 8007518:	bd38      	pop	{r3, r4, r5, pc}
 800751a:	bf00      	nop
 800751c:	20001ccc 	.word	0x20001ccc

08007520 <__malloc_lock>:
 8007520:	4801      	ldr	r0, [pc, #4]	@ (8007528 <__malloc_lock+0x8>)
 8007522:	f7ff bf45 	b.w	80073b0 <__retarget_lock_acquire_recursive>
 8007526:	bf00      	nop
 8007528:	20001cc8 	.word	0x20001cc8

0800752c <__malloc_unlock>:
 800752c:	4801      	ldr	r0, [pc, #4]	@ (8007534 <__malloc_unlock+0x8>)
 800752e:	f7ff bf40 	b.w	80073b2 <__retarget_lock_release_recursive>
 8007532:	bf00      	nop
 8007534:	20001cc8 	.word	0x20001cc8

08007538 <_init>:
 8007538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753a:	bf00      	nop
 800753c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800753e:	bc08      	pop	{r3}
 8007540:	469e      	mov	lr, r3
 8007542:	4770      	bx	lr

08007544 <_fini>:
 8007544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007546:	bf00      	nop
 8007548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800754a:	bc08      	pop	{r3}
 800754c:	469e      	mov	lr, r3
 800754e:	4770      	bx	lr
