{"Source Block": ["hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@78:88@HdlIdDef", "\nreg [31:0] up_cfg_ilas_data[0:NUM_LANES-1][0:3];\nreg up_ctrl_manual_sync_request = 1'b0;\n\nwire [1:0] up_status_state;\nwire [NUM_LINKS-1:0] up_status_sync;\n\nsync_bits #(\n  .NUM_OF_BITS (NUM_LINKS))\ni_cdc_sync (\n  .in_bits(core_status_sync),\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@75:85", "  input [1:0] core_status_state,\n  input [NUM_LINKS-1:0] core_status_sync\n);\n\nreg [31:0] up_cfg_ilas_data[0:NUM_LANES-1][0:3];\nreg up_ctrl_manual_sync_request = 1'b0;\n\nwire [1:0] up_status_state;\nwire [NUM_LINKS-1:0] up_status_sync;\n\nsync_bits #(\n"], ["hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@74:84", "\n  input [1:0] core_status_state,\n  input [NUM_LINKS-1:0] core_status_sync\n);\n\nreg [31:0] up_cfg_ilas_data[0:NUM_LANES-1][0:3];\nreg up_ctrl_manual_sync_request = 1'b0;\n\nwire [1:0] up_status_state;\nwire [NUM_LINKS-1:0] up_status_sync;\n\n"], ["hdl/library/jesd204/axi_jesd204_tx/jesd204_up_tx.v@77:87", ");\n\nreg [31:0] up_cfg_ilas_data[0:NUM_LANES-1][0:3];\nreg up_ctrl_manual_sync_request = 1'b0;\n\nwire [1:0] up_status_state;\nwire [NUM_LINKS-1:0] up_status_sync;\n\nsync_bits #(\n  .NUM_OF_BITS (NUM_LINKS))\ni_cdc_sync (\n"]], "Diff Content": {"Delete": [[83, "wire [NUM_LINKS-1:0] up_status_sync;\n"]], "Add": [[83, "  wire [1:0] up_status_state;\n"], [83, "  wire [NUM_LINKS-1:0] up_status_sync;\n"]]}}