INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zach/Documents/0_School/ECE316/lab-3/attempt_1/attempt_1.srcs/sources_1/new/myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zach/Documents/0_School/ECE316/lab-3/attempt_1/attempt_1.srcs/sim_1/new/tb_myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_myAND
