============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 09 2022  03:50:33 pm
  Module:                 DNSLookup
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin               Type      Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock clk)                launch                                  0 R 
state_reg[1]/CLK                                     0             0 R 
state_reg[1]/Q             DFFSNQ_X1       7  6.1   10   +18      18 F 
g2479/A2                                                  +0      18   
g2479/ZN                   NOR2_X1         5  5.0   15   +11      30 R 
g2478/I                                                   +0      30   
g2478/ZN                   INV_X1          1  0.8    4    +4      33 F 
g2465/A1                                                  +0      33   
g2465/ZN                   NOR2_X1         3  3.0   10    +7      40 R 
g2455/A1                                                  +0      40   
g2455/ZN                   NAND3_X1        2  1.6    8    +6      46 F 
g2435/A1                                                  +0      46   
g2435/ZN                   NOR2_X1         9  9.1   26   +16      63 R 
g1940/A1                                                  +0      63   
g1940/ZN                   AOI22_X1        1  0.8    9    +6      69 F 
g1939/I                                                   +0      69   
g1939/ZN                   INV_X1          1  0.6    3    +3      72 R 
cached_ip_map_reg[3]/D     DFFSNQ_X1                      +0      72   
cached_ip_map_reg[3]/CLK   setup                     0    +8      81 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                               100 R 
-----------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :      19ps 
Start-point  : state_reg[1]/CLK
End-point    : cached_ip_map_reg[3]/D
