INFO: [HLS 200-10] Running 'D:/vivado20192/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'brand' on host 'desktop-eusk5bi' (Windows NT_amd64 version 6.2) on Tue Nov 17 17:07:06 +0800 2020
INFO: [HLS 200-10] In directory 'D:/vivado20192/Vivado/2019.2/examples/design/memory_porting_and_ii'
Sourcing Tcl script 'D:/vivado20192/Vivado/2019.2/examples/design/memory_porting_and_ii/proj_memory_porting_and_ii/solution2/export.tcl'
INFO: [HLS 200-10] Opening project 'D:/vivado20192/Vivado/2019.2/examples/design/memory_porting_and_ii/proj_memory_porting_and_ii'.
INFO: [HLS 200-10] Opening solution 'D:/vivado20192/Vivado/2019.2/examples/design/memory_porting_and_ii/proj_memory_porting_and_ii/solution2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 16.667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.083ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado20192/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 17:07:16 2020...
