library verilog;
use verilog.vl_types.all;
entity slib_clock_div_RATIO8 is
    port(
        CLK             : in     vl_logic;
        RST             : in     vl_logic;
        CE              : in     vl_logic;
        Q               : out    vl_logic
    );
end slib_clock_div_RATIO8;
