Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Mon Apr 18 04:55:36 2016
| Host         : bdbm10 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_utilization -hierarchical -file /mnt/nfs/var/nfs/caoyuan/6375_final_project/dwt/scemi_dwt2d/fpga_vc707/xilinx/mkBridge/mkBridge.runs/impl_1/mkBridge_utilization_placed_hierarchical.rpt
| Design       : mkBridge
| Device       : xc7vx485t
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                           Instance                          |                 Module                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| mkBridge                                                    |                                  (top) |     224168 |     223766 |     402 |    0 | 70556 |    794 |     66 |            0 |
|   (mkBridge)                                                |                                  (top) |      80005 |      80005 |       0 |    0 |  3815 |      0 |      0 |            0 |
|   scemi_1_outFifo                                           |                                  FIFO2 |        372 |        372 |       0 |    0 |   150 |      0 |      0 |            0 |
|   scemi_bridge                                              |                    mkPCIEtoBNoCSceMi_4 |      13028 |      13024 |       4 |    0 |  4160 |      6 |      0 |            0 |
|     (scemi_bridge)                                          |                    mkPCIEtoBNoCSceMi_4 |       6143 |       6143 |       0 |    0 |  2055 |      0 |      0 |            0 |
|     pbb_arbiter                                             |                           mkTLPArbiter |        869 |        869 |       0 |    0 |   851 |      0 |      0 |            0 |
|       (pbb_arbiter)                                         |                           mkTLPArbiter |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|       tlp_out_cfg_fifo                                      |              FIFO2__parameterized0_288 |        340 |        340 |       0 |    0 |   281 |      0 |      0 |            0 |
|       tlp_out_dma_fifo                                      |              FIFO2__parameterized0_289 |        368 |        368 |       0 |    0 |   277 |      0 |      0 |            0 |
|       tlp_out_fifo                                          |              FIFO2__parameterized0_290 |        161 |        161 |       0 |    0 |   289 |      0 |      0 |            0 |
|     pbb_csr_clock_control                                   |              FIFO2__parameterized1_281 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |            0 |
|     pbb_csr_clock_status                                    |              FIFO2__parameterized1_282 |         51 |         51 |       0 |    0 |    34 |      0 |      0 |            0 |
|     pbb_csr_intr_info                                       |                  FIFO2__parameterized2 |        141 |        141 |       0 |    0 |   190 |      0 |      0 |            0 |
|     pbb_csr_rd_addr_queue                                   |                  FIFO2__parameterized3 |        710 |        710 |       0 |    0 |    28 |      0 |      0 |            0 |
|     pbb_dispatcher                                          |                        mkTLPDispatcher |       3216 |       3216 |       0 |    0 |   818 |      0 |      0 |            0 |
|       (pbb_dispatcher)                                      |                        mkTLPDispatcher |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       tlp_in_cfg_fifo                                       |                  FIFO2__parameterized0 |       1507 |       1507 |       0 |    0 |   276 |      0 |      0 |            0 |
|       tlp_in_dma_fifo                                       |              FIFO2__parameterized0_286 |       1401 |       1401 |       0 |    0 |   264 |      0 |      0 |            0 |
|       tlp_in_fifo                                           |              FIFO2__parameterized0_287 |        308 |        308 |       0 |    0 |   276 |      0 |      0 |            0 |
|     pbb_dma_dont_wait_out                                   |              FIFO2__parameterized4_283 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|     pbb_dma_intr_info                                       |              FIFO2__parameterized2_284 |        182 |        182 |       0 |    0 |    96 |      0 |      0 |            0 |
|     pbb_dma_last_tag_queue                                  |                              SizedFIFO |        101 |         97 |       4 |    0 |    18 |      0 |      0 |            0 |
|     pbb_dma_msg_len_out                                     |                  FIFO2__parameterized5 |       1315 |       1315 |       0 |    0 |    20 |      0 |      0 |            0 |
|     pbb_dma_rd_buffer_queue_memory                          |                                  BRAM2 |        136 |        136 |       0 |    0 |     0 |      3 |      0 |            0 |
|     pbb_dma_wr_buffer_queue_memory                          |                              BRAM2_285 |        157 |        157 |       0 |    0 |     0 |      3 |      0 |            0 |
|   scemi_clk_port_scemi_clkgen                               |                              MakeClock |          9 |          9 |       0 |    0 |     1 |      0 |      0 |            0 |
|   scemi_clk_port_scemi_rstgen_inv_rstgen                    |                             MakeResetA |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     rstSync                                                 |                         SyncResetA_280 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_clk_port_scemi_rstgen_rstgen                        |                             MakeReset0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_buffer_empty_sp                 |                          SyncHandshake |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_buffer_full_sp                  |                        SyncHandshake_0 |         14 |         14 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_ending_reset                    |                              SyncPulse |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_next_sp                         |                        SyncHandshake_1 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_starting_reset                  |                            SyncPulse_2 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_wait_sp                         |                        SyncHandshake_3 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_req_res_fifo                               |                               SyncFIFO |        440 |        268 |     172 |    0 |   279 |      0 |      0 |            0 |
|   scemi_datalink_resp_outport_ending_reset                  |                            SyncPulse_4 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_datalink_resp_outport_finished                      |                        SyncHandshake_5 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_resp_outport_next                          |                        SyncHandshake_6 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_resp_outport_starting_reset                |                            SyncPulse_7 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_datalink_resp_res_fifo                              |                             SyncFIFO_8 |        181 |          9 |     172 |    0 |   278 |      0 |      0 |            0 |
|   scemi_dut_dut_dutIfc_didreset                             |                  FIFO2__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|   scemi_dut_dut_dutIfc_m_dut                                |                           mkDutWrapper |     125770 |     125770 |       0 |    0 | 57565 |    780 |     66 |            0 |
|     dwt2d                                                   |                        mkDWT2DMLStatic |      62359 |      62359 |       0 |    0 | 30421 |    390 |     33 |            0 |
|       (dwt2d)                                               |                        mkDWT2DMLStatic |         73 |         73 |       0 |    0 |   917 |      0 |      0 |            0 |
|       dwt2ds_0                                              |                           mkDWT2D_1024 |      18235 |      18235 |       0 |    0 |  9865 |    102 |     10 |            0 |
|         (dwt2ds_0)                                          |                           mkDWT2D_1024 |        537 |        537 |       0 |    0 |  4436 |      0 |      0 |            0 |
|         dwt1d                                               |                           mkDWT1D_1024 |       6054 |       6054 |       0 |    0 |  3847 |      0 |      0 |            0 |
|           (dwt1d)                                           |                           mkDWT1D_1024 |        251 |        251 |       0 |    0 |   609 |      0 |      0 |            0 |
|           m_i25fifo                                         |              FIFO2__parameterized6_272 |        301 |        301 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i2fifo                                          |              FIFO2__parameterized6_273 |        616 |        616 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i2xfifo                                         |              FIFO2__parameterized1_274 |        364 |        364 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_i4fifo                                          |              FIFO2__parameterized6_275 |        695 |        695 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i4xfifo                                         |              FIFO2__parameterized1_276 |        301 |        301 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_ififo                                           |              FIFO2__parameterized6_277 |        427 |        427 |       0 |    0 |   516 |      0 |      0 |            0 |
|           m_iscfifo                                         |              FIFO2__parameterized6_278 |       2640 |       2640 |       0 |    0 |   534 |      0 |      0 |            0 |
|           m_ofifo                                           |              FIFO2__parameterized6_279 |        459 |        459 |       0 |    0 |   514 |      0 |      0 |            0 |
|         m_ofifo                                             |              FIFO2__parameterized6_252 |       1013 |       1013 |       0 |    0 |   516 |      0 |      0 |            0 |
|         m_s1fifos_0_memory                                  |              BRAM2__parameterized0_253 |        535 |        535 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s1fifos_1_memory                                  |              BRAM2__parameterized0_254 |        269 |        269 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_0_memory                                  |              BRAM2__parameterized0_255 |        482 |        482 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_1_memory                                  |              BRAM2__parameterized0_256 |        443 |        443 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2save_memory                                     |              BRAM2__parameterized0_257 |        593 |        593 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_0_memory                                  |              BRAM2__parameterized0_258 |        514 |        514 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_1_memory                                  |              BRAM2__parameterized0_259 |        421 |        421 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_0_memory                                  |              BRAM2__parameterized0_260 |        506 |        506 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_1_memory                                  |              BRAM2__parameterized0_261 |        347 |        347 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4save_memory                                     |              BRAM2__parameterized0_262 |        484 |        484 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_safifos_0_memory                                  |              BRAM2__parameterized1_263 |         37 |         37 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_1_memory                                  |              BRAM2__parameterized1_264 |         49 |         49 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_2_memory                                  |              BRAM2__parameterized1_265 |         69 |         69 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_3_memory                                  |              BRAM2__parameterized1_266 |         90 |         90 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_4_memory                                  |              BRAM2__parameterized1_267 |         96 |         96 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_5_memory                                  |              BRAM2__parameterized1_268 |        102 |        102 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_6_memory                                  |              BRAM2__parameterized1_269 |         59 |         59 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_7_memory                                  |              BRAM2__parameterized1_270 |         37 |         37 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_scfifo                                            |              FIFO2__parameterized7_271 |       5526 |       5526 |       0 |    0 |  1066 |      0 |      0 |            0 |
|       dwt2ds_1                                              |                            mkDWT2D_512 |      22154 |      22154 |       0 |    0 |  9833 |    102 |     10 |            0 |
|         (dwt2ds_1)                                          |                            mkDWT2D_512 |        431 |        431 |       0 |    0 |  4403 |      0 |      0 |            0 |
|         dwt1d                                               |                            mkDWT1D_512 |       5928 |       5928 |       0 |    0 |  3850 |      0 |      0 |            0 |
|           (dwt1d)                                           |                            mkDWT1D_512 |        212 |        212 |       0 |    0 |   609 |      0 |      0 |            0 |
|           m_i25fifo                                         |              FIFO2__parameterized6_244 |        561 |        561 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i2fifo                                          |              FIFO2__parameterized6_245 |        617 |        617 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i2xfifo                                         |              FIFO2__parameterized1_246 |         69 |         69 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_i4fifo                                          |              FIFO2__parameterized6_247 |        619 |        619 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i4xfifo                                         |              FIFO2__parameterized1_248 |         69 |         69 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_ififo                                           |              FIFO2__parameterized6_249 |        694 |        694 |       0 |    0 |   519 |      0 |      0 |            0 |
|           m_iscfifo                                         |              FIFO2__parameterized6_250 |       2626 |       2626 |       0 |    0 |   534 |      0 |      0 |            0 |
|           m_ofifo                                           |              FIFO2__parameterized6_251 |        461 |        461 |       0 |    0 |   514 |      0 |      0 |            0 |
|         m_ofifo                                             |              FIFO2__parameterized6_224 |       1268 |       1268 |       0 |    0 |   516 |      0 |      0 |            0 |
|         m_s1fifos_0_memory                                  |              BRAM2__parameterized2_225 |        553 |        553 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s1fifos_1_memory                                  |              BRAM2__parameterized2_226 |        518 |        518 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_0_memory                                  |              BRAM2__parameterized2_227 |        445 |        445 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_1_memory                                  |              BRAM2__parameterized2_228 |       1519 |       1519 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2save_memory                                     |              BRAM2__parameterized2_229 |        457 |        457 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_0_memory                                  |              BRAM2__parameterized2_230 |       1368 |       1368 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_1_memory                                  |              BRAM2__parameterized2_231 |        518 |        518 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_0_memory                                  |              BRAM2__parameterized2_232 |        527 |        527 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_1_memory                                  |              BRAM2__parameterized2_233 |       1236 |       1236 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4save_memory                                     |              BRAM2__parameterized2_234 |        428 |        428 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_safifos_0_memory                                  |              BRAM2__parameterized3_235 |        131 |        131 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_1_memory                                  |              BRAM2__parameterized3_236 |        133 |        133 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_2_memory                                  |              BRAM2__parameterized3_237 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_3_memory                                  |              BRAM2__parameterized3_238 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_4_memory                                  |              BRAM2__parameterized3_239 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_5_memory                                  |              BRAM2__parameterized3_240 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_6_memory                                  |              BRAM2__parameterized3_241 |        272 |        272 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_7_memory                                  |              BRAM2__parameterized3_242 |        271 |        271 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_scfifo                                            |              FIFO2__parameterized7_243 |       6358 |       6358 |       0 |    0 |  1064 |      0 |      0 |            0 |
|       dwt2ds_2                                              |                            mkDWT2D_256 |      21602 |      21602 |       0 |    0 |  9806 |    102 |     10 |            0 |
|         (dwt2ds_2)                                          |                            mkDWT2D_256 |        413 |        413 |       0 |    0 |  4379 |      0 |      0 |            0 |
|         dwt1d                                               |                            mkDWT1D_256 |       6069 |       6069 |       0 |    0 |  3846 |      0 |      0 |            0 |
|           (dwt1d)                                           |                            mkDWT1D_256 |        206 |        206 |       0 |    0 |   605 |      0 |      0 |            0 |
|           m_i25fifo                                         |              FIFO2__parameterized6_216 |        561 |        561 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i2fifo                                          |              FIFO2__parameterized6_217 |        617 |        617 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i2xfifo                                         |              FIFO2__parameterized1_218 |         69 |         69 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_i4fifo                                          |              FIFO2__parameterized6_219 |        635 |        635 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i4xfifo                                         |              FIFO2__parameterized1_220 |         69 |         69 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_ififo                                           |              FIFO2__parameterized6_221 |        694 |        694 |       0 |    0 |   519 |      0 |      0 |            0 |
|           m_iscfifo                                         |              FIFO2__parameterized6_222 |       2625 |       2625 |       0 |    0 |   534 |      0 |      0 |            0 |
|           m_ofifo                                           |              FIFO2__parameterized6_223 |        593 |        593 |       0 |    0 |   514 |      0 |      0 |            0 |
|         m_ofifo                                             |              FIFO2__parameterized6_197 |       1271 |       1271 |       0 |    0 |   516 |      0 |      0 |            0 |
|         m_s1fifos_0_memory                                  |              BRAM2__parameterized4_198 |        545 |        545 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s1fifos_1_memory                                  |              BRAM2__parameterized4_199 |        515 |        515 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_0_memory                                  |              BRAM2__parameterized4_200 |        506 |        506 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_1_memory                                  |              BRAM2__parameterized4_201 |       1457 |       1457 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2save_memory                                     |              BRAM2__parameterized4_202 |        553 |        553 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_0_memory                                  |              BRAM2__parameterized4_203 |       1332 |       1332 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_1_memory                                  |              BRAM2__parameterized4_204 |        521 |        521 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_0_memory                                  |              BRAM2__parameterized4_205 |        272 |        272 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_1_memory                                  |              BRAM2__parameterized4_206 |       1226 |       1226 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4save_memory                                     |              BRAM2__parameterized4_207 |        387 |        387 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_safifos_0_memory                                  |              BRAM2__parameterized5_208 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_1_memory                                  |              BRAM2__parameterized5_209 |          3 |          3 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_2_memory                                  |              BRAM2__parameterized5_210 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_3_memory                                  |              BRAM2__parameterized5_211 |          4 |          4 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_4_memory                                  |              BRAM2__parameterized5_212 |        128 |        128 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_5_memory                                  |              BRAM2__parameterized5_213 |        131 |        131 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_6_memory                                  |              BRAM2__parameterized5_214 |        133 |        133 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_safifos_7_memory                                  |              BRAM2__parameterized5_215 |        132 |        132 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_scfifo                                            |                  FIFO2__parameterized7 |       6006 |       6006 |       0 |    0 |  1065 |      0 |      0 |            0 |
|       m_buffer_0_memory                                     |              BRAM2__parameterized6_194 |         12 |         12 |       0 |    0 |     0 |     28 |      1 |            0 |
|       m_buffer_1_memory                                     |              BRAM2__parameterized6_195 |         14 |         14 |       0 |    0 |     0 |     28 |      1 |            0 |
|       m_buffer_2_memory                                     |              BRAM2__parameterized6_196 |        269 |        269 |       0 |    0 |     0 |     28 |      1 |            0 |
|     idwt2d                                                  |                       mkIDWT2DMLStatic |      63412 |      63412 |       0 |    0 | 27144 |    390 |     33 |            0 |
|       (idwt2d)                                              |                       mkIDWT2DMLStatic |         86 |         86 |       0 |    0 |   922 |      0 |      0 |            0 |
|       idwt2ds_0                                             |                          mkIDWT2D_1024 |      19970 |      19970 |       0 |    0 |  8772 |    102 |     10 |            0 |
|         (idwt2ds_0)                                         |                          mkIDWT2D_1024 |        765 |        765 |       0 |    0 |  4429 |      0 |      0 |            0 |
|         idwt1d                                              |                          mkIDWT1D_1024 |       6463 |       6463 |       0 |    0 |  3778 |      0 |      0 |            0 |
|           (idwt1d)                                          |                          mkIDWT1D_1024 |        212 |        212 |       0 |    0 |   542 |      0 |      0 |            0 |
|           m_i15fifo                                         |              FIFO2__parameterized6_186 |        299 |        299 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i1fifo                                          |              FIFO2__parameterized6_187 |        757 |        757 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i1xfifo                                         |              FIFO2__parameterized1_188 |         44 |         44 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_i35fifo                                         |              FIFO2__parameterized6_189 |        299 |        299 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i3fifo                                          |              FIFO2__parameterized6_190 |        878 |        878 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i3xfifo                                         |              FIFO2__parameterized1_191 |         76 |         76 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_ififo                                           |              FIFO2__parameterized6_192 |       3243 |       3243 |       0 |    0 |   534 |      0 |      0 |            0 |
|           m_ofifo                                           |              FIFO2__parameterized6_193 |        655 |        655 |       0 |    0 |   514 |      0 |      0 |            0 |
|         m_ififo                                             |              FIFO2__parameterized6_169 |       5087 |       5087 |       0 |    0 |   565 |      0 |      0 |            0 |
|         m_s1fifos_0_memory                                  |                  BRAM2__parameterized0 |        504 |        504 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s1fifos_1_memory                                  |              BRAM2__parameterized0_170 |        611 |        611 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s1save_memory                                     |              BRAM2__parameterized0_171 |        269 |        269 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_0_memory                                  |              BRAM2__parameterized0_172 |       1699 |       1699 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_1_memory                                  |              BRAM2__parameterized0_173 |        289 |        289 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_0_memory                                  |              BRAM2__parameterized0_174 |        310 |        310 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_1_memory                                  |              BRAM2__parameterized0_175 |        935 |        935 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3save_memory                                     |              BRAM2__parameterized0_176 |        269 |        269 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_0_memory                                  |              BRAM2__parameterized0_177 |       1425 |       1425 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_1_memory                                  |              BRAM2__parameterized0_178 |        496 |        496 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_srfifos_0_memory                                  |                  BRAM2__parameterized1 |        256 |        256 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_1_memory                                  |              BRAM2__parameterized1_179 |          2 |          2 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_2_memory                                  |              BRAM2__parameterized1_180 |         19 |         19 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_3_memory                                  |              BRAM2__parameterized1_181 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_4_memory                                  |              BRAM2__parameterized1_182 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_5_memory                                  |              BRAM2__parameterized1_183 |        177 |        177 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_6_memory                                  |              BRAM2__parameterized1_184 |        137 |        137 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_7_memory                                  |              BRAM2__parameterized1_185 |        281 |        281 |       0 |    0 |     0 |      4 |      0 |            0 |
|       idwt2ds_1                                             |                           mkIDWT2D_512 |      20852 |      20852 |       0 |    0 |  8750 |    102 |     10 |            0 |
|         (idwt2ds_1)                                         |                           mkIDWT2D_512 |        697 |        697 |       0 |    0 |  4414 |      0 |      0 |            0 |
|         idwt1d                                              |                           mkIDWT1D_512 |       6459 |       6459 |       0 |    0 |  3787 |      0 |      0 |            0 |
|           (idwt1d)                                          |                           mkIDWT1D_512 |        212 |        212 |       0 |    0 |   547 |      0 |      0 |            0 |
|           m_i15fifo                                         |              FIFO2__parameterized6_161 |        565 |        565 |       0 |    0 |   516 |      0 |      0 |            0 |
|           m_i1fifo                                          |              FIFO2__parameterized6_162 |        725 |        725 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i1xfifo                                         |              FIFO2__parameterized1_163 |         77 |         77 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_i35fifo                                         |              FIFO2__parameterized6_164 |        579 |        579 |       0 |    0 |   516 |      0 |      0 |            0 |
|           m_i3fifo                                          |              FIFO2__parameterized6_165 |        615 |        615 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i3xfifo                                         |              FIFO2__parameterized1_166 |         75 |         75 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_ififo                                           |              FIFO2__parameterized6_167 |       3222 |       3222 |       0 |    0 |   534 |      0 |      0 |            0 |
|           m_ofifo                                           |              FIFO2__parameterized6_168 |        389 |        389 |       0 |    0 |   514 |      0 |      0 |            0 |
|         m_ififo                                             |              FIFO2__parameterized6_144 |       4928 |       4928 |       0 |    0 |   549 |      0 |      0 |            0 |
|         m_s1fifos_0_memory                                  |                  BRAM2__parameterized2 |       1437 |       1437 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s1fifos_1_memory                                  |              BRAM2__parameterized2_145 |        337 |        337 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s1save_memory                                     |              BRAM2__parameterized2_146 |        269 |        269 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_0_memory                                  |              BRAM2__parameterized2_147 |       1911 |       1911 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_1_memory                                  |              BRAM2__parameterized2_148 |        389 |        389 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_0_memory                                  |              BRAM2__parameterized2_149 |        284 |        284 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_1_memory                                  |              BRAM2__parameterized2_150 |       1261 |       1261 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3save_memory                                     |              BRAM2__parameterized2_151 |        280 |        280 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_0_memory                                  |              BRAM2__parameterized2_152 |       1088 |       1088 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_1_memory                                  |              BRAM2__parameterized2_153 |        373 |        373 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_srfifos_0_memory                                  |                  BRAM2__parameterized3 |        130 |        130 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_1_memory                                  |              BRAM2__parameterized3_154 |         92 |         92 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_2_memory                                  |              BRAM2__parameterized3_155 |        132 |        132 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_3_memory                                  |              BRAM2__parameterized3_156 |         58 |         58 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_4_memory                                  |              BRAM2__parameterized3_157 |          3 |          3 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_5_memory                                  |              BRAM2__parameterized3_158 |        405 |        405 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_6_memory                                  |              BRAM2__parameterized3_159 |          3 |          3 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_7_memory                                  |              BRAM2__parameterized3_160 |        412 |        412 |       0 |    0 |     0 |      4 |      0 |            0 |
|       idwt2ds_2                                             |                           mkIDWT2D_256 |      21473 |      21473 |       0 |    0 |  8700 |    102 |     10 |            0 |
|         (idwt2ds_2)                                         |                           mkIDWT2D_256 |        683 |        683 |       0 |    0 |  4360 |      0 |      0 |            0 |
|         idwt1d                                              |                           mkIDWT1D_256 |       6560 |       6560 |       0 |    0 |  3777 |      0 |      0 |            0 |
|           (idwt1d)                                          |                           mkIDWT1D_256 |        209 |        209 |       0 |    0 |   541 |      0 |      0 |            0 |
|           m_i15fifo                                         |              FIFO2__parameterized6_136 |        558 |        558 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i1fifo                                          |              FIFO2__parameterized6_137 |        785 |        785 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i1xfifo                                         |              FIFO2__parameterized1_138 |         48 |         48 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_i35fifo                                         |              FIFO2__parameterized6_139 |        587 |        587 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i3fifo                                          |              FIFO2__parameterized6_140 |        618 |        618 |       0 |    0 |   514 |      0 |      0 |            0 |
|           m_i3xfifo                                         |              FIFO2__parameterized1_141 |        103 |        103 |       0 |    0 |    66 |      0 |      0 |            0 |
|           m_ififo                                           |              FIFO2__parameterized6_142 |       3212 |       3212 |       0 |    0 |   534 |      0 |      0 |            0 |
|           m_ofifo                                           |              FIFO2__parameterized6_143 |        440 |        440 |       0 |    0 |   514 |      0 |      0 |            0 |
|         m_ififo                                             |                  FIFO2__parameterized6 |       5087 |       5087 |       0 |    0 |   563 |      0 |      0 |            0 |
|         m_s1fifos_0_memory                                  |                  BRAM2__parameterized4 |       1747 |       1747 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s1fifos_1_memory                                  |              BRAM2__parameterized4_120 |       1019 |       1019 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s1save_memory                                     |              BRAM2__parameterized4_121 |        296 |        296 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_0_memory                                  |              BRAM2__parameterized4_122 |       1583 |       1583 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s2fifos_1_memory                                  |              BRAM2__parameterized4_123 |        265 |        265 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_0_memory                                  |              BRAM2__parameterized4_124 |        372 |        372 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3fifos_1_memory                                  |              BRAM2__parameterized4_125 |        806 |        806 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s3save_memory                                     |              BRAM2__parameterized4_126 |        241 |        241 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_0_memory                                  |              BRAM2__parameterized4_127 |       1316 |       1316 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_s4fifos_1_memory                                  |              BRAM2__parameterized4_128 |        417 |        417 |       0 |    0 |     0 |      7 |      1 |            0 |
|         m_srfifos_0_memory                                  |                  BRAM2__parameterized5 |         83 |         83 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_1_memory                                  |              BRAM2__parameterized5_129 |         62 |         62 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_2_memory                                  |              BRAM2__parameterized5_130 |        116 |        116 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_3_memory                                  |              BRAM2__parameterized5_131 |          2 |          2 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_4_memory                                  |              BRAM2__parameterized5_132 |         57 |         57 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_5_memory                                  |              BRAM2__parameterized5_133 |        450 |        450 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_6_memory                                  |              BRAM2__parameterized5_134 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |            0 |
|         m_srfifos_7_memory                                  |              BRAM2__parameterized5_135 |        630 |        630 |       0 |    0 |     0 |      4 |      0 |            0 |
|       m_buffer_0_memory                                     |                  BRAM2__parameterized6 |        259 |        259 |       0 |    0 |     0 |     28 |      1 |            0 |
|       m_buffer_1_memory                                     |              BRAM2__parameterized6_118 |        515 |        515 |       0 |    0 |     0 |     28 |      1 |            0 |
|       m_buffer_2_memory                                     |              BRAM2__parameterized6_119 |        257 |        257 |       0 |    0 |     0 |     28 |      1 |            0 |
|   scemi_dut_dut_dutIfc_myrst                                |             MakeResetA__parameterized0 |          3 |          3 |       0 |    0 |    19 |      0 |      0 |            0 |
|     (scemi_dut_dut_dutIfc_myrst)                            |             MakeResetA__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                 |             SyncResetA__parameterized1 |          2 |          2 |       0 |    0 |    18 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_ackFifo                         |                  FIFO2__parameterized1 |        152 |        152 |       0 |    0 |    34 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_buffer_empty_sp      |                        SyncHandshake_9 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_buffer_full_sp       |                       SyncHandshake_10 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_ending_reset         |                           SyncPulse_11 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_next_sp              |                       SyncHandshake_12 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_starting_reset       |                           SyncPulse_13 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_wait_sp              |                       SyncHandshake_14 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_data_out_finished               |                       SyncHandshake_15 |        188 |        188 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_data_out_next                   |                       SyncHandshake_16 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_enff                            |                  FIFO2__parameterized8 |        106 |        106 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_buffer_empty_sp              |                       SyncHandshake_17 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_buffer_full_sp               |                       SyncHandshake_18 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_ending_reset                 |                           SyncPulse_19 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_next_sp                      |                       SyncHandshake_20 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_starting_reset               |                           SyncPulse_21 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_wait_sp                      |                       SyncHandshake_22 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_res_fifo                            |               SyncFIFO__parameterized0 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |            0 |
|   scemi_dut_softrst_resp_outport_finished                   |                       SyncHandshake_23 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_resp_outport_next                       |                       SyncHandshake_24 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_dut_softrst_resp_res_fifo                           |            SyncFIFO__parameterized0_25 |         13 |         11 |       2 |    0 |    23 |      0 |      0 |            0 |
|   scemi_epReset125                                          |             SyncResetA__parameterized2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_epReset250                                          |          SyncResetA__parameterized2_26 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_fToBridgeBeat                                       |                                 FIFOL1 |          8 |          8 |       0 |    0 |    33 |      0 |      0 |            0 |
|   scemi_inFifo                                              |                               FIFO2_27 |        442 |        442 |       0 |    0 |   148 |      0 |      0 |            0 |
|   scemi_init_state_msgFIFO                                  |               SyncFIFO__parameterized1 |         75 |         23 |      52 |    0 |   112 |      0 |      0 |            0 |
|   scemi_network_status                                      |             MakeResetA__parameterized1 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|     (scemi_network_status)                                  |             MakeResetA__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                 |             SyncResetA__parameterized3 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_pcie_ep                                             |                 xilinx_v7_pcie_wrapper |       3060 |       3060 |       0 |    0 |  3628 |      8 |      0 |            0 |
|     ext_clk.pipe_clock_i                                    |               pcie_7x_v1_10_pipe_clock |          3 |          3 |       0 |    0 |    17 |      0 |      0 |            0 |
|     pcie_7x_v1_10_i                                         |                          pcie_7x_v1_10 |       3057 |       3057 |       0 |    0 |  3611 |      8 |      0 |            0 |
|       (pcie_7x_v1_10_i)                                     |                          pcie_7x_v1_10 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|       gt_top_i                                              |                   pcie_7x_v1_10_gt_top |       2807 |       2807 |       0 |    0 |  2918 |      0 |      0 |            0 |
|         (gt_top_i)                                          |                   pcie_7x_v1_10_gt_top |          2 |          2 |       0 |    0 |     8 |      0 |      0 |            0 |
|         gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst    |    pcie_7x_v1_10_gt_rx_valid_filter_7x |         22 |         22 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_60 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_61 |         21 |         21 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_62 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_63 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_64 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_65 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_66 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|         pipe_wrapper_i                                      |             pcie_7x_v1_10_pipe_wrapper |       2649 |       2649 |       0 |    0 |  2670 |      0 |      0 |            0 |
|           (pipe_wrapper_i)                                  |             pcie_7x_v1_10_pipe_wrapper |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           pipe_lane[0].gt_wrapper_i                         |               pcie_7x_v1_10_gt_wrapper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_drp.pipe_drp_i                  |                 pcie_7x_v1_10_pipe_drp |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_eq.pipe_eq_i                    |                  pcie_7x_v1_10_pipe_eq |        122 |        122 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[0].pipe_eq.pipe_eq_i)                |                  pcie_7x_v1_10_pipe_eq |         77 |         77 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_117 |         45 |         45 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i     |                 pcie_7x_v1_10_qpll_drp |         51 |         51 |       0 |    0 |    76 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i |             pcie_7x_v1_10_qpll_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_rate.pipe_rate_i                |                pcie_7x_v1_10_pipe_rate |         79 |         79 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_sync_i                          |                pcie_7x_v1_10_pipe_sync |         19 |         19 |       0 |    0 |    18 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_user_i                          |                pcie_7x_v1_10_pipe_user |         28 |         28 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[1].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_67 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_68 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_69 |        124 |        124 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[1].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_69 |         79 |         79 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_116 |         45 |         45 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_70 |         78 |         78 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_71 |         17 |         17 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_72 |         29 |         29 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[2].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_73 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_74 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_75 |        126 |        126 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[2].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_75 |         81 |         81 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_115 |         45 |         45 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_76 |         79 |         79 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_77 |         17 |         17 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_78 |         30 |         30 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[3].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_79 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_80 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_81 |        124 |        124 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[3].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_81 |         80 |         80 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_114 |         44 |         44 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_82 |         79 |         79 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_83 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_84 |         34 |         34 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[4].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_85 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_86 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_87 |        115 |        115 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[4].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_87 |         69 |         69 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_113 |         46 |         46 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i     |              pcie_7x_v1_10_qpll_drp_88 |         51 |         51 |       0 |    0 |    78 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i |          pcie_7x_v1_10_qpll_wrapper_89 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_90 |         79 |         79 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_91 |         17 |         17 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_92 |         28 |         28 |       0 |    0 |    62 |      0 |      0 |            0 |
|           pipe_lane[5].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_93 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_94 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_95 |        120 |        120 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[5].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_95 |         66 |         66 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_112 |         54 |         54 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_96 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_97 |         17 |         17 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_98 |         30 |         30 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[6].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_99 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_drp.pipe_drp_i                  |             pcie_7x_v1_10_pipe_drp_100 |         59 |         59 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_eq.pipe_eq_i                    |              pcie_7x_v1_10_pipe_eq_101 |        116 |        116 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[6].pipe_eq.pipe_eq_i)                |              pcie_7x_v1_10_pipe_eq_101 |         63 |         63 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_111 |         53 |         53 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_rate.pipe_rate_i                |            pcie_7x_v1_10_pipe_rate_102 |         74 |         74 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_sync_i                          |            pcie_7x_v1_10_pipe_sync_103 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_user_i                          |            pcie_7x_v1_10_pipe_user_104 |         31 |         31 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[7].gt_wrapper_i                         |           pcie_7x_v1_10_gt_wrapper_105 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_drp.pipe_drp_i                  |             pcie_7x_v1_10_pipe_drp_106 |         60 |         60 |       0 |    0 |    75 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_eq.pipe_eq_i                    |              pcie_7x_v1_10_pipe_eq_107 |        122 |        122 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[7].pipe_eq.pipe_eq_i)                |              pcie_7x_v1_10_pipe_eq_107 |         67 |         67 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |                pcie_7x_v1_10_rxeq_scan |         55 |         55 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_rate.pipe_rate_i                |            pcie_7x_v1_10_pipe_rate_108 |         74 |         74 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_sync_i                          |            pcie_7x_v1_10_pipe_sync_109 |         17 |         17 |       0 |    0 |    19 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_user_i                          |            pcie_7x_v1_10_pipe_user_110 |         30 |         30 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_reset.pipe_reset_i                           |               pcie_7x_v1_10_pipe_reset |         78 |         78 |       0 |    0 |   123 |      0 |      0 |            0 |
|           qpll_reset.qpll_reset_i                           |               pcie_7x_v1_10_qpll_reset |         27 |         27 |       0 |    0 |    64 |      0 |      0 |            0 |
|       pcie_top_i                                            |                 pcie_7x_v1_10_pcie_top |        254 |        254 |       0 |    0 |   685 |      8 |      0 |            0 |
|         (pcie_top_i)                                        |                 pcie_7x_v1_10_pcie_top |          3 |          3 |       0 |    0 |    16 |      0 |      0 |            0 |
|         axi_basic_top                                       |            pcie_7x_v1_10_axi_basic_top |        230 |        230 |       0 |    0 |   264 |      0 |      0 |            0 |
|           rx_inst                                           |             pcie_7x_v1_10_axi_basic_rx |        208 |        208 |       0 |    0 |   169 |      0 |      0 |            0 |
|             rx_null_gen_inst                                |    pcie_7x_v1_10_axi_basic_rx_null_gen |         39 |         39 |       0 |    0 |    13 |      0 |      0 |            0 |
|             rx_pipeline_inst                                |    pcie_7x_v1_10_axi_basic_rx_pipeline |        172 |        172 |       0 |    0 |   156 |      0 |      0 |            0 |
|           tx_inst                                           |             pcie_7x_v1_10_axi_basic_tx |         22 |         22 |       0 |    0 |    95 |      0 |      0 |            0 |
|             thrtl_ctl_enabled.tx_thrl_ctl_inst              |   pcie_7x_v1_10_axi_basic_tx_thrtl_ctl |         17 |         17 |       0 |    0 |    24 |      0 |      0 |            0 |
|             tx_pipeline_inst                                |    pcie_7x_v1_10_axi_basic_tx_pipeline |          5 |          5 |       0 |    0 |    71 |      0 |      0 |            0 |
|         pcie_7x_i                                           |                  pcie_7x_v1_10_pcie_7x |         21 |         21 |       0 |    0 |     0 |      8 |      0 |            0 |
|           (pcie_7x_i)                                       |                  pcie_7x_v1_10_pcie_7x |         21 |         21 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pcie_bram_top                                     |         pcie_7x_v1_10_pcie_bram_top_7x |          0 |          0 |       0 |    0 |     0 |      8 |      0 |            0 |
|             pcie_brams_rx                                   |            pcie_7x_v1_10_pcie_brams_7x |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|               brams[0].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_52 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_59 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[1].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_53 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_58 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[2].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_54 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_57 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[3].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_55 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_56 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             pcie_brams_tx                                   |         pcie_7x_v1_10_pcie_brams_7x_45 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|               brams[0].ram                                  |             pcie_7x_v1_10_pcie_bram_7x |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_51 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[1].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_46 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_50 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[2].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_47 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_49 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[3].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_48 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                         BRAM_TDP_MACRO |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|         pcie_pipe_pipeline_i                                |       pcie_7x_v1_10_pcie_pipe_pipeline |          0 |          0 |       0 |    0 |   405 |      0 |      0 |            0 |
|           pipe_2_lane.pipe_lane_1_i                         |           pcie_7x_v1_10_pcie_pipe_lane |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_4_lane.pipe_lane_2_i                         |        pcie_7x_v1_10_pcie_pipe_lane_38 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_4_lane.pipe_lane_3_i                         |        pcie_7x_v1_10_pcie_pipe_lane_39 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_4_i                         |        pcie_7x_v1_10_pcie_pipe_lane_40 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_5_i                         |        pcie_7x_v1_10_pcie_pipe_lane_41 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_6_i                         |        pcie_7x_v1_10_pcie_pipe_lane_42 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_7_i                         |        pcie_7x_v1_10_pcie_pipe_lane_43 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_lane_0_i                                     |        pcie_7x_v1_10_pcie_pipe_lane_44 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_misc_i                                       |           pcie_7x_v1_10_pcie_pipe_misc |          0 |          0 |       0 |    0 |    21 |      0 |      0 |            0 |
|   scemi_rstgen_inv_rstgen                                   |                          MakeResetA_28 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|     (scemi_rstgen_inv_rstgen)                               |                          MakeResetA_28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                 |                             SyncResetA |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_scemi_clkgen_fRequest                               |                  FIFO2__parameterized9 |        207 |        207 |       0 |    0 |    46 |      0 |      0 |            0 |
|   scemi_scemi_clkgen_fResponse                              |                 FIFO2__parameterized10 |          3 |          3 |       0 |    0 |    34 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_buffer_empty_sp                    |                       SyncHandshake_29 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_buffer_full_sp                     |                       SyncHandshake_30 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_ending_reset                       |                           SyncPulse_31 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_next_sp                            |                       SyncHandshake_32 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_starting_reset                     |                           SyncPulse_33 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_wait_sp                            |                       SyncHandshake_34 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_out_finished                          |                       SyncHandshake_35 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_out_next                              |                       SyncHandshake_36 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_uclkgen                                             |                           MakeClock_37 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_user_reset_half                                     |             SyncResetA__parameterized4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
+-------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


