Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 24 11:52:10 2018
| Host         : tj-mac running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file unity_excercise_design_1_wrapper_timing_summary_routed.rpt -pb unity_excercise_design_1_wrapper_timing_summary_routed.pb -rpx unity_excercise_design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : unity_excercise_design_1_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/Umem_addr_i_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/Umem_addr_i_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/Umem_addr_i_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.385     -134.098                     63                 2766        0.026        0.000                      0                 2766        1.100        0.000                       0                  1187  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
clk_fpga_1   {0.000 2.500}        5.000           200.000         
  CLKFBIN    {0.000 2.500}        5.000           200.000         
  clk_uart   {0.000 5.208}        10.417          96.000          
  unity_clk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.597        0.000                      0                 1160        0.104        0.000                      0                 1160        9.020        0.000                       0                   588  
clk_fpga_1          0.645        0.000                      0                   57        0.229        0.000                      0                   57        1.100        0.000                       0                    31  
  CLKFBIN                                                                                                                                                       3.751        0.000                       0                     2  
  clk_uart          5.418        0.000                      0                  138        0.177        0.000                      0                  138        3.958        0.000                       0                    79  
  unity_clk         7.008        0.000                      0                 1331        0.092        0.000                      0                 1331        8.750        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
unity_clk     clk_uart           -2.385      -79.220                     37                   37        0.026        0.000                      0                   37  
clk_uart      unity_clk          -2.357      -34.614                     17                   17        0.029        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  unity_clk          clk_uart                -2.258      -20.264                      9                    9        0.313        0.000                      0                    9  
**async_default**  unity_clk          unity_clk               15.487        0.000                      0                   37        0.851        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.597ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.848ns (30.420%)  route 4.227ns (69.580%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.729     3.037    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.057     4.513    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X9Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.812 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.934     5.745    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.124     5.869 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=16, routed)          1.281     7.150    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y47          LUT4 (Prop_lut4_I3_O)        0.124     7.274 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.274    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.854 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.955     8.810    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.302     9.112 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.112    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.507    22.700    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y48          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.081    22.709    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.709    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                 13.597    

Slack (MET) :             13.820ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.912ns (32.697%)  route 3.936ns (67.303%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.729     3.037    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.057     4.513    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X9Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.812 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.934     5.745    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.124     5.869 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=16, routed)          1.281     7.150    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y47          LUT4 (Prop_lut4_I3_O)        0.124     7.274 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.274    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.914 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.664     8.579    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.306     8.885 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.885    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.507    22.700    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y47          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.077    22.705    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 13.820    

Slack (MET) :             13.849ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.054ns (20.190%)  route 4.166ns (79.810%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.728     3.036    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y45          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          1.433     4.925    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.146     5.071 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=21, routed)          1.092     6.162    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X8Y47          LUT5 (Prop_lut5_I0_O)        0.328     6.490 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.860     7.350    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.782     8.256    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X8Y47          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.508    22.701    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y47          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.230    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.524    22.105    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 13.849    

Slack (MET) :             13.849ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.054ns (20.190%)  route 4.166ns (79.810%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.728     3.036    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y45          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          1.433     4.925    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.146     5.071 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=21, routed)          1.092     6.162    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X8Y47          LUT5 (Prop_lut5_I0_O)        0.328     6.490 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.860     7.350    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.782     8.256    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X8Y47          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.508    22.701    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y47          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.230    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.524    22.105    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 13.849    

Slack (MET) :             13.854ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 1.042ns (18.862%)  route 4.482ns (81.138%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.681     2.989    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y44          FDSE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.518     3.507 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/Q
                         net (fo=4, routed)           0.915     4.422    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1_n_0
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.124     4.546 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.752     5.298    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124     5.422 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           0.425     5.847    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y44          LUT2 (Prop_lut2_I1_O)        0.124     5.971 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.678     7.649    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X7Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.801 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=4, routed)           0.713     8.513    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X5Y40          FDSE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.549    22.742    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y40          FDSE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X5Y40          FDSE (Setup_fdse_C_D)       -0.303    22.367    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                 13.854    

Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.042ns (18.872%)  route 4.479ns (81.128%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.681     2.989    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y44          FDSE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.518     3.507 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/Q
                         net (fo=4, routed)           0.915     4.422    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1_n_0
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.124     4.546 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.752     5.298    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124     5.422 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           0.425     5.847    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y44          LUT2 (Prop_lut2_I1_O)        0.124     5.971 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.678     7.649    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X7Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.801 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=4, routed)           0.710     8.510    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X5Y40          FDSE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.549    22.742    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y40          FDSE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X5Y40          FDSE (Setup_fdse_C_D)       -0.301    22.369    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         22.369    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             13.986ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.054ns (20.740%)  route 4.028ns (79.260%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.728     3.036    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y45          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          1.433     4.925    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.146     5.071 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=21, routed)          1.092     6.162    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X8Y47          LUT5 (Prop_lut5_I0_O)        0.328     6.490 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.860     7.350    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.643     8.118    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X8Y46          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.507    22.700    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y46          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X8Y46          FDRE (Setup_fdre_C_R)       -0.524    22.104    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.104    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                 13.986    

Slack (MET) :             13.986ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.054ns (20.740%)  route 4.028ns (79.260%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.728     3.036    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y45          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          1.433     4.925    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.146     5.071 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=21, routed)          1.092     6.162    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X8Y47          LUT5 (Prop_lut5_I0_O)        0.328     6.490 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.860     7.350    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.643     8.118    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X8Y46          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.507    22.700    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y46          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X8Y46          FDRE (Setup_fdre_C_R)       -0.524    22.104    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.104    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                 13.986    

Slack (MET) :             14.010ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.042ns (19.258%)  route 4.369ns (80.742%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.681     2.989    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y44          FDSE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.518     3.507 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/Q
                         net (fo=4, routed)           0.915     4.422    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1_n_0
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.124     4.546 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, routed)           0.752     5.298    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124     5.422 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           0.425     5.847    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y44          LUT2 (Prop_lut2_I1_O)        0.124     5.971 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.678     7.649    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X7Y42          LUT5 (Prop_lut5_I4_O)        0.152     7.801 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=4, routed)           0.599     8.400    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X7Y42          FDSE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.505    22.698    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y42          FDSE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism              0.265    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X7Y42          FDSE (Setup_fdse_C_D)       -0.251    22.410    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         22.410    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 14.010    

Slack (MET) :             14.040ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.966ns (17.946%)  route 4.417ns (82.054%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.729     3.037    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.057     4.513    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47][15]
    SLICE_X9Y47          LUT3 (Prop_lut3_I1_O)        0.299     4.812 f  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.934     5.745    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.124     5.869 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=16, routed)          1.418     7.288    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.124     7.412 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0/O
                         net (fo=16, routed)          1.008     8.420    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/state_reg[0][0]
    SLICE_X10Y47         FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         1.508    22.701    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X10Y47         FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism              0.230    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X10Y47         FDRE (Setup_fdre_C_CE)      -0.169    22.460    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.460    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 14.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.860%)  route 0.281ns (60.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.582     0.923    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.281     1.344    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.389 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.389    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.852     1.222    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.585     0.926    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y46          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.054     1.121    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I0_O)        0.045     1.166 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.166    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1_n_0
    SLICE_X4Y46          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.853     1.223    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y46          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.121     1.060    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.584     0.925    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.101     1.167    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X4Y42          SRLC32E                                      r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.852     1.222    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.056    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.584     0.925    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.101     1.167    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X4Y42          SRLC32E                                      r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.852     1.222    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.049    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.583     0.924    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y43          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.120    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X1Y43          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.851     1.221    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y43          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.078     1.002    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.563     0.904    unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X11Y37         FDRE                                         r  unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.100    unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X11Y37         FDRE                                         r  unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.830     1.200    unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X11Y37         FDRE                                         r  unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.904    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.076     0.980    unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.563     0.904    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y37         FDRE                                         r  unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.100    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X11Y37         FDRE                                         r  unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.830     1.200    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y37         FDRE                                         r  unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.904    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.075     0.979    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.562     0.903    unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y36          FDRE                                         r  unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.099    unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X7Y36          FDRE                                         r  unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.829     1.199    unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y36          FDRE                                         r  unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.903    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.075     0.978    unity_excercise_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.586     0.927    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.118     1.186    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X0Y48          SRL16E                                       r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.852     1.222    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.062    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.584     0.925    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.121    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X3Y42          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=588, routed)         0.852     1.222    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.297     0.925    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.071     0.996    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X4Y45    unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X4Y45    unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X4Y43    unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X5Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X6Y43    unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X6Y42    unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X6Y42    unity_excercise_design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y39    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X2Y40    unity_excercise_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    unity_excercise_design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.014ns (27.221%)  route 2.711ns (72.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.847     6.689    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.484     7.676    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]/C
                         clock pessimism              0.265     7.941    
                         clock uncertainty           -0.083     7.858    
    SLICE_X24Y19         FDRE (Setup_fdre_C_R)       -0.524     7.334    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.014ns (27.221%)  route 2.711ns (72.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.847     6.689    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.484     7.676    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[5]/C
                         clock pessimism              0.265     7.941    
                         clock uncertainty           -0.083     7.858    
    SLICE_X24Y19         FDRE (Setup_fdre_C_R)       -0.524     7.334    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.014ns (27.221%)  route 2.711ns (72.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.847     6.689    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.484     7.676    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/C
                         clock pessimism              0.265     7.941    
                         clock uncertainty           -0.083     7.858    
    SLICE_X24Y19         FDRE (Setup_fdre_C_R)       -0.524     7.334    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.014ns (27.221%)  route 2.711ns (72.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.847     6.689    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.484     7.676    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[7]/C
                         clock pessimism              0.265     7.941    
                         clock uncertainty           -0.083     7.858    
    SLICE_X24Y19         FDRE (Setup_fdre_C_R)       -0.524     7.334    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.014ns (27.632%)  route 2.656ns (72.368%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.792     6.634    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.485     7.677    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[0]/C
                         clock pessimism              0.265     7.942    
                         clock uncertainty           -0.083     7.859    
    SLICE_X24Y18         FDRE (Setup_fdre_C_R)       -0.524     7.335    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.014ns (27.632%)  route 2.656ns (72.368%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.792     6.634    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.485     7.677    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[1]/C
                         clock pessimism              0.265     7.942    
                         clock uncertainty           -0.083     7.859    
    SLICE_X24Y18         FDRE (Setup_fdre_C_R)       -0.524     7.335    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.014ns (27.632%)  route 2.656ns (72.368%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.792     6.634    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.485     7.677    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/C
                         clock pessimism              0.265     7.942    
                         clock uncertainty           -0.083     7.859    
    SLICE_X24Y18         FDRE (Setup_fdre_C_R)       -0.524     7.335    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.014ns (27.632%)  route 2.656ns (72.368%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.792     6.634    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.485     7.677    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[3]/C
                         clock pessimism              0.265     7.942    
                         clock uncertainty           -0.083     7.859    
    SLICE_X24Y18         FDRE (Setup_fdre_C_R)       -0.524     7.335    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.014ns (28.102%)  route 2.594ns (71.898%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.730     6.572    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.484     7.676    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]/C
                         clock pessimism              0.288     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X24Y20         FDRE (Setup_fdre_C_R)       -0.524     7.357    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.014ns (28.102%)  route 2.594ns (71.898%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.656     2.964    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]/Q
                         net (fo=2, routed)           0.649     4.131    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[9]
    SLICE_X25Y21         LUT4 (Prop_lut4_I1_O)        0.124     4.255 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4/O
                         net (fo=2, routed)           0.644     4.899    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_4_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.023 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5/O
                         net (fo=1, routed)           0.406     5.429    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_5_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3/O
                         net (fo=2, routed)           0.165     5.718    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_3_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1/O
                         net (fo=28, routed)          0.730     6.572    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count[0]_i_1_n_0
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.484     7.676    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[11]/C
                         clock pessimism              0.288     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X24Y20         FDRE (Setup_fdre_C_R)       -0.524     7.357    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.555%)  route 0.125ns (37.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.547     0.888    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y24         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/Q
                         net (fo=3, routed)           0.125     1.177    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.222 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_1/O
                         net (fo=1, routed)           0.000     1.222    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_i_1_n_0
    SLICE_X25Y23         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.813     1.183    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X25Y23         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_reg/C
                         clock pessimism             -0.281     0.902    
    SLICE_X25Y23         FDRE (Hold_fdre_C_D)         0.091     0.993    unity_excercise_design_1_i/pl_top_0/U0/BLINK/q_out_reg
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.553     0.894    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.172    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg_n_0_[2]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.282 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.282    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[0]_i_2_n_5
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.819     1.189    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/C
                         clock pessimism             -0.295     0.894    
    SLICE_X24Y18         FDRE (Hold_fdre_C_D)         0.134     1.028    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.552     0.893    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.171    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg_n_0_[6]
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.281 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.281    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]_i_1_n_5
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.818     1.188    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/C
                         clock pessimism             -0.295     0.893    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.134     1.027    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.550     0.891    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y21         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.181    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[14]
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.291 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.291    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[12]_i_1_n_5
    SLICE_X24Y21         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.816     1.186    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y21         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[14]/C
                         clock pessimism             -0.295     0.891    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.134     1.025    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.547     0.888    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y24         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.178    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]
    SLICE_X24Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.288 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.288    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[24]_i_1_n_5
    SLICE_X24Y24         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y24         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/C
                         clock pessimism             -0.294     0.888    
    SLICE_X24Y24         FDRE (Hold_fdre_C_D)         0.134     1.022    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.551     0.892    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]/Q
                         net (fo=2, routed)           0.127     1.182    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]
    SLICE_X24Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.292 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.292    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[8]_i_1_n_5
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.817     1.187    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]/C
                         clock pessimism             -0.295     0.892    
    SLICE_X24Y20         FDRE (Hold_fdre_C_D)         0.134     1.026    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.548     0.889    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y23         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]/Q
                         net (fo=3, routed)           0.137     1.189    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.299 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.299    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[20]_i_1_n_5
    SLICE_X24Y23         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.813     1.183    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y23         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]/C
                         clock pessimism             -0.294     0.889    
    SLICE_X24Y23         FDRE (Hold_fdre_C_D)         0.134     1.023    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.550     0.891    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[18]/Q
                         net (fo=4, routed)           0.138     1.192    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[18]
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.302 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.302    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[16]_i_1_n_5
    SLICE_X24Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.815     1.185    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[18]/C
                         clock pessimism             -0.294     0.891    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.134     1.025    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.553     0.894    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.172    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg_n_0_[2]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.318 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.318    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[0]_i_2_n_4
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.819     1.189    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[3]/C
                         clock pessimism             -0.295     0.894    
    SLICE_X24Y18         FDRE (Hold_fdre_C_D)         0.134     1.028    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.552     0.893    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.171    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg_n_0_[6]
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.317 r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.317    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]_i_1_n_4
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.818     1.188    unity_excercise_design_1_i/pl_top_0/U0/BLINK/clk_in
    SLICE_X24Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[7]/C
                         clock pessimism             -0.295     0.893    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.134     1.027    unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X24Y23     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X24Y23     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X24Y23     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[23]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X24Y24     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[24]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X24Y24     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[25]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X24Y24     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[26]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X24Y24     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[27]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X24Y18     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y21     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y21     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y21     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y21     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y18     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y18     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y19     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y19     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[5]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y19     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y19     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y19     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y19     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y23     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y23     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[22]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y23     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[23]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y24     unity_excercise_design_1_i/pl_top_0/U0/BLINK/count_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack        5.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 1.040ns (22.373%)  route 3.608ns (77.627%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.435 - 10.417 ) 
    Source Clock Delay      (SCD):    6.679ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.745     6.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X38Y15         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     7.197 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=8, routed)           1.183     8.380    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X36Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.504 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.515     9.019    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.143 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_5/O
                         net (fo=5, routed)           0.694     9.837    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_5_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.961 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.743    10.704    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X36Y18         LUT5 (Prop_lut5_I3_O)        0.150    10.854 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.473    11.327    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565    16.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X39Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.633    17.068    
                         clock uncertainty           -0.068    17.000    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)       -0.255    16.745    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.044ns (21.905%)  route 3.722ns (78.095%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 16.359 - 10.417 ) 
    Source Clock Delay      (SCD):    6.679ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.745     6.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X38Y15         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     7.197 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=8, routed)           1.183     8.380    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X36Y17         LUT5 (Prop_lut5_I4_O)        0.124     8.504 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.515     9.019    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.143 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_5/O
                         net (fo=5, routed)           0.694     9.837    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_5_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.961 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           1.330    11.291    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X35Y19         LUT4 (Prop_lut4_I2_O)        0.154    11.445 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.445    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_1_n_0
    SLICE_X35Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489    16.359    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X35Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/C
                         clock pessimism              0.596    16.955    
                         clock uncertainty           -0.068    16.887    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.075    16.962    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.704ns (16.790%)  route 3.489ns (83.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 16.431 - 10.417 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.742     6.676    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456     7.132 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.530     8.662    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.786 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_4/O
                         net (fo=2, routed)           0.795     9.581    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.705 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1/O
                         net (fo=19, routed)          1.164    10.869    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.561    16.431    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.596    17.027    
                         clock uncertainty           -0.068    16.959    
    SLICE_X38Y22         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.426    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.704ns (16.790%)  route 3.489ns (83.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 16.431 - 10.417 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.742     6.676    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456     7.132 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.530     8.662    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.786 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_4/O
                         net (fo=2, routed)           0.795     9.581    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.705 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1/O
                         net (fo=19, routed)          1.164    10.869    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.561    16.431    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.596    17.027    
                         clock uncertainty           -0.068    16.959    
    SLICE_X38Y22         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.426    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.704ns (16.790%)  route 3.489ns (83.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 16.431 - 10.417 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.742     6.676    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456     7.132 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.530     8.662    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.786 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_4/O
                         net (fo=2, routed)           0.795     9.581    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.705 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1/O
                         net (fo=19, routed)          1.164    10.869    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.561    16.431    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.596    17.027    
                         clock uncertainty           -0.068    16.959    
    SLICE_X38Y22         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.426    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.704ns (16.790%)  route 3.489ns (83.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 16.431 - 10.417 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.742     6.676    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456     7.132 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.530     8.662    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.786 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_4/O
                         net (fo=2, routed)           0.795     9.581    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.705 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1/O
                         net (fo=19, routed)          1.164    10.869    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.561    16.431    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.596    17.027    
                         clock uncertainty           -0.068    16.959    
    SLICE_X38Y22         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.426    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.704ns (16.790%)  route 3.489ns (83.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 16.431 - 10.417 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.742     6.676    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456     7.132 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.530     8.662    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.786 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_4/O
                         net (fo=2, routed)           0.795     9.581    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.705 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1/O
                         net (fo=19, routed)          1.164    10.869    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.561    16.431    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.596    17.027    
                         clock uncertainty           -0.068    16.959    
    SLICE_X38Y22         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.426    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.704ns (16.790%)  route 3.489ns (83.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 16.431 - 10.417 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.742     6.676    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456     7.132 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.530     8.662    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.786 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_4/O
                         net (fo=2, routed)           0.795     9.581    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.705 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1/O
                         net (fo=19, routed)          1.164    10.869    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.561    16.431    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.596    17.027    
                         clock uncertainty           -0.068    16.959    
    SLICE_X38Y22         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.426    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.704ns (16.790%)  route 3.489ns (83.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 16.431 - 10.417 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.742     6.676    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456     7.132 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.530     8.662    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.786 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_4/O
                         net (fo=2, routed)           0.795     9.581    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.705 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1/O
                         net (fo=19, routed)          1.164    10.869    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X38Y22         RAMS32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.561    16.431    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMS32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
                         clock pessimism              0.596    17.027    
                         clock uncertainty           -0.068    16.959    
    SLICE_X38Y22         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.426    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.704ns (16.790%)  route 3.489ns (83.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 16.431 - 10.417 ) 
    Source Clock Delay      (SCD):    6.676ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.742     6.676    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456     7.132 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.530     8.662    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_out[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.786 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/RAM_reg_0_3_0_5_i_4/O
                         net (fo=2, routed)           0.795     9.581    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/w_ptr_reg_reg[0]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.705 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1/O
                         net (fo=19, routed)          1.164    10.869    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X38Y22         RAMS32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    13.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.561    16.431    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMS32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism              0.596    17.027    
                         clock uncertainty           -0.068    16.959    
    SLICE_X38Y22         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.426    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  5.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X35Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     2.140 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.125     2.265    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.045     2.310 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.310    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.822     2.614    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X34Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/C
                         clock pessimism             -0.602     2.012    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.121     2.133    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.581%)  route 0.215ns (60.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.583     2.027    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     2.168 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.215     2.383    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIA0
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.846     2.638    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.601     2.037    
    SLICE_X38Y22         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.184    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.119%)  route 0.120ns (45.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.583     2.027    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     2.168 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.120     2.288    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/Q[3]
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.850     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.615     2.027    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.047     2.074    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.809%)  route 0.141ns (43.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.590     2.034    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X37Y3          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     2.175 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.141     2.316    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst_n_28
    SLICE_X37Y1          LUT4 (Prop_lut4_I0_O)        0.045     2.361 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.361    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[5]
    SLICE_X37Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X37Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism             -0.601     2.051    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.092     2.143    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.591     2.035    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X39Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     2.176 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.166     2.342    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg_n_0_[0][2]
    SLICE_X39Y3          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.859     2.651    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X39Y3          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.601     2.050    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.066     2.116    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.800%)  route 0.153ns (45.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.593     2.037    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     2.178 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/Q
                         net (fo=14, routed)          0.153     2.331    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]
    SLICE_X40Y0          LUT6 (Prop_lut6_I2_O)        0.045     2.376 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.376    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[0]_i_1_n_0
    SLICE_X40Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.862     2.654    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X40Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]/C
                         clock pessimism             -0.604     2.050    
    SLICE_X40Y0          FDRE (Hold_fdre_C_D)         0.091     2.141    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.639%)  route 0.154ns (45.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.593     2.037    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     2.178 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/Q
                         net (fo=14, routed)          0.154     2.332    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]
    SLICE_X40Y0          LUT5 (Prop_lut5_I2_O)        0.045     2.377 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.377    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[1]_i_1_n_0
    SLICE_X40Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.862     2.654    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X40Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[1]/C
                         clock pessimism             -0.604     2.050    
    SLICE_X40Y0          FDRE (Hold_fdre_C_D)         0.092     2.142    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.988%)  route 0.159ns (46.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.591     2.035    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X39Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     2.176 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/Q
                         net (fo=9, routed)           0.159     2.335    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.045     2.380 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     2.380    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X39Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_reg/C
                         clock pessimism             -0.617     2.035    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.092     2.127    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.109%)  route 0.201ns (51.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.593     2.037    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X40Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     2.178 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/Q
                         net (fo=21, routed)          0.201     2.379    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[0]_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.045     2.424 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.424    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X39Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/C
                         clock pessimism             -0.581     2.071    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.091     2.162    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.909%)  route 0.185ns (50.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.591     2.035    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X37Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     2.176 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.185     2.361    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/sync_reg_reg[0][0]
    SLICE_X37Y2          LUT4 (Prop_lut4_I0_O)        0.043     2.404 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.404    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg[2]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X37Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism             -0.617     2.035    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.107     2.142    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.417      8.261      BUFGCTRL_X0Y2    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X37Y2      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X37Y2      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X37Y2      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X39Y1      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X39Y1      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X39Y1      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X39Y1      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X39Y3      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y21     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y21     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y21     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y21     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y21     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X38Y22     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.561ns  (logic 2.951ns (23.493%)  route 9.610ns (76.507%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.394    14.918    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.328    15.246 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_15_0_5_i_121/O
                         net (fo=1, routed)           0.670    15.916    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.040 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80/O
                         net (fo=2, routed)           0.663    16.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.827 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_39/O
                         net (fo=4, routed)           0.852    17.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[3]_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    17.803 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.553    18.356    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[5]_i_3_n_0
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[5]_i_1/O
                         net (fo=8, routed)           0.671    19.151    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X19Y17         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.492    25.945    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_in
    SLICE_X19Y17         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]/C
                         clock pessimism              0.495    26.440    
                         clock uncertainty           -0.077    26.364    
    SLICE_X19Y17         FDRE (Setup_fdre_C_CE)      -0.205    26.159    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         26.159    
                         arrival time                         -19.151    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.561ns  (logic 2.951ns (23.493%)  route 9.610ns (76.507%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.394    14.918    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.328    15.246 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_15_0_5_i_121/O
                         net (fo=1, routed)           0.670    15.916    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.040 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80/O
                         net (fo=2, routed)           0.663    16.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.827 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_39/O
                         net (fo=4, routed)           0.852    17.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[3]_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    17.803 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.553    18.356    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[5]_i_3_n_0
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[5]_i_1/O
                         net (fo=8, routed)           0.671    19.151    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X19Y17         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.492    25.945    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_in
    SLICE_X19Y17         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]/C
                         clock pessimism              0.495    26.440    
                         clock uncertainty           -0.077    26.364    
    SLICE_X19Y17         FDRE (Setup_fdre_C_CE)      -0.205    26.159    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         26.159    
                         arrival time                         -19.151    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 3.411ns (26.881%)  route 9.278ns (73.119%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 25.943 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.496    15.019    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg
    SLICE_X22Y18         LUT4 (Prop_lut4_I1_O)        0.356    15.375 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/curr_state[5]_i_54/O
                         net (fo=3, routed)           0.525    15.900    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/curr_state[5]_i_54_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I1_O)        0.326    16.226 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/curr_state[5]_i_23/O
                         net (fo=7, routed)           0.965    17.191    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/curr_state[5]_i_23_n_0
    SLICE_X21Y16         LUT3 (Prop_lut3_I2_O)        0.152    17.343 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/curr_state[3]_i_9/O
                         net (fo=3, routed)           0.323    17.666    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state_reg[0]_3
    SLICE_X21Y17         LUT6 (Prop_lut6_I2_O)        0.326    17.992 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[1]_i_2/O
                         net (fo=1, routed)           0.785    18.776    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[1]_i_2_n_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124    18.900 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[1]_i_1/O
                         net (fo=1, routed)           0.379    19.279    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst_n_11
    SLICE_X19Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.490    25.943    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_in
    SLICE_X19Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]/C
                         clock pessimism              0.495    26.438    
                         clock uncertainty           -0.077    26.362    
    SLICE_X19Y18         FDRE (Setup_fdre_C_D)       -0.067    26.295    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.295    
                         arrival time                         -19.279    
  -------------------------------------------------------------------
                         slack                                  7.015    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 2.951ns (23.521%)  route 9.595ns (76.479%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 25.943 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.394    14.918    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.328    15.246 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_15_0_5_i_121/O
                         net (fo=1, routed)           0.670    15.916    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.040 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80/O
                         net (fo=2, routed)           0.663    16.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.827 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_39/O
                         net (fo=4, routed)           0.852    17.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[3]_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    17.803 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[5]_i_3/O
                         net (fo=1, routed)           0.553    18.356    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[5]_i_3_n_0
    SLICE_X21Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/curr_state[5]_i_1/O
                         net (fo=8, routed)           0.656    19.136    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/next_state
    SLICE_X18Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.490    25.943    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_in
    SLICE_X18Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]/C
                         clock pessimism              0.495    26.438    
                         clock uncertainty           -0.077    26.362    
    SLICE_X18Y18         FDRE (Setup_fdre_C_CE)      -0.205    26.157    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -19.136    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.951ns (23.940%)  route 9.376ns (76.060%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.394    14.918    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.328    15.246 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_15_0_5_i_121/O
                         net (fo=1, routed)           0.670    15.916    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.040 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80/O
                         net (fo=2, routed)           0.663    16.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.827 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_39/O
                         net (fo=4, routed)           0.782    17.609    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[3]_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124    17.733 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_13/O
                         net (fo=3, routed)           0.481    18.215    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/w_ptr_reg_reg[0]
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.124    18.339 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_1/O
                         net (fo=21, routed)          0.578    18.917    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WE
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.498    25.951    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA/CLK
                         clock pessimism              0.596    26.547    
                         clock uncertainty           -0.077    26.470    
    SLICE_X34Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         25.937    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.951ns (23.940%)  route 9.376ns (76.060%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.394    14.918    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.328    15.246 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_15_0_5_i_121/O
                         net (fo=1, routed)           0.670    15.916    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.040 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80/O
                         net (fo=2, routed)           0.663    16.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.827 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_39/O
                         net (fo=4, routed)           0.782    17.609    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[3]_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124    17.733 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_13/O
                         net (fo=3, routed)           0.481    18.215    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/w_ptr_reg_reg[0]
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.124    18.339 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_1/O
                         net (fo=21, routed)          0.578    18.917    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WE
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.498    25.951    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1/CLK
                         clock pessimism              0.596    26.547    
                         clock uncertainty           -0.077    26.470    
    SLICE_X34Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         25.937    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.951ns (23.940%)  route 9.376ns (76.060%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.394    14.918    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.328    15.246 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_15_0_5_i_121/O
                         net (fo=1, routed)           0.670    15.916    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.040 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80/O
                         net (fo=2, routed)           0.663    16.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.827 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_39/O
                         net (fo=4, routed)           0.782    17.609    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[3]_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124    17.733 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_13/O
                         net (fo=3, routed)           0.481    18.215    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/w_ptr_reg_reg[0]
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.124    18.339 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_1/O
                         net (fo=21, routed)          0.578    18.917    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WE
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.498    25.951    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB/CLK
                         clock pessimism              0.596    26.547    
                         clock uncertainty           -0.077    26.470    
    SLICE_X34Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         25.937    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.951ns (23.940%)  route 9.376ns (76.060%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.394    14.918    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.328    15.246 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_15_0_5_i_121/O
                         net (fo=1, routed)           0.670    15.916    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.040 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80/O
                         net (fo=2, routed)           0.663    16.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.827 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_39/O
                         net (fo=4, routed)           0.782    17.609    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[3]_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124    17.733 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_13/O
                         net (fo=3, routed)           0.481    18.215    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/w_ptr_reg_reg[0]
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.124    18.339 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_1/O
                         net (fo=21, routed)          0.578    18.917    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WE
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.498    25.951    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1/CLK
                         clock pessimism              0.596    26.547    
                         clock uncertainty           -0.077    26.470    
    SLICE_X34Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         25.937    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.951ns (23.940%)  route 9.376ns (76.060%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.394    14.918    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.328    15.246 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_15_0_5_i_121/O
                         net (fo=1, routed)           0.670    15.916    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.040 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80/O
                         net (fo=2, routed)           0.663    16.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.827 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_39/O
                         net (fo=4, routed)           0.782    17.609    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[3]_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124    17.733 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_13/O
                         net (fo=3, routed)           0.481    18.215    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/w_ptr_reg_reg[0]
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.124    18.339 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_1/O
                         net (fo=21, routed)          0.578    18.917    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WE
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.498    25.951    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC/CLK
                         clock pessimism              0.596    26.547    
                         clock uncertainty           -0.077    26.470    
    SLICE_X34Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         25.937    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.951ns (23.940%)  route 9.376ns (76.060%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.656     6.590    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          1.148     8.194    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[2]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.318 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.470     8.787    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.792     9.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.827    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.340 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.340    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.625    11.185    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_7
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.295    11.480 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4/O
                         net (fo=2, routed)           0.817    12.296    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_4_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg[0]_i_2/O
                         net (fo=16, routed)          0.955    13.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.148    13.523 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/size_reg[7]_i_6/O
                         net (fo=25, routed)          1.394    14.918    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[7]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.328    15.246 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/RAM_reg_0_15_0_5_i_121/O
                         net (fo=1, routed)           0.670    15.916    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    16.040 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80/O
                         net (fo=2, routed)           0.663    16.703    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_80_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.827 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_15_0_5_i_39/O
                         net (fo=4, routed)           0.782    17.609    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/r_ptr_reg_reg[3]_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124    17.733 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_13/O
                         net (fo=3, routed)           0.481    18.215    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/w_ptr_reg_reg[0]
    SLICE_X34Y11         LUT6 (Prop_lut6_I3_O)        0.124    18.339 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/RAM_reg_0_15_0_5_i_1/O
                         net (fo=21, routed)          0.578    18.917    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WE
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.498    25.951    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/WCLK
    SLICE_X34Y9          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1/CLK
                         clock pessimism              0.596    26.547    
                         clock uncertainty           -0.077    26.470    
    SLICE_X34Y9          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_6_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         25.937    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  7.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.070%)  route 0.273ns (65.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.551     1.995    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X29Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.273     2.409    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X30Y24         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.815     2.607    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X30Y24         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.600     2.007    
    SLICE_X30Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.317    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.070%)  route 0.273ns (65.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.551     1.995    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X29Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.273     2.409    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X30Y24         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.815     2.607    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X30Y24         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.600     2.007    
    SLICE_X30Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.317    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.070%)  route 0.273ns (65.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.551     1.995    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X29Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.273     2.409    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X30Y24         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.815     2.607    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X30Y24         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.600     2.007    
    SLICE_X30Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.317    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.070%)  route 0.273ns (65.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.551     1.995    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X29Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.273     2.409    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X30Y24         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.815     2.607    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X30Y24         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.600     2.007    
    SLICE_X30Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.317    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.647%)  route 0.278ns (66.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.556     2.000    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X33Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141     2.141 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.278     2.419    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X32Y19         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.821     2.613    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X32Y19         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.600     2.013    
    SLICE_X32Y19         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.323    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.647%)  route 0.278ns (66.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.556     2.000    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X33Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141     2.141 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.278     2.419    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X32Y19         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.821     2.613    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X32Y19         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.600     2.013    
    SLICE_X32Y19         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.323    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.647%)  route 0.278ns (66.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.556     2.000    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X33Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141     2.141 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.278     2.419    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X32Y19         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.821     2.613    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X32Y19         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.600     2.013    
    SLICE_X32Y19         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.323    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.647%)  route 0.278ns (66.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.556     2.000    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X33Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141     2.141 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.278     2.419    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X32Y19         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.821     2.613    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X32Y19         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.600     2.013    
    SLICE_X32Y19         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.323    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.261%)  route 0.283ns (66.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.551     1.995    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X29Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.283     2.419    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/ADDRD0
    SLICE_X30Y22         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.818     2.610    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/WCLK
    SLICE_X30Y22         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.600     2.010    
    SLICE_X30Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.320    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.261%)  route 0.283ns (66.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.551     1.995    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X29Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.283     2.419    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/ADDRD0
    SLICE_X30Y22         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.818     2.610    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/WCLK
    SLICE_X30Y22         RAMD64E                                      r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.600     2.010    
    SLICE_X30Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.320    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         unity_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y4      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y6      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y6      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y7      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y7      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y7      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/sync_cnt_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y24     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y24     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y24     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y24     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y1      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y1      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y1      unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y10     unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_a_inst/regfile/RAM_reg_0_15_0_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :           37  Failing Endpoints,  Worst Slack       -2.385ns,  Total Violation      -79.220ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.659ns  (logic 0.456ns (27.479%)  route 1.203ns (72.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 266.359 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.203   268.333    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X34Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489   266.359    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X34Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/C
                         clock pessimism              0.311   266.669    
                         clock uncertainty           -0.197   266.473    
    SLICE_X34Y19         FDRE (Setup_fdre_C_R)       -0.524   265.949    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        265.949    
                         arrival time                        -268.333    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/f_err_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.659ns  (logic 0.456ns (27.479%)  route 1.203ns (72.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 266.359 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.203   268.333    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X34Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/f_err_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489   266.359    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X34Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/f_err_reg_reg/C
                         clock pessimism              0.311   266.669    
                         clock uncertainty           -0.197   266.473    
    SLICE_X34Y19         FDRE (Setup_fdre_C_R)       -0.524   265.949    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/f_err_reg_reg
  -------------------------------------------------------------------
                         required time                        265.949    
                         arrival time                        -268.333    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.345ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.250ns  (logic 1.672ns (74.324%)  route 0.578ns (25.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 266.446 - 260.417 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 266.687 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.753   266.687    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   268.031 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.578   268.609    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/dout_b_o[0]
    SLICE_X39Y2          LUT4 (Prop_lut4_I2_O)        0.328   268.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   268.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[0]
    SLICE_X39Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.576   266.446    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X39Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/C
                         clock pessimism              0.311   266.756    
                         clock uncertainty           -0.197   266.560    
    SLICE_X39Y2          FDRE (Setup_fdre_C_D)        0.032   266.592    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.592    
                         arrival time                        -268.937    
  -------------------------------------------------------------------
                         slack                                 -2.345    

Slack (VIOLATED) :        -2.289ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.193ns  (logic 1.438ns (65.565%)  route 0.755ns (34.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 266.446 - 260.417 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 266.687 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.753   266.687    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314   268.001 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.755   268.756    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/dout_b_o[5]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124   268.880 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000   268.880    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[5]
    SLICE_X37Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.576   266.446    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X37Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism              0.311   266.756    
                         clock uncertainty           -0.197   266.560    
    SLICE_X37Y1          FDRE (Setup_fdre_C_D)        0.032   266.592    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        266.592    
                         arrival time                        -268.880    
  -------------------------------------------------------------------
                         slack                                 -2.289    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.456%)  route 1.268ns (73.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.268   268.398    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.429   266.120    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.120    
                         arrival time                        -268.398    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.456%)  route 1.268ns (73.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.268   268.398    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.429   266.120    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.120    
                         arrival time                        -268.398    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.456%)  route 1.268ns (73.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.268   268.398    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.429   266.120    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.120    
                         arrival time                        -268.398    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.456%)  route 1.268ns (73.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.268   268.398    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.429   266.120    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        266.120    
                         arrival time                        -268.398    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.456%)  route 1.268ns (73.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.268   268.398    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.429   266.120    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        266.120    
                         arrival time                        -268.398    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.456%)  route 1.268ns (73.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.268   268.398    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X37Y18         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.429   266.120    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        266.120    
                         arrival time                        -268.398    
  -------------------------------------------------------------------
                         slack                                 -2.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.503ns (79.511%)  route 0.130ns (20.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.591     2.035    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.425 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.130     2.555    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/dout_b_o[4]
    SLICE_X37Y0          LUT4 (Prop_lut4_I2_O)        0.113     2.668 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.668    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[4]
    SLICE_X37Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X37Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.092     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.512ns (78.267%)  route 0.142ns (21.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.591     2.035    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.429 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.142     2.571    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/dout_b_o[2]
    SLICE_X39Y2          LUT4 (Prop_lut4_I2_O)        0.118     2.689 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.689    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[2]
    SLICE_X39Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X39Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.092     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.433ns (65.099%)  route 0.232ns (34.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.591     2.035    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.423 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.232     2.655    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/dout_b_o[3]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.045     2.700 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.700    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[3]
    SLICE_X37Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X37Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.091     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.431ns (64.112%)  route 0.241ns (35.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.591     2.035    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.421 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.241     2.662    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/dout_b_o[5]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.045     2.707 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.707    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[5]
    SLICE_X37Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X37Y1          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.092     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.523ns (77.363%)  route 0.153ns (22.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.591     2.035    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.513 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.153     2.666    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/dout_b_o[1]
    SLICE_X37Y0          LUT4 (Prop_lut4_I2_O)        0.045     2.711 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.711    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[1]
    SLICE_X37Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X37Y0          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.092     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.603ns (85.822%)  route 0.100ns (14.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.590     2.034    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X38Y3          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.526 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.100     2.626    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/dout_b_o[6]
    SLICE_X37Y3          LUT4 (Prop_lut4_I2_O)        0.111     2.737 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.737    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[6]
    SLICE_X37Y3          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.859     2.651    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X37Y3          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/C
                         clock pessimism             -0.299     2.352    
                         clock uncertainty            0.197     2.549    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.092     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.527ns (72.611%)  route 0.199ns (27.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.590     2.034    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X38Y3          RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.512 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.199     2.711    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/dout_b_o[7]
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.049     2.760 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/i_/data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.760    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[7]
    SLICE_X39Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X39Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.107     2.657    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.011%)  route 0.529ns (73.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.529     2.696    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.045     2.741 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/lsr_rx_overrun_err_reg_i_1/O
                         net (fo=1, routed)           0.000     2.741    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst_n_0
    SLICE_X36Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.848     2.640    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X36Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
                         clock pessimism             -0.299     2.342    
                         clock uncertainty            0.197     2.538    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.092     2.630    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.975%)  route 0.530ns (74.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.530     2.697    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.045     2.742 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/lsr_rx_framing_err_reg_i_1/O
                         net (fo=1, routed)           0.000     2.742    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst_n_2
    SLICE_X36Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.848     2.640    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X36Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
                         clock pessimism             -0.299     2.342    
                         clock uncertainty            0.197     2.538    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.091     2.629    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.192%)  route 0.557ns (79.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_in
    SLICE_X39Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.141     2.167 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.557     2.724    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/D[0]
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.850     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.344    
                         clock uncertainty            0.197     2.540    
    SLICE_X36Y18         FDCE (Hold_fdce_C_D)         0.066     2.606    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  unity_clk

Setup :           17  Failing Endpoints,  Worst Slack       -2.357ns,  Total Violation      -34.614ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.357ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.966ns  (logic 1.343ns (68.303%)  route 0.623ns (31.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 246.015 - 240.000 ) 
    Source Clock Delay      (SCD):    6.669ns = ( 246.252 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.735   246.252    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343   247.595 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.623   248.219    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[2]
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.562   246.015    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism              0.311   246.325    
                         clock uncertainty           -0.197   246.129    
    SLICE_X41Y22         FDRE (Setup_fdre_C_D)       -0.267   245.862    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        245.862    
                         arrival time                        -248.219    
  -------------------------------------------------------------------
                         slack                                 -2.357    

Slack (VIOLATED) :        -2.333ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.954ns  (logic 1.336ns (68.356%)  route 0.618ns (31.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 246.014 - 240.000 ) 
    Source Clock Delay      (SCD):    6.669ns = ( 246.252 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.735   246.252    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336   247.588 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.618   248.207    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[4]
    SLICE_X39Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.561   246.014    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X39Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism              0.311   246.324    
                         clock uncertainty           -0.197   246.128    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)       -0.254   245.874    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        245.874    
                         arrival time                        -248.207    
  -------------------------------------------------------------------
                         slack                                 -2.333    

Slack (VIOLATED) :        -2.253ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.037ns  (logic 1.314ns (64.514%)  route 0.723ns (35.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 246.015 - 240.000 ) 
    Source Clock Delay      (SCD):    6.669ns = ( 246.252 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.735   246.252    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314   247.566 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.723   248.289    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[5]
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.562   246.015    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism              0.311   246.325    
                         clock uncertainty           -0.197   246.129    
    SLICE_X41Y22         FDRE (Setup_fdre_C_D)       -0.093   246.036    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        246.036    
                         arrival time                        -248.289    
  -------------------------------------------------------------------
                         slack                                 -2.253    

Slack (VIOLATED) :        -2.240ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.070ns  (logic 1.317ns (63.632%)  route 0.753ns (36.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 246.015 - 240.000 ) 
    Source Clock Delay      (SCD):    6.669ns = ( 246.252 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.735   246.252    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317   247.569 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.753   248.322    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[3]
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.562   246.015    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism              0.311   246.325    
                         clock uncertainty           -0.197   246.129    
    SLICE_X41Y22         FDRE (Setup_fdre_C_D)       -0.047   246.082    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        246.082    
                         arrival time                        -248.322    
  -------------------------------------------------------------------
                         slack                                 -2.240    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.931ns  (logic 1.309ns (67.800%)  route 0.622ns (32.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 246.014 - 240.000 ) 
    Source Clock Delay      (SCD):    6.669ns = ( 246.252 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.735   246.252    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309   247.561 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.622   248.183    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[1]
    SLICE_X39Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.561   246.014    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X39Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
                         clock pessimism              0.311   246.324    
                         clock uncertainty           -0.197   246.128    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)       -0.081   246.047    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        246.047    
                         arrival time                        -248.183    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.053ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.684ns  (logic 1.344ns (79.801%)  route 0.340ns (20.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 246.017 - 240.000 ) 
    Source Clock Delay      (SCD):    6.672ns = ( 246.255 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.738   246.255    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X38Y21         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.599 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.340   247.940    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[6]
    SLICE_X41Y21         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.564   246.017    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y21         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism              0.311   246.327    
                         clock uncertainty           -0.197   246.131    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)       -0.244   245.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        245.887    
                         arrival time                        -247.940    
  -------------------------------------------------------------------
                         slack                                 -2.053    

Slack (VIOLATED) :        -2.052ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.684ns  (logic 1.344ns (79.801%)  route 0.340ns (20.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns = ( 246.015 - 240.000 ) 
    Source Clock Delay      (SCD):    6.669ns = ( 246.252 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.735   246.252    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.596 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.340   247.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[0]
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.562   246.015    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism              0.311   246.325    
                         clock uncertainty           -0.197   246.129    
    SLICE_X41Y22         FDRE (Setup_fdre_C_D)       -0.244   245.885    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        245.885    
                         arrival time                        -247.937    
  -------------------------------------------------------------------
                         slack                                 -2.052    

Slack (VIOLATED) :        -1.983ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.761ns  (logic 0.456ns (25.898%)  route 1.305ns (74.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.029ns = ( 246.029 - 240.000 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 246.270 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.753   246.270    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X37Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.456   246.726 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.305   248.031    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_reg_reg[0][0]
    SLICE_X36Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.576   246.029    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_in
    SLICE_X36Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   246.339    
                         clock uncertainty           -0.197   246.143    
    SLICE_X36Y2          FDRE (Setup_fdre_C_D)       -0.095   246.048    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        246.048    
                         arrival time                        -248.031    
  -------------------------------------------------------------------
                         slack                                 -1.983    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.787ns  (logic 0.456ns (25.516%)  route 1.331ns (74.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 246.020 - 240.000 ) 
    Source Clock Delay      (SCD):    6.676ns = ( 246.259 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.742   246.259    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.456   246.715 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.331   248.046    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[0]
    SLICE_X37Y17         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.567   246.020    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_in
    SLICE_X37Y17         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   246.330    
                         clock uncertainty           -0.197   246.134    
    SLICE_X37Y17         FDCE (Setup_fdce_C_D)       -0.047   246.087    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        246.087    
                         arrival time                        -248.046    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.946ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.774ns  (logic 0.456ns (25.709%)  route 1.318ns (74.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 246.017 - 240.000 ) 
    Source Clock Delay      (SCD):    6.673ns = ( 246.256 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   242.568    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.739   246.256    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X36Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.456   246.712 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/Q
                         net (fo=2, routed)           1.318   248.030    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   242.679    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.564   246.017    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/C
                         clock pessimism              0.311   246.327    
                         clock uncertainty           -0.197   246.131    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)       -0.047   246.084    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]
  -------------------------------------------------------------------
                         required time                        246.084    
                         arrival time                        -248.030    
  -------------------------------------------------------------------
                         slack                                 -1.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.478ns (80.848%)  route 0.113ns (19.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.580     2.024    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X38Y21         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.502 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.113     2.615    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[7]
    SLICE_X41Y21         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.849     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y21         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism             -0.299     2.342    
                         clock uncertainty            0.197     2.539    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.047     2.586    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.388ns (59.171%)  route 0.268ns (40.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.580     2.024    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.412 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.268     2.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[3]
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.848     2.640    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism             -0.299     2.341    
                         clock uncertainty            0.197     2.538    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.075     2.613    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.492ns (80.368%)  route 0.120ns (19.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.580     2.024    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X38Y21         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.516 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.120     2.636    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[6]
    SLICE_X41Y21         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.849     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y21         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism             -0.299     2.342    
                         clock uncertainty            0.197     2.539    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.012     2.551    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.492ns (80.368%)  route 0.120ns (19.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.580     2.024    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.516 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.120     2.636    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[0]
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.848     2.640    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism             -0.299     2.341    
                         clock uncertainty            0.197     2.538    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.012     2.550    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.128ns (20.278%)  route 0.503ns (79.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.591     2.035    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X37Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.128     2.163 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.503     2.666    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[1]
    SLICE_X36Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.860     2.652    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_in
    SLICE_X36Y2          FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.353    
                         clock uncertainty            0.197     2.550    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.017     2.567    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.390ns (62.956%)  route 0.229ns (37.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.580     2.024    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.414 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.229     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[4]
    SLICE_X39Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.846     2.638    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X39Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism             -0.299     2.339    
                         clock uncertainty            0.197     2.536    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.007     2.543    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.386ns (58.152%)  route 0.278ns (41.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.580     2.024    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.410 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.278     2.688    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[5]
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.848     2.640    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism             -0.299     2.341    
                         clock uncertainty            0.197     2.538    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.047     2.585    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.394ns (62.517%)  route 0.236ns (37.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.580     2.024    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.418 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.236     2.654    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[2]
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.848     2.640    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X41Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism             -0.299     2.341    
                         clock uncertainty            0.197     2.538    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.003     2.541    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.478ns (68.316%)  route 0.222ns (31.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.580     2.024    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X38Y22         RAMD32                                       r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.502 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.222     2.724    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o[1]
    SLICE_X39Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.846     2.638    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_in
    SLICE_X39Y22         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
                         clock pessimism             -0.299     2.339    
                         clock uncertainty            0.197     2.536    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.066     2.602    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.128ns (18.880%)  route 0.550ns (81.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.584     2.028    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.128     2.156 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.550     2.706    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X37Y17         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.851     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_in
    SLICE_X37Y17         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.541    
    SLICE_X37Y17         FDCE (Hold_fdce_C_D)         0.013     2.554    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :            9  Failing Endpoints,  Worst Slack       -2.258ns,  Total Violation      -20.264ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.728ns  (logic 0.456ns (26.389%)  route 1.272ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.272   268.402    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y18         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X36Y18         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -268.402    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.728ns  (logic 0.456ns (26.389%)  route 1.272ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.272   268.402    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y18         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X36Y18         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -268.402    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.728ns  (logic 0.456ns (26.389%)  route 1.272ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.272   268.402    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y18         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X36Y18         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -268.402    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.728ns  (logic 0.456ns (26.389%)  route 1.272ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.272   268.402    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y18         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X36Y18         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -268.402    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.716ns  (logic 0.456ns (26.579%)  route 1.260ns (73.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.260   268.390    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y19         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -268.390    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.716ns  (logic 0.456ns (26.579%)  route 1.260ns (73.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.260   268.390    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y19         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -268.390    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.716ns  (logic 0.456ns (26.579%)  route 1.260ns (73.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.260   268.390    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y19         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -268.390    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.716ns  (logic 0.456ns (26.579%)  route 1.260ns (73.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.260   268.390    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y19         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -268.390    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        1.716ns  (logic 0.456ns (26.579%)  route 1.260ns (73.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 266.435 - 260.417 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 266.674 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677   262.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.740   266.674    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.456   267.130 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          1.260   268.390    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487   263.096    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565   266.435    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.311   266.745    
                         clock uncertainty           -0.197   266.549    
    SLICE_X41Y19         FDCE (Recov_fdce_C_CLR)     -0.405   266.144    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.144    
                         arrival time                        -268.390    
  -------------------------------------------------------------------
                         slack                                 -2.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.595     2.762    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.851     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.541    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092     2.449    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.595     2.762    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.851     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.541    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092     2.449    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.595     2.762    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.851     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.541    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092     2.449    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.595     2.762    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.851     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.541    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092     2.449    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.595     2.762    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X41Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.851     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X41Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.541    
    SLICE_X41Y19         FDCE (Remov_fdce_C_CLR)     -0.092     2.449    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.801%)  route 0.609ns (81.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.609     2.776    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y18         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.850     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.344    
                         clock uncertainty            0.197     2.540    
    SLICE_X36Y18         FDCE (Remov_fdce_C_CLR)     -0.092     2.448    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.801%)  route 0.609ns (81.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.609     2.776    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y18         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.850     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.344    
                         clock uncertainty            0.197     2.540    
    SLICE_X36Y18         FDCE (Remov_fdce_C_CLR)     -0.092     2.448    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.801%)  route 0.609ns (81.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.609     2.776    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y18         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.850     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.344    
                         clock uncertainty            0.197     2.540    
    SLICE_X36Y18         FDCE (Remov_fdce_C_CLR)     -0.092     2.448    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.801%)  route 0.609ns (81.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.609     2.776    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X36Y18         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.850     2.642    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X36Y18         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.299     2.344    
                         clock uncertainty            0.197     2.540    
    SLICE_X36Y18         FDCE (Remov_fdce_C_CLR)     -0.092     2.448    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.580ns (14.905%)  route 3.311ns (85.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.065    10.564    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X31Y23         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.484    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.596    26.533    
                         clock uncertainty           -0.077    26.456    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    26.051    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.051    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.580ns (14.905%)  route 3.311ns (85.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.065    10.564    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X31Y23         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.484    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.533    
                         clock uncertainty           -0.077    26.456    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    26.051    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.051    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.580ns (14.905%)  route 3.311ns (85.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.065    10.564    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X31Y23         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.484    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                         clock pessimism              0.596    26.533    
                         clock uncertainty           -0.077    26.456    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    26.051    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.051    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.580ns (14.905%)  route 3.311ns (85.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.065    10.564    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X31Y23         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.484    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                         clock pessimism              0.596    26.533    
                         clock uncertainty           -0.077    26.456    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    26.051    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.051    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.089%)  route 3.025ns (83.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 25.937 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.779    10.278    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X29Y23         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.484    25.937    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X29Y23         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.596    26.533    
                         clock uncertainty           -0.077    26.456    
    SLICE_X29Y23         FDCE (Recov_fdce_C_CLR)     -0.405    26.051    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.051    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.798ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.580ns (16.207%)  route 2.999ns (83.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 25.935 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.753    10.252    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X26Y24         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.482    25.935    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_in
    SLICE_X26Y24         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.531    
                         clock uncertainty           -0.077    26.454    
    SLICE_X26Y24         FDCE (Recov_fdce_C_CLR)     -0.405    26.049    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.049    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                 15.798    

Slack (MET) :             15.798ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.580ns (16.207%)  route 2.999ns (83.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 25.935 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.753    10.252    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X26Y24         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.482    25.935    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_in
    SLICE_X26Y24         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism              0.596    26.531    
                         clock uncertainty           -0.077    26.454    
    SLICE_X26Y24         FDCE (Recov_fdce_C_CLR)     -0.405    26.049    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.049    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                 15.798    

Slack (MET) :             16.016ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.580ns (17.037%)  route 2.824ns (82.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 25.935 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.578    10.077    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X28Y25         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.482    25.935    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_in
    SLICE_X28Y25         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism              0.596    26.531    
                         clock uncertainty           -0.077    26.454    
    SLICE_X28Y25         FDCE (Recov_fdce_C_CLR)     -0.361    26.093    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.093    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                 16.016    

Slack (MET) :             16.028ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.580ns (17.322%)  route 2.768ns (82.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 25.935 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.522    10.021    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X31Y25         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.482    25.935    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y25         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.531    
                         clock uncertainty           -0.077    26.454    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405    26.049    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.049    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 16.028    

Slack (MET) :             16.028ns  (required time - arrival time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.580ns (17.322%)  route 2.768ns (82.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 25.935 - 20.000 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.677     2.985    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.739     6.673    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     7.129 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          2.246     9.375    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X29Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.499 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.522    10.021    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X31Y25         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          1.487    22.680    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         1.482    25.935    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_in
    SLICE_X31Y25         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism              0.596    26.531    
                         clock uncertainty           -0.077    26.454    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405    26.049    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.049    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 16.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.632     2.799    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X39Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.849     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_in
    SLICE_X39Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.601     2.040    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.948    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.632     2.799    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X39Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.849     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_in
    SLICE_X39Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism             -0.601     2.040    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.948    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.632     2.799    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X39Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.849     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_in
    SLICE_X39Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.601     2.040    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.948    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.632     2.799    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X39Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.849     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_in
    SLICE_X39Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.601     2.040    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.948    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.632     2.799    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X39Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.849     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_in
    SLICE_X39Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.601     2.040    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.948    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.632     2.799    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X39Y19         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.849     2.641    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_in
    SLICE_X39Y19         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.601     2.040    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.948    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.837%)  route 0.650ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.650     2.817    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X37Y17         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.851     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_in
    SLICE_X37Y17         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism             -0.601     2.042    
    SLICE_X37Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.950    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.837%)  route 0.650ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.650     2.817    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X37Y17         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.851     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_in
    SLICE_X37Y17         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.601     2.042    
    SLICE_X37Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.950    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.837%)  route 0.650ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.582     2.026    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y19         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     2.167 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_onehot_state_reg_reg[19]/Q
                         net (fo=55, routed)          0.650     2.817    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_onehot_state_reg_reg[19][0]
    SLICE_X37Y17         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.851     2.643    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_in
    SLICE_X37Y17         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.601     2.042    
    SLICE_X37Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.950    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.183ns (25.297%)  route 0.540ns (74.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.546     0.887    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.581     2.025    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_in
    SLICE_X37Y20         FDRE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     2.166 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.403     2.569    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.042     2.611 f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.138     2.748    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_onehot_state_reg_reg[19][0]
    SLICE_X33Y20         FDCE                                         f  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_excercise_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_excercise_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_excercise_design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=30, routed)          0.812     1.182    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/unity_clk_BUFG_inst/O
                         net (fo=485, routed)         0.820     2.612    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_in
    SLICE_X33Y20         FDCE                                         r  unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/C
                         clock pessimism             -0.581     2.031    
    SLICE_X33Y20         FDCE (Remov_fdce_C_CLR)     -0.159     1.872    unity_excercise_design_1_i/pl_top_0/U0/UNITY_TOP/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.876    





