#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct 12 10:07:13 2021
# Process ID: 15164
# Current directory: C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12076 C:\Users\jonja\Documents\VHDL\Eget arbeid\Lecture04\Lecture04_Part2\Lecture04_Part2.xpr
# Log file: C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/vivado.log
# Journal file: C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/jonja/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/jonja/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project {C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part2' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.ip_user_files', nor could it be found using path 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture04/Lecture04_Part2/Lecture04_Part2.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Lecture04_Part2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.211 ; gain = 56.535
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hex_to_seg_if'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hex_to_seg_if' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj hex_to_seg_if_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_to_seg_if'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.sim/sim_1/behav/xsim'
"xelab -wto 33ef24493cd44f298009e45bbdbd472a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hex_to_seg_if_behav xil_defaultlib.hex_to_seg_if -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 33ef24493cd44f298009e45bbdbd472a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hex_to_seg_if_behav xil_defaultlib.hex_to_seg_if -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.hex_to_seg_if
Built simulation snapshot hex_to_seg_if_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/jonja/Documents/VHDL/Eget -notrace
couldn't read file "C:/Users/jonja/Documents/VHDL/Eget": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 12 10:10:14 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hex_to_seg_if_behav -key {Behavioral:sim_1:Functional:hex_to_seg_if} -tclbatch {hex_to_seg_if.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hex_to_seg_if.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hex_to_seg_if_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1368.188 ; gain = 35.762
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-MJUHLJ79' and cannot be killed from host 'DESKTOP-42IJ6JD'
2. Process appears to be on host 'LAPTOP-MJUHLJ79' and cannot be killed from host 'DESKTOP-42IJ6JD'

reset_run impl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 12 10:11:53 2021...
