--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main_sch.twx main_sch.ncd -o main_sch.twr main_sch.pcf
-ucf main_sch.ucf

Design file:              main_sch.ncd
Physical constraint file: main_sch.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_P123
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rx_P97      |    0.396(R)|      SLOW  |    0.447(R)|      SLOW  |clk_P123_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_P123 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
common<0>   |         6.959(R)|      SLOW  |         3.561(R)|      FAST  |clk_P123_BUFGP    |   0.000|
common<1>   |         7.151(R)|      SLOW  |         3.669(R)|      FAST  |clk_P123_BUFGP    |   0.000|
common<2>   |         6.962(R)|      SLOW  |         3.522(R)|      FAST  |clk_P123_BUFGP    |   0.000|
common<3>   |         7.601(R)|      SLOW  |         3.946(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7<0>     |         7.377(R)|      SLOW  |         3.844(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7<1>     |         7.176(R)|      SLOW  |         3.727(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7<2>     |         7.405(R)|      SLOW  |         3.797(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7<3>     |         7.751(R)|      SLOW  |         4.039(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7<4>     |         7.447(R)|      SLOW  |         3.858(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7<5>     |         7.662(R)|      SLOW  |         4.027(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7<6>     |         7.709(R)|      SLOW  |         4.013(R)|      FAST  |clk_P123_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_P123       |    4.552|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 16 02:47:25 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4593 MB



