Analysis & Synthesis report for dmb1test
Tue Jul 10 17:57:03 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component
 18. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated
 19. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p
 20. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p
 21. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|altsyncram_k8d1:fifo_ram
 22. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|dffpipe_3dc:rdaclr
 23. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 24. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5
 25. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 26. Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8
 27. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component
 28. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated
 29. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p
 30. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p
 31. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|altsyncram_k8d1:fifo_ram
 32. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|dffpipe_3dc:rdaclr
 33. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 34. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5
 35. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 36. Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8
 37. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 38. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated
 39. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p
 40. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p
 41. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|altsyncram_46d1:fifo_ram
 42. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_brp
 43. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_bwp
 44. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 45. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 46. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_brp
 47. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_bwp
 48. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 49. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16
 50. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
 51. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 52. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated
 53. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p
 54. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p
 55. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|altsyncram_46d1:fifo_ram
 56. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_brp
 57. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_bwp
 58. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 59. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 60. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_brp
 61. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_bwp
 62. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 63. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16
 64. Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
 65. Source assignments for TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 66. Source assignments for TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 67. Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 68. Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 69. Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 70. Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 71. Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 72. Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 73. Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 74. Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 75. Source assignments for TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated
 76. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux:cmd_demux
 77. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 78. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux
 79. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_001
 80. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_002
 81. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_003
 82. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_004
 83. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_005
 84. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_006
 85. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_007
 86. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_008
 87. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_009
 88. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_010
 89. Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_011
 90. Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller
 91. Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 92. Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 93. Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller_001
 94. Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Parameter Settings for User Entity Instance: Top-level Entity: |top
 97. Parameter Settings for User Entity Instance: ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i
 98. Parameter Settings for User Entity Instance: ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i
 99. Parameter Settings for User Entity Instance: RST_GEN:rst_inst
100. Parameter Settings for User Entity Instance: ADC_INIT:init_inst
101. Parameter Settings for User Entity Instance: DAT_FIFO:A1_3|dcfifo:dcfifo_component
102. Parameter Settings for User Entity Instance: DAT_FIFO:A2_3|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
104. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
105. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
106. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
107. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo
108. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo
109. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a
110. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
111. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b
112. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
114. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram
115. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
116. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
117. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
118. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
119. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
120. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy
121. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0
122. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
123. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
124. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
125. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
126. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
127. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_translator
128. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator
129. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator
130. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator
131. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
132. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator
133. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator
134. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator
135. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator
136. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator
137. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
138. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
139. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
140. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
143. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent
146. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent
149. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent
152. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent
155. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
158. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent
161. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent
164. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent
167. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent
170. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent
173. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router|TestRO_mm_interconnect_0_router_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001|TestRO_mm_interconnect_0_router_001_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_002|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_003|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_004|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_005|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_006|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_007|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_008:router_008|TestRO_mm_interconnect_0_router_008_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_009|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_010|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_011|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_012|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_013|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter
208. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
209. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter
210. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
211. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
212. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
213. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
214. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
215. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
216. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
217. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
218. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
219. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
220. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
221. Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
222. Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller
223. Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
224. Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
225. Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller_001
226. Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
227. Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
228. Parameter Settings for User Entity Instance: SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i
229. Parameter Settings for User Entity Instance: dac_spi2:spi2_inst
230. dcfifo Parameter Settings by Entity Instance
231. scfifo Parameter Settings by Entity Instance
232. altsyncram Parameter Settings by Entity Instance
233. Port Connectivity Checks: "dac_spi2:spi2_inst"
234. Port Connectivity Checks: "SPI_COMMGEN:spi_gen_inst"
235. Port Connectivity Checks: "SYS_PLL:A1"
236. Port Connectivity Checks: "SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component"
237. Port Connectivity Checks: "TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
238. Port Connectivity Checks: "TestRO:test_A1|altera_reset_controller:rst_controller_001"
239. Port Connectivity Checks: "TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
240. Port Connectivity Checks: "TestRO:test_A1|altera_reset_controller:rst_controller"
241. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"
242. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
243. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"
244. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
245. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
246. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
247. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_009|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode"
248. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_008:router_008|TestRO_mm_interconnect_0_router_008_default_decode:the_default_decode"
249. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_002|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode"
250. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001|TestRO_mm_interconnect_0_router_001_default_decode:the_default_decode"
251. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router|TestRO_mm_interconnect_0_router_default_decode:the_default_decode"
252. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo"
253. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent"
254. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo"
255. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent"
256. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo"
257. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent"
258. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo"
259. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent"
260. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo"
261. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent"
262. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
263. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
264. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo"
265. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent"
266. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo"
267. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent"
268. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo"
269. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent"
270. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo"
271. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent"
272. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
273. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
274. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
275. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
276. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
277. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
278. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator"
279. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator"
280. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator"
281. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator"
282. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator"
283. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
284. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator"
285. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator"
286. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator"
287. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_translator"
288. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
289. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
290. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
291. Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
292. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy"
293. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
294. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
295. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_pib:the_TestRO_nios2_gen2_0_cpu_nios2_oci_pib"
296. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
297. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace|TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode:TestRO_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
298. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_itrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_itrace"
299. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk"
300. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk"
301. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug"
302. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci"
303. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_test_bench:the_TestRO_nios2_gen2_0_cpu_test_bench"
304. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu"
305. Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0"
306. Port Connectivity Checks: "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0"
307. Port Connectivity Checks: "TestRO:test_A1"
308. Port Connectivity Checks: "DAT_FIFO:A2_3"
309. Port Connectivity Checks: "ADC_PLL:ADC_PLL2"
310. Port Connectivity Checks: "ADC_PLL:ADC_PLL1"
311. Port Connectivity Checks: "ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component"
312. Post-Synthesis Netlist Statistics for Top Partition
313. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
314. Elapsed Time Per Partition
315. Analysis & Synthesis Messages
316. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jul 10 17:57:03 2018       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; dmb1test                                    ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2174                                        ;
; Total pins                      ; 51                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,472,704                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA7F23I7        ;                    ;
; Top-level entity name                                                           ; top                ; dmb1test           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                               ; Library      ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; top.v                                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v                                                                                         ;              ;
; SYS_GCLK/synthesis/SYS_GCLK.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/SYS_GCLK.v                                                                 ; SYS_GCLK     ;
; SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v                                         ; SYS_GCLK     ;
; SYS_PLL.v                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL.v                                                                                     ; SYS_PLL      ;
; SYS_PLL/SYS_PLL_0002.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v                                                                        ; SYS_PLL      ;
; DAT_FIFO.v                                                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v                                                                                    ;              ;
; TestRO/synthesis/TestRO.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v                                                                     ; TestRO       ;
; TestRO/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v                                         ; TestRO       ;
; TestRO/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_synchronizer.v                                       ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_irq_mapper.sv                                              ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v                                        ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_006.v                  ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v                      ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; TestRO       ;
; TestRO/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; TestRO       ;
; TestRO/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv                           ; TestRO       ;
; TestRO/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv                               ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux_007.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux_007.sv                         ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux.sv                             ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux_007.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux_007.sv                           ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv                               ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux_001.sv                         ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux.sv                             ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv                            ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_008.sv                            ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv                            ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv                            ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv                                ; TestRO       ;
; TestRO/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; TestRO       ;
; TestRO/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; TestRO       ;
; TestRO/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_master_agent.sv                                     ; TestRO       ;
; TestRO/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; TestRO       ;
; TestRO/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_master_translator.sv                                ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_version_info.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_version_info.v                                             ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.hex                                       ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v                                         ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v                                             ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v                                         ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_tck.v                         ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_test_bench.v                              ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v                                              ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_fifo_0.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v                                                   ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_ext_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_ext_rst.v                                                  ; TestRO       ;
; TestRO/synthesis/submodules/TestRO_dacctrl.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_dacctrl.v                                                  ; TestRO       ;
; ADC_PLL.v                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL.v                                                                                     ; ADC_PLL      ;
; ADC_PLL/ADC_PLL_0002.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v                                                                        ; ADC_PLL      ;
; ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v                                                         ; ADCINCLKCTRL ;
; ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v                                 ; ADCINCLKCTRL ;
; RST_GEN.v                                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/RST_GEN.v                                                                                     ;              ;
; ADC_INIT.v                                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_INIT.v                                                                                    ;              ;
; dac_spi2.v                                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi2.v                                                                                    ;              ;
; SPI_COMMGEN.v                                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_COMMGEN.v                                                                                 ;              ;
; altera_pll.v                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v                                                                                           ;              ;
; dcfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                             ;              ;
; lpm_counter.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                        ;              ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                        ;              ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                                           ;              ;
; a_graycounter.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                      ;              ;
; a_fefifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                           ;              ;
; a_gray2bin.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                         ;              ;
; dffpipe.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                            ;              ;
; alt_sync_fifo.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                      ;              ;
; lpm_compare.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                        ;              ;
; altsyncram_fifo.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                    ;              ;
; aglobal160.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                         ;              ;
; db/dcfifo_q7q1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf                                                                            ;              ;
; db/a_graycounter_ov6.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_ov6.tdf                                                                      ;              ;
; db/a_graycounter_kdc.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_kdc.tdf                                                                      ;              ;
; db/altsyncram_k8d1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_k8d1.tdf                                                                        ;              ;
; db/dffpipe_3dc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_3dc.tdf                                                                            ;              ;
; db/alt_synch_pipe_bpl.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_bpl.tdf                                                                     ;              ;
; db/dffpipe_se9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_se9.tdf                                                                            ;              ;
; db/alt_synch_pipe_cpl.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_cpl.tdf                                                                     ;              ;
; db/dffpipe_te9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_te9.tdf                                                                            ;              ;
; db/cmpr_uu5.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_uu5.tdf                                                                               ;              ;
; db/cmpr_tu5.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_tu5.tdf                                                                               ;              ;
; db/mux_5r7.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/mux_5r7.tdf                                                                                ;              ;
; db/dcfifo_biq1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf                                                                            ;              ;
; db/a_gray2bin_oab.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_gray2bin_oab.tdf                                                                         ;              ;
; db/a_graycounter_nv6.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_nv6.tdf                                                                      ;              ;
; db/a_graycounter_jdc.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_jdc.tdf                                                                      ;              ;
; db/altsyncram_46d1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_46d1.tdf                                                                        ;              ;
; db/dffpipe_oe9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_oe9.tdf                                                                            ;              ;
; db/alt_synch_pipe_8pl.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_8pl.tdf                                                                     ;              ;
; db/dffpipe_pe9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_pe9.tdf                                                                            ;              ;
; db/alt_synch_pipe_dpl.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_dpl.tdf                                                                     ;              ;
; db/dffpipe_ue9.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_ue9.tdf                                                                            ;              ;
; db/cmpr_906.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_906.tdf                                                                               ;              ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                              ;              ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                             ;              ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                          ;              ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                           ;              ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                           ;              ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                           ;              ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                           ;              ;
; db/scfifo_3291.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3291.tdf                                                                            ;              ;
; db/a_dpfifo_5771.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf                                                                          ;              ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_7cf.tdf                                                                           ;              ;
; db/cntr_vg7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_vg7.tdf                                                                               ;              ;
; db/altsyncram_7pu1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_7pu1.tdf                                                                        ;              ;
; db/cntr_jgb.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_jgb.tdf                                                                               ;              ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                    ;              ;
; altera_sld_agent_endpoint.vhd                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                          ;              ;
; altera_fabric_endpoint.vhd                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                             ;              ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                         ;              ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                  ;              ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                            ;              ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                         ;              ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                          ;              ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                                             ;              ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                                             ;              ;
; db/altsyncram_msi1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_msi1.tdf                                                                        ;              ;
; db/altsyncram_qid1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_qid1.tdf                                                                        ;              ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                               ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                          ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                      ;              ;
; db/altsyncram_rdj1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf                                                                        ;              ;
; db/decode_7la.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/decode_7la.tdf                                                                             ;              ;
; db/mux_qib.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/mux_qib.tdf                                                                                ;              ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                            ; altera_sld   ;
; db/ip/slda87ce868/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/alt_sld_fab.v                                                               ; alt_sld_fab  ;
; db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab  ;
; db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab  ;
; db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab  ;
; db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab  ;
; db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                       ;              ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                         ;              ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1716                                                                        ;
;                                             ;                                                                             ;
; Combinational ALUT usage for logic          ; 2800                                                                        ;
;     -- 7 input functions                    ; 24                                                                          ;
;     -- 6 input functions                    ; 423                                                                         ;
;     -- 5 input functions                    ; 597                                                                         ;
;     -- 4 input functions                    ; 577                                                                         ;
;     -- <=3 input functions                  ; 1179                                                                        ;
;                                             ;                                                                             ;
; Dedicated logic registers                   ; 2174                                                                        ;
;                                             ;                                                                             ;
; I/O pins                                    ; 51                                                                          ;
; Total MLAB memory bits                      ; 0                                                                           ;
; Total block memory bits                     ; 2472704                                                                     ;
;                                             ;                                                                             ;
; Total DSP Blocks                            ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 4                                                                           ;
;     -- PLLs                                 ; 4                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2397                                                                        ;
; Total fan-out                               ; 29227                                                                       ;
; Average fan-out                             ; 5.15                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |top                                                                                                                                    ; 2800 (121)        ; 2174 (108)   ; 2472704           ; 0          ; 51   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                ; top                                            ; work         ;
;    |ADCINCLKCTRL:ADC1_CLKCTRL|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC1_CLKCTRL                                                                                                                                                                                                                                                                                                                                                                      ; ADCINCLKCTRL                                   ; ADCINCLKCTRL ;
;       |ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                               ; ADCINCLKCTRL_altclkctrl_0                      ; ADCINCLKCTRL ;
;          |ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                                                                         ; ADCINCLKCTRL_altclkctrl_0_sub                  ; ADCINCLKCTRL ;
;    |ADCINCLKCTRL:ADC2_CLKCTRL|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC2_CLKCTRL                                                                                                                                                                                                                                                                                                                                                                      ; ADCINCLKCTRL                                   ; ADCINCLKCTRL ;
;       |ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC2_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                               ; ADCINCLKCTRL_altclkctrl_0                      ; ADCINCLKCTRL ;
;          |ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC2_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                                                                         ; ADCINCLKCTRL_altclkctrl_0_sub                  ; ADCINCLKCTRL ;
;    |ADC_INIT:init_inst|                                                                                                                 ; 69 (69)           ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |top|ADC_INIT:init_inst                                                                                                                                                                                                                                                                                                                                                                             ; ADC_INIT                                       ; work         ;
;    |ADC_PLL:ADC_PLL1|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL1                                                                                                                                                                                                                                                                                                                                                                               ; ADC_PLL                                        ; ADC_PLL      ;
;       |ADC_PLL_0002:adc_pll_inst|                                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst                                                                                                                                                                                                                                                                                                                                                     ; ADC_PLL_0002                                   ; ADC_PLL      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                             ; altera_pll                                     ; work         ;
;    |ADC_PLL:ADC_PLL2|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL2                                                                                                                                                                                                                                                                                                                                                                               ; ADC_PLL                                        ; ADC_PLL      ;
;       |ADC_PLL_0002:adc_pll_inst|                                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst                                                                                                                                                                                                                                                                                                                                                     ; ADC_PLL_0002                                   ; ADC_PLL      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                             ; altera_pll                                     ; work         ;
;    |DAT_FIFO:A1_3|                                                                                                                      ; 64 (0)            ; 111 (0)      ; 14336             ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3                                                                                                                                                                                                                                                                                                                                                                                  ; DAT_FIFO                                       ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 64 (0)            ; 111 (0)      ; 14336             ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                          ; dcfifo                                         ; work         ;
;          |dcfifo_q7q1:auto_generated|                                                                                                   ; 64 (8)            ; 111 (37)     ; 14336             ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated                                                                                                                                                                                                                                                                                                                               ; dcfifo_q7q1                                    ; work         ;
;             |a_graycounter_kdc:wrptr_g1p|                                                                                               ; 17 (17)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                                                   ; a_graycounter_kdc                              ; work         ;
;             |a_graycounter_ov6:rdptr_g1p|                                                                                               ; 17 (17)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                                                   ; a_graycounter_ov6                              ; work         ;
;             |alt_synch_pipe_bpl:rs_dgwp|                                                                                                ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_bpl                             ; work         ;
;                |dffpipe_se9:dffpipe5|                                                                                                   ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5                                                                                                                                                                                                                                                                               ; dffpipe_se9                                    ; work         ;
;             |alt_synch_pipe_cpl:ws_dgrp|                                                                                                ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_cpl                             ; work         ;
;                |dffpipe_te9:dffpipe8|                                                                                                   ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8                                                                                                                                                                                                                                                                               ; dffpipe_te9                                    ; work         ;
;             |altsyncram_k8d1:fifo_ram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 14336             ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|altsyncram_k8d1:fifo_ram                                                                                                                                                                                                                                                                                                      ; altsyncram_k8d1                                ; work         ;
;             |dffpipe_3dc:rdaclr|                                                                                                        ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                                                            ; dffpipe_3dc                                    ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                 ; mux_5r7                                        ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                 ; mux_5r7                                        ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                ; mux_5r7                                        ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                ; mux_5r7                                        ; work         ;
;    |DAT_FIFO:A2_3|                                                                                                                      ; 63 (0)            ; 111 (0)      ; 14336             ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3                                                                                                                                                                                                                                                                                                                                                                                  ; DAT_FIFO                                       ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 63 (0)            ; 111 (0)      ; 14336             ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                          ; dcfifo                                         ; work         ;
;          |dcfifo_q7q1:auto_generated|                                                                                                   ; 63 (7)            ; 111 (37)     ; 14336             ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated                                                                                                                                                                                                                                                                                                                               ; dcfifo_q7q1                                    ; work         ;
;             |a_graycounter_kdc:wrptr_g1p|                                                                                               ; 17 (17)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                                                   ; a_graycounter_kdc                              ; work         ;
;             |a_graycounter_ov6:rdptr_g1p|                                                                                               ; 17 (17)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                                                   ; a_graycounter_ov6                              ; work         ;
;             |alt_synch_pipe_bpl:rs_dgwp|                                                                                                ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_bpl                             ; work         ;
;                |dffpipe_se9:dffpipe5|                                                                                                   ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5                                                                                                                                                                                                                                                                               ; dffpipe_se9                                    ; work         ;
;             |alt_synch_pipe_cpl:ws_dgrp|                                                                                                ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_cpl                             ; work         ;
;                |dffpipe_te9:dffpipe8|                                                                                                   ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8                                                                                                                                                                                                                                                                               ; dffpipe_te9                                    ; work         ;
;             |altsyncram_k8d1:fifo_ram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 14336             ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|altsyncram_k8d1:fifo_ram                                                                                                                                                                                                                                                                                                      ; altsyncram_k8d1                                ; work         ;
;             |dffpipe_3dc:rdaclr|                                                                                                        ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                                                            ; dffpipe_3dc                                    ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                 ; mux_5r7                                        ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                 ; mux_5r7                                        ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                ; mux_5r7                                        ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                ; mux_5r7                                        ; work         ;
;    |RST_GEN:rst_inst|                                                                                                                   ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |top|RST_GEN:rst_inst                                                                                                                                                                                                                                                                                                                                                                               ; RST_GEN                                        ; work         ;
;    |SPI_COMMGEN:spi_gen_inst|                                                                                                           ; 35 (35)           ; 52 (52)      ; 0                 ; 0          ; 0    ; 0            ; |top|SPI_COMMGEN:spi_gen_inst                                                                                                                                                                                                                                                                                                                                                                       ; SPI_COMMGEN                                    ; work         ;
;    |SYS_GCLK:A0|                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|SYS_GCLK:A0                                                                                                                                                                                                                                                                                                                                                                                    ; SYS_GCLK                                       ; SYS_GCLK     ;
;       |SYS_GCLK_altclkctrl_0:altclkctrl_0|                                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                                                 ; SYS_GCLK_altclkctrl_0                          ; SYS_GCLK     ;
;          |SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component                                                                                                                                                                                                                                                                                   ; SYS_GCLK_altclkctrl_0_sub                      ; SYS_GCLK     ;
;    |SYS_PLL:A1|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|SYS_PLL:A1                                                                                                                                                                                                                                                                                                                                                                                     ; SYS_PLL                                        ; SYS_PLL      ;
;       |SYS_PLL_0002:sys_pll_inst|                                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst                                                                                                                                                                                                                                                                                                                                                           ; SYS_PLL_0002                                   ; SYS_PLL      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                   ; altera_pll                                     ; work         ;
;    |TestRO:test_A1|                                                                                                                     ; 2275 (0)          ; 1597 (0)     ; 2444032           ; 0          ; 0    ; 0            ; |top|TestRO:test_A1                                                                                                                                                                                                                                                                                                                                                                                 ; TestRO                                         ; TestRO       ;
;       |TestRO_dacctrl:dacctrl|                                                                                                          ; 34 (34)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_dacctrl:dacctrl                                                                                                                                                                                                                                                                                                                                                          ; TestRO_dacctrl                                 ; TestRO       ;
;       |TestRO_ext_rst:ext_rst|                                                                                                          ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_ext_rst:ext_rst                                                                                                                                                                                                                                                                                                                                                          ; TestRO_ext_rst                                 ; TestRO       ;
;       |TestRO_ext_rst:exttrg_0|                                                                                                         ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_ext_rst:exttrg_0                                                                                                                                                                                                                                                                                                                                                         ; TestRO_ext_rst                                 ; TestRO       ;
;       |TestRO_ext_rst:write_en_pio|                                                                                                     ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_ext_rst:write_en_pio                                                                                                                                                                                                                                                                                                                                                     ; TestRO_ext_rst                                 ; TestRO       ;
;       |TestRO_fifo_0:fifo_0|                                                                                                            ; 186 (0)           ; 185 (0)      ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0                                                                                                                                                                                                                                                                                                                                                            ; TestRO_fifo_0                                  ; TestRO       ;
;          |TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|                                                                  ; 186 (82)          ; 185 (49)     ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                ; TestRO_fifo_0_dcfifo_with_controls             ; TestRO       ;
;             |TestRO_fifo_0_dual_clock_fifo:the_dcfifo|                                                                                  ; 104 (4)           ; 132 (0)      ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                       ; TestRO_fifo_0_dual_clock_fifo                  ; TestRO       ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 100 (0)           ; 132 (0)      ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                                ; dcfifo                                         ; work         ;
;                   |dcfifo_biq1:auto_generated|                                                                                          ; 100 (23)          ; 132 (30)     ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated                                                                                                                                                                                                     ; dcfifo_biq1                                    ; work         ;
;                      |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                  ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                     ; a_gray2bin_oab                                 ; work         ;
;                      |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                  ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                     ; a_gray2bin_oab                                 ; work         ;
;                      |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                  ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                     ; a_gray2bin_oab                                 ; work         ;
;                      |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                  ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                     ; a_gray2bin_oab                                 ; work         ;
;                      |a_graycounter_jdc:wrptr_g1p|                                                                                      ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                         ; a_graycounter_jdc                              ; work         ;
;                      |a_graycounter_nv6:rdptr_g1p|                                                                                      ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                         ; a_graycounter_nv6                              ; work         ;
;                      |alt_synch_pipe_8pl:rs_dgwp|                                                                                       ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                          ; alt_synch_pipe_8pl                             ; work         ;
;                         |dffpipe_pe9:dffpipe13|                                                                                         ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                    ; dffpipe_pe9                                    ; work         ;
;                      |alt_synch_pipe_dpl:ws_dgrp|                                                                                       ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                          ; alt_synch_pipe_dpl                             ; work         ;
;                         |dffpipe_ue9:dffpipe16|                                                                                         ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16                                                                                                                                                    ; dffpipe_ue9                                    ; work         ;
;                      |altsyncram_46d1:fifo_ram|                                                                                         ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|altsyncram_46d1:fifo_ram                                                                                                                                                                            ; altsyncram_46d1                                ; work         ;
;                      |cmpr_906:rdempty_eq_comp|                                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                            ; cmpr_906                                       ; work         ;
;                      |cmpr_906:rdfull_eq_comp|                                                                                          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|cmpr_906:rdfull_eq_comp                                                                                                                                                                             ; cmpr_906                                       ; work         ;
;                      |cmpr_906:wrfull_eq_comp|                                                                                          ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                             ; cmpr_906                                       ; work         ;
;                      |dffpipe_oe9:rs_brp|                                                                                               ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                  ; dffpipe_oe9                                    ; work         ;
;                      |dffpipe_oe9:rs_bwp|                                                                                               ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                  ; dffpipe_oe9                                    ; work         ;
;                      |dffpipe_oe9:ws_brp|                                                                                               ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                  ; dffpipe_oe9                                    ; work         ;
;                      |dffpipe_oe9:ws_bwp|                                                                                               ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                  ; dffpipe_oe9                                    ; work         ;
;             |altera_std_synchronizer:wrdreq_sync_i|                                                                                     ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i                                                                                                                                                                                                                                                          ; altera_std_synchronizer                        ; work         ;
;       |TestRO_fifo_0:fifo_1|                                                                                                            ; 174 (0)           ; 185 (0)      ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1                                                                                                                                                                                                                                                                                                                                                            ; TestRO_fifo_0                                  ; TestRO       ;
;          |TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|                                                                  ; 174 (70)          ; 185 (49)     ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                ; TestRO_fifo_0_dcfifo_with_controls             ; TestRO       ;
;             |TestRO_fifo_0_dual_clock_fifo:the_dcfifo|                                                                                  ; 104 (4)           ; 132 (0)      ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                       ; TestRO_fifo_0_dual_clock_fifo                  ; TestRO       ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 100 (0)           ; 132 (0)      ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                                ; dcfifo                                         ; work         ;
;                   |dcfifo_biq1:auto_generated|                                                                                          ; 100 (23)          ; 132 (30)     ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated                                                                                                                                                                                                     ; dcfifo_biq1                                    ; work         ;
;                      |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                  ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                     ; a_gray2bin_oab                                 ; work         ;
;                      |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                  ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                     ; a_gray2bin_oab                                 ; work         ;
;                      |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                  ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                     ; a_gray2bin_oab                                 ; work         ;
;                      |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                  ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                     ; a_gray2bin_oab                                 ; work         ;
;                      |a_graycounter_jdc:wrptr_g1p|                                                                                      ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                         ; a_graycounter_jdc                              ; work         ;
;                      |a_graycounter_nv6:rdptr_g1p|                                                                                      ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                         ; a_graycounter_nv6                              ; work         ;
;                      |alt_synch_pipe_8pl:rs_dgwp|                                                                                       ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                          ; alt_synch_pipe_8pl                             ; work         ;
;                         |dffpipe_pe9:dffpipe13|                                                                                         ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                    ; dffpipe_pe9                                    ; work         ;
;                      |alt_synch_pipe_dpl:ws_dgrp|                                                                                       ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                          ; alt_synch_pipe_dpl                             ; work         ;
;                         |dffpipe_ue9:dffpipe16|                                                                                         ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16                                                                                                                                                    ; dffpipe_ue9                                    ; work         ;
;                      |altsyncram_46d1:fifo_ram|                                                                                         ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|altsyncram_46d1:fifo_ram                                                                                                                                                                            ; altsyncram_46d1                                ; work         ;
;                      |cmpr_906:rdempty_eq_comp|                                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                            ; cmpr_906                                       ; work         ;
;                      |cmpr_906:rdfull_eq_comp|                                                                                          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|cmpr_906:rdfull_eq_comp                                                                                                                                                                             ; cmpr_906                                       ; work         ;
;                      |cmpr_906:wrfull_eq_comp|                                                                                          ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                             ; cmpr_906                                       ; work         ;
;                      |dffpipe_oe9:rs_brp|                                                                                               ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                  ; dffpipe_oe9                                    ; work         ;
;                      |dffpipe_oe9:rs_bwp|                                                                                               ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                  ; dffpipe_oe9                                    ; work         ;
;                      |dffpipe_oe9:ws_brp|                                                                                               ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                  ; dffpipe_oe9                                    ; work         ;
;                      |dffpipe_oe9:ws_bwp|                                                                                               ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                  ; dffpipe_oe9                                    ; work         ;
;             |altera_std_synchronizer:wrdreq_sync_i|                                                                                     ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i                                                                                                                                                                                                                                                          ; altera_std_synchronizer                        ; work         ;
;       |TestRO_jtag_uart_0:jtag_uart_0|                                                                                                  ; 115 (34)          ; 113 (13)     ; 1024              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; TestRO_jtag_uart_0                             ; TestRO       ;
;          |TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|                                                                  ; 25 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; TestRO_jtag_uart_0_scfifo_r                    ; TestRO       ;
;             |scfifo:rfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|                                                                  ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; TestRO_jtag_uart_0_scfifo_w                    ; TestRO       ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 32 (32)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                              ; work         ;
;       |TestRO_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 951 (0)           ; 458 (0)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; TestRO_mm_interconnect_0                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; TestRO_mm_interconnect_0_cmd_demux_001         ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                 ; 54 (50)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                 ; 11 (7)            ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                 ; 11 (7)            ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                 ; 20 (16)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                 ; 20 (16)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                 ; 23 (19)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                     ; 19 (15)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                             ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_router:router|                                                                                       ; 34 (34)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; TestRO_mm_interconnect_0_router                ; TestRO       ;
;          |TestRO_mm_interconnect_0_router_001:router_001|                                                                               ; 20 (20)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; TestRO_mm_interconnect_0_router_001            ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 81 (81)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; TestRO_mm_interconnect_0_rsp_mux               ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_mux_001           ; TestRO       ;
;          |altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|                                                                              ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|                                                                              ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|                                                                             ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|                                                                              ; 10 (10)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|                                                                          ; 11 (11)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|                                                                              ; 10 (10)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|                                                                          ; 11 (11)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 11 (11)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 25 (25)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|                                                                         ; 7 (7)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|                                                                         ; 7 (7)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 21 (21)           ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                     ; TestRO       ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                     ; TestRO       ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 13 (13)           ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                ; TestRO       ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                ; TestRO       ;
;          |altera_merlin_slave_agent:ext_rst_s1_agent|                                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:exttrg_0_s1_agent|                                                                                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:fifo_0_out_csr_agent|                                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:fifo_1_out_csr_agent|                                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:version_info_s1_agent|                                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_translator:dacctrl_s1_translator|                                                                         ; 5 (5)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:ext_rst_s1_translator|                                                                         ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:exttrg_0_s1_translator|                                                                        ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:fifo_0_out_csr_translator|                                                                     ; 6 (6)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:fifo_0_out_translator|                                                                         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:fifo_1_out_csr_translator|                                                                     ; 6 (6)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:fifo_1_out_translator|                                                                         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:version_info_s1_translator|                                                                    ; 2 (2)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:write_en_pio_s1_translator|                                                                    ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                                                            ; 153 (153)         ; 112 (112)    ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                    ; TestRO       ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                                                            ; 224 (224)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                    ; TestRO       ;
;       |TestRO_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 787 (0)           ; 586 (0)      ; 10240             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; TestRO_nios2_gen2_0                            ; TestRO       ;
;          |TestRO_nios2_gen2_0_cpu:cpu|                                                                                                  ; 787 (625)         ; 586 (317)    ; 10240             ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; TestRO_nios2_gen2_0_cpu                        ; TestRO       ;
;             |TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|                                                   ; 162 (5)           ; 269 (80)     ; 8192              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; TestRO_nios2_gen2_0_cpu_nios2_oci              ; TestRO       ;
;                |TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 63 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; TestRO_nios2_gen2_0_cpu_debug_slave_wrapper    ; TestRO       ;
;                   |TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; TestRO_nios2_gen2_0_cpu_debug_slave_sysclk     ; TestRO       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck                                                            ; TestRO_nios2_gen2_0_cpu_debug_slave_tck        ; TestRO       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                |TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 9 (9)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; TestRO_nios2_gen2_0_cpu_nios2_avalon_reg       ; TestRO       ;
;                |TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; TestRO_nios2_gen2_0_cpu_nios2_oci_break        ; TestRO       ;
;                |TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 6 (6)             ; 9 (7)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; TestRO_nios2_gen2_0_cpu_nios2_oci_debug        ; TestRO       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                |TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 77 (77)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; TestRO_nios2_gen2_0_cpu_nios2_ocimem           ; TestRO       ;
;                   |TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module   ; TestRO       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;             |TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; TestRO_nios2_gen2_0_cpu_register_bank_a_module ; TestRO       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;             |TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; TestRO_nios2_gen2_0_cpu_register_bank_b_module ; TestRO       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;       |TestRO_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 4 (0)             ; 2 (0)        ; 2400000           ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; TestRO_onchip_memory2_0                        ; TestRO       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 4 (0)             ; 2 (0)        ; 2400000           ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;             |altsyncram_rdj1:auto_generated|                                                                                            ; 4 (0)             ; 2 (2)        ; 2400000           ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_rdj1                                ; work         ;
;                |decode_7la:decode3|                                                                                                     ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated|decode_7la:decode3                                                                                                                                                                                                                                                            ; decode_7la                                     ; work         ;
;       |TestRO_version_info:version_info|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_version_info:version_info                                                                                                                                                                                                                                                                                                                                                ; TestRO_version_info                            ; TestRO       ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 7 (6)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; TestRO       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                      ; TestRO       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; TestRO       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; TestRO       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; TestRO       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; TestRO       ;
;    |dac_spi2:spi2_inst|                                                                                                                 ; 41 (41)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |top|dac_spi2:spi2_inst                                                                                                                                                                                                                                                                                                                                                                             ; dac_spi2                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)           ; 83 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)           ; 83 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)           ; 83 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                            ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)           ; 83 (6)       ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)           ; 77 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (75)          ; 77 (49)      ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                               ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                       ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                     ; sld_shadow_jsm                                 ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|altsyncram_k8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 14           ; 1024         ; 14           ; 14336   ; None                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|altsyncram_k8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 14           ; 1024         ; 14           ; 14336   ; None                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 18750        ; 128          ; --           ; --           ; 2400000 ; TestRO_onchip_memory2_0.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File   ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; N/A    ; altclkctrl                      ; 16.0    ; N/A          ; N/A          ; |top|SYS_GCLK:A0                                                                                                                                                                                                                                                         ; SYS_GCLK.qsys     ;
; Altera ; altera_pll                      ; 16.0    ; N/A          ; N/A          ; |top|SYS_PLL:A1                                                                                                                                                                                                                                                          ; SYS_PLL.v         ;
; Altera ; FIFO                            ; 16.0    ; N/A          ; N/A          ; |top|DAT_FIFO:A1_3                                                                                                                                                                                                                                                       ; DAT_FIFO.v        ;
; Altera ; FIFO                            ; 16.0    ; N/A          ; N/A          ; |top|DAT_FIFO:A2_3                                                                                                                                                                                                                                                       ; DAT_FIFO.v        ;
; N/A    ; altclkctrl                      ; 16.0    ; N/A          ; N/A          ; |top|ADCINCLKCTRL:ADC1_CLKCTRL                                                                                                                                                                                                                                           ; ADCINCLKCTRL.qsys ;
; N/A    ; altclkctrl                      ; 16.0    ; N/A          ; N/A          ; |top|ADCINCLKCTRL:ADC2_CLKCTRL                                                                                                                                                                                                                                           ; ADCINCLKCTRL.qsys ;
; Altera ; altera_pll                      ; 16.0    ; N/A          ; N/A          ; |top|ADC_PLL:ADC_PLL1                                                                                                                                                                                                                                                    ; ADC_PLL.v         ;
; Altera ; altera_pll                      ; 16.0    ; N/A          ; N/A          ; |top|ADC_PLL:ADC_PLL2                                                                                                                                                                                                                                                    ; ADC_PLL.v         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; N/A    ; Qsys                            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1                                                                                                                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_avalon_pio               ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_dacctrl:dacctrl                                                                                                                                                                                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_pio               ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_ext_rst:ext_rst                                                                                                                                                                                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_pio               ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_ext_rst:exttrg_0                                                                                                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_avalon_fifo              ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0                                                                                                                                                                                                                                 ; TestRO.qsys       ;
; Altera ; altera_avalon_fifo              ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1                                                                                                                                                                                                                                 ; TestRO.qsys       ;
; Altera ; altera_irq_mapper               ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_irq_mapper:irq_mapper                                                                                                                                                                                                                         ; TestRO.qsys       ;
; Altera ; altera_avalon_jtag_uart         ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                       ; TestRO.qsys       ;
; Altera ; altera_mm_interconnect          ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                           ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                              ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                   ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                      ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                                       ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                          ; TestRO.qsys       ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                  ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux_007:cmd_mux_008                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux_007:cmd_mux_009                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux_007:cmd_mux_010                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux_007:cmd_mux_011                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent                                                                                                                                                                ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo                                                                                                                                                           ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent                                                                                                                                                                ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo                                                                                                                                                           ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent                                                                                                                                                               ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator                                                                                                                                                     ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent                                                                                                                                                                ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo                                                                                                                                                           ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo                                                                                                                                                       ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator                                                                                                                                                  ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_translator                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent                                                                                                                                                                ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo                                                                                                                                                           ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo                                                                                                                                                       ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator                                                                                                                                                  ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                             ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                        ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                   ; TestRO.qsys       ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                 ; TestRO.qsys       ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                       ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                         ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                    ; TestRO.qsys       ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                       ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                  ; TestRO.qsys       ;
; Altera ; altera_merlin_width_adapter     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                         ; TestRO.qsys       ;
; Altera ; altera_merlin_width_adapter     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                         ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                             ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router                                                                                                                                                                    ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_002                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_003                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_004                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_005                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_006                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_007                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_008:router_008                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_009                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_010                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_011                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_012                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_013                                                                                                                                                            ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                              ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_008                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_009                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_010                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_011                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                  ; TestRO.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                          ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent                                                                                                                                                           ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator                                                                                                                                                 ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent                                                                                                                                                           ; TestRO.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo                                                                                                                                                      ; TestRO.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator                                                                                                                                                 ; TestRO.qsys       ;
; Altera ; altera_nios2_gen2               ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                     ; TestRO.qsys       ;
; Altera ; altera_nios2_gen2_unit          ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu                                                                                                                                                                                         ; TestRO.qsys       ;
; Altera ; altera_avalon_onchip_memory2    ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                             ; TestRO.qsys       ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|altera_reset_controller:rst_controller                                                                                                                                                                                                               ; TestRO.qsys       ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                           ; TestRO.qsys       ;
; Altera ; altera_avalon_pio               ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_version_info:version_info                                                                                                                                                                                                                     ; TestRO.qsys       ;
; Altera ; altera_avalon_pio               ; 16.0    ; N/A          ; N/A          ; |top|TestRO:test_A1|TestRO_ext_rst:write_en_pio                                                                                                                                                                                                                          ; TestRO.qsys       ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[8]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[9]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[6]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[7]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[4]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[5]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[2]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[3]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[8]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[9]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[6]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[7]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[4]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[5]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[2]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[3]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[8]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[9]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[6]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[7]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[4]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[5]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[2]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[3]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[8]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[9]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[6]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[7]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[4]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[5]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[2]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[3]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[2]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[2]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[1]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[1]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[0]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[0]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|din_s1                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|din_s1                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vreg[0]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; addr_ctrl[0,1,3]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; ofstreg[15]                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; ofstreg[0..14]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; vreg[1..11,13..15,19..26,29..31]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_version_info:version_info|readdata[1..11,13..15,19..26,29..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_im:the_TestRO_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_im:the_TestRO_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[10..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[10..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[1..11,13..15,19..26,29..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[10..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[10..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_version_info:version_info|readdata[0]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                       ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_bwrap_field[0,1]                                                                                                                                                                                            ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0,1,4]                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                                                                            ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[54,55]                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byte_cnt_field[3]                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[56]                                                                                                                                                                                              ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[31]                                                                                                                                                                                              ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[32]                                                                                                                                                                                              ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                          ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                          ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                          ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                          ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][182]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][183]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][181]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][183]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][180]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][183]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ;
; ADC_INIT:init_inst|addr[1]                                                                                                                                                                                                                                                                                                                     ; Merged with ADC_INIT:init_inst|addr[7]                                                                                                                                                                                                                                                                                                                     ;
; ADC_INIT:init_inst|data[2..4]                                                                                                                                                                                                                                                                                                                  ; Merged with ADC_INIT:init_inst|addr[7]                                                                                                                                                                                                                                                                                                                     ;
; ADC_INIT:init_inst|addr[2]                                                                                                                                                                                                                                                                                                                     ; Merged with ADC_INIT:init_inst|addr[5]                                                                                                                                                                                                                                                                                                                     ;
; ADC_INIT:init_inst|addr[3]                                                                                                                                                                                                                                                                                                                     ; Merged with ADC_INIT:init_inst|addr[4]                                                                                                                                                                                                                                                                                                                     ;
; ADC_INIT:init_inst|data[5]                                                                                                                                                                                                                                                                                                                     ; Merged with ADC_INIT:init_inst|addr[4]                                                                                                                                                                                                                                                                                                                     ;
; ADC_INIT:init_inst|data[6]                                                                                                                                                                                                                                                                                                                     ; Merged with ADC_INIT:init_inst|data[7]                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                   ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                   ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][199]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][200]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][198]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][200]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ;
; dac_spi2:spi2_inst|init_cnt[23]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[23]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[20]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[20]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[19]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[19]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[15]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[15]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[12]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[12]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[10]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[10]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[9]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[9]                                                                                                                                                                                                                                                                                                                                    ;
; dac_spi2:spi2_inst|init_cnt[7]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[7]                                                                                                                                                                                                                                                                                                                                    ;
; dac_spi2:spi2_inst|init_cnt[31]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[31]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[30]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[30]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[29]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[29]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[28]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[28]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[27]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[27]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[26]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[26]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[25]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[25]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[24]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[24]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[22]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[22]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[21]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[21]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[18]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[18]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[17]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[17]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[16]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[16]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[14]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[14]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[13]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[13]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[11]                                                                                                                                                                                                                                                                                                                ; Merged with addr_cnt[11]                                                                                                                                                                                                                                                                                                                                   ;
; dac_spi2:spi2_inst|init_cnt[8]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[8]                                                                                                                                                                                                                                                                                                                                    ;
; dac_spi2:spi2_inst|init_cnt[6]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[6]                                                                                                                                                                                                                                                                                                                                    ;
; dac_spi2:spi2_inst|init_cnt[5]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[5]                                                                                                                                                                                                                                                                                                                                    ;
; dac_spi2:spi2_inst|init_cnt[4]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[4]                                                                                                                                                                                                                                                                                                                                    ;
; dac_spi2:spi2_inst|init_cnt[3]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[3]                                                                                                                                                                                                                                                                                                                                    ;
; dac_spi2:spi2_inst|init_cnt[2]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[2]                                                                                                                                                                                                                                                                                                                                    ;
; dac_spi2:spi2_inst|init_cnt[1]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[1]                                                                                                                                                                                                                                                                                                                                    ;
; dac_spi2:spi2_inst|init_cnt[0]                                                                                                                                                                                                                                                                                                                 ; Merged with addr_cnt[0]                                                                                                                                                                                                                                                                                                                                    ;
; SPI_COMMGEN:spi_gen_inst|data_str[19]                                                                                                                                                                                                                                                                                                          ; Merged with SPI_COMMGEN:spi_gen_inst|addr_tmp[3]                                                                                                                                                                                                                                                                                                           ;
; SPI_COMMGEN:spi_gen_inst|data_str[18]                                                                                                                                                                                                                                                                                                          ; Merged with SPI_COMMGEN:spi_gen_inst|addr_tmp[2]                                                                                                                                                                                                                                                                                                           ;
; SPI_COMMGEN:spi_gen_inst|data_str[17]                                                                                                                                                                                                                                                                                                          ; Merged with SPI_COMMGEN:spi_gen_inst|addr_tmp[1]                                                                                                                                                                                                                                                                                                           ;
; SPI_COMMGEN:spi_gen_inst|data_str[16]                                                                                                                                                                                                                                                                                                          ; Merged with SPI_COMMGEN:spi_gen_inst|addr_tmp[0]                                                                                                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                     ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][199]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][198]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][200]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][198]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][181]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][180]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][182]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][180]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][183]                                                                                                                                                                                                                 ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][180]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                          ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                          ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                          ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                          ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                      ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                     ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[16..18,27,28]                                                                                                                                                                                              ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_version_info:version_info|readdata[16..18,27,28]                                                                                                                                                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_version_info:version_info|readdata[12]                                                                                                                                                                                                                                                                                   ;
; vreg[16..18,27,28]                                                                                                                                                                                                                                                                                                                             ; Merged with vreg[12]                                                                                                                                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                           ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                   ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2..18]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][183]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[4..29]                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[32,33,53]                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..29]                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][180]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_use_reg                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[2,3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][200]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][174]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][198]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][174]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][184]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4,5]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][184]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[9]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[9]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[9]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[9]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[9]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[9]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][218]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][218]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 1068                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[19],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[17],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[16],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[14],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[13],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[53],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][218],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][218]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                          ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][198]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][183]                                                                                                                                                                                                               ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][180],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][184],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][184]                                                                                                                                                                                                                 ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                         ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                         ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                       ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                         ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                         ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                         ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                        ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ;
; vreg[11]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[11],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                        ;
; vreg[10]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[10],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                        ;
; vreg[9]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[9],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                         ;
; vreg[8]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[8],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                         ;
; vreg[7]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[7],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                         ;
; vreg[6]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[6],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                         ;
; vreg[5]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[5],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                         ;
; vreg[4]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[4],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                         ;
; vreg[3]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[3],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                         ;
; vreg[2]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[2],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                         ;
; vreg[24]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[24],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                         ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][92],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                    ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][92],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                         ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][92],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                        ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][92],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                    ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][92],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ;                                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ;
; vreg[0]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[0],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                         ;
; vreg[31]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[31],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                        ;
; vreg[30]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[30],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                        ;
; vreg[29]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[29],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                        ;
; vreg[26]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[26],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                        ;
; vreg[25]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[25],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                        ;
; vreg[23]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[23],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                        ;
; vreg[22]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[22],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                        ;
; vreg[21]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[21],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                        ;
; vreg[20]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[20],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                        ;
; vreg[19]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[19],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                        ;
; vreg[1]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[1],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                         ;
; vreg[15]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[15],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                        ;
; vreg[14]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[14],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                        ;
; vreg[13]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_version_info:version_info|readdata[13],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                  ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[9]                                                                                                                                                                                         ; Stuck at GND                   ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[9]                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[9]                                                                                                                                                                                         ; Stuck at GND                   ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[9]                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[31]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[31]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[30]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[30]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[29]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[29]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[28]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[28]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[27]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[27]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[26]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[26]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[25]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[25]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[24]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[24]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[23]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[23]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[22]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[22]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[21]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[21]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[20]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[20]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[19]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[19]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[18]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[18]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[17]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[17]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[16]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[16]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[15]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[15]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[14]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[14]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[13]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[13]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[12]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[12]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[11]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[11]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[10]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|av_readdata_pre[10]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[31]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[31]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[30]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[30]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[29]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[29]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[28]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[28]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[27]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[27]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[26]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[26]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[25]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[25]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[24]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[24]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[23]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[23]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[22]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[22]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[21]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[21]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[20]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[20]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[19]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[19]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[18]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[18]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[17]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[17]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[16]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[16]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[15]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[15]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[14]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[14]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[13]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[13]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[12]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[12]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[11]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[11]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[10]                                                                                                                                                                                                             ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|av_readdata_pre[10]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                         ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                         ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                    ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                    ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                    ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                         ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                         ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                           ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                        ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                        ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                        ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                          ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                    ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                    ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                    ; Lost Fanouts                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_use_reg                                                                                                                                                                                                       ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                               ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][174]                                                                                                                                                                                                               ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][174]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                   ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                       ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                        ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                   ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                        ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                     ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                      ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                        ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                        ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                    ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                    ; Stuck at GND                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC                   ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2174  ;
; Number of registers using Synchronous Clear  ; 384   ;
; Number of registers using Synchronous Load   ; 175   ;
; Number of registers using Asynchronous Clear ; 1805  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 974   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dac_spi2:spi2_inst|sclksrc                                                                                                                                                                                                                                                                                                      ; 2       ;
; ADC_INIT:init_inst|addr[7]                                                                                                                                                                                                                                                                                                      ; 4       ;
; ADC_INIT:init_inst|addr[6]                                                                                                                                                                                                                                                                                                      ; 1       ;
; ADC_INIT:init_inst|addr[5]                                                                                                                                                                                                                                                                                                      ; 2       ;
; ADC_INIT:init_inst|addr[4]                                                                                                                                                                                                                                                                                                      ; 3       ;
; ADC_INIT:init_inst|addr[0]                                                                                                                                                                                                                                                                                                      ; 1       ;
; ADC_INIT:init_inst|data[7]                                                                                                                                                                                                                                                                                                      ; 1       ;
; ADC_INIT:init_inst|data[0]                                                                                                                                                                                                                                                                                                      ; 1       ;
; ADC_INIT:init_inst|data[1]                                                                                                                                                                                                                                                                                                      ; 1       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                                                         ; 6       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                   ; 11      ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                            ; 38      ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                             ; 3       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                      ; 6       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                              ; 17      ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ; 4       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                    ; 3       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                       ; 1       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                          ; 1       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                          ; 1       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                          ; 1       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                          ; 1       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                                                         ; 9       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                       ; 3       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                               ; 7       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                               ; 7       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                    ; 1       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                    ; 4       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                       ; 2       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                                                            ; 5       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                                                         ; 9       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                ; 1       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                ; 4       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                   ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                  ; 4       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                  ; 4       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                       ; 1       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                                                            ; 5       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                        ; 2       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; 1       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                               ; 7       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                               ; 7       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                                                                                                                                                           ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                                                                                                                                                           ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]                                                                                                                                                                            ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]                                                                                                                                                                            ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; 1       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[5]                                                                                                                                                                            ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[5]                                                                                                                                                                            ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[8]                                                                                                                                                                            ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[8]                                                                                                                                                                            ; 2       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[7]                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[7]                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[6]                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[6]                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 1       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                  ; 5       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                  ; 5       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                                                         ; 6       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 1       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                                                            ; 3       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[15]                                                                                                                                                                                                                                                                                           ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[14]                                                                                                                                                                                                                                                                                           ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[13]                                                                                                                                                                                                                                                                                           ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[12]                                                                                                                                                                                                                                                                                           ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[11]                                                                                                                                                                                                                                                                                           ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[10]                                                                                                                                                                                                                                                                                           ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[9]                                                                                                                                                                                                                                                                                            ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[8]                                                                                                                                                                                                                                                                                            ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[7]                                                                                                                                                                                                                                                                                            ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[6]                                                                                                                                                                                                                                                                                            ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[5]                                                                                                                                                                                                                                                                                            ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[4]                                                                                                                                                                                                                                                                                            ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[3]                                                                                                                                                                                                                                                                                            ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[2]                                                                                                                                                                                                                                                                                            ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[1]                                                                                                                                                                                                                                                                                            ; 1       ;
; SPI_COMMGEN:spi_gen_inst|sdat_tmp[0]                                                                                                                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 99                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|dac_spi2:spi2_inst|senddata[21]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|dac_spi2:spi2_inst|senddata[1]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|dac_spi2:spi2_inst|senddata[23]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|wait_latency_counter[0]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|dac_spi2:spi2_inst|senddata[17]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                              ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[37]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[34]               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[14]               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[30]               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated|mux_qib:mux2|result_node[87]                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[2]                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[1]                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_logic_result[18]                                                                                                                                                                                                                                                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001|src_channel[6]                                                                                                                                                                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated            ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|altsyncram_k8d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated            ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|altsyncram_k8d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                    ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                        ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                    ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                        ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]        ;
+-------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; VERSION        ; 00011000000001110001000000000000 ; Unsigned Binary ;
; InitBS         ; 1000000000000000                 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 125.0 MHz              ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 125.000000 MHz         ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 125.0 MHz              ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 125.000000 MHz         ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RST_GEN:rst_inst ;
+----------------+------------------+---------------------------+
; Parameter Name ; Value            ; Type                      ;
+----------------+------------------+---------------------------+
; RST_TIME       ; 1111111111111110 ; Unsigned Binary           ;
+----------------+------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_INIT:init_inst ;
+----------------+------------------+-----------------------------+
; Parameter Name ; Value            ; Type                        ;
+----------------+------------------+-----------------------------+
; p1             ; 0000000011111111 ; Unsigned Binary             ;
; p2             ; 0000000000000001 ; Unsigned Binary             ;
; p3             ; 0011111111111111 ; Unsigned Binary             ;
+----------------+------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAT_FIFO:A1_3|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------+
; Parameter Name          ; Value       ; Type                                       ;
+-------------------------+-------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 14          ; Signed Integer                             ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                             ;
; LPM_WIDTHU              ; 10          ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                    ;
; USE_EAB                 ; ON          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                             ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                    ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_q7q1 ; Untyped                                    ;
+-------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAT_FIFO:A2_3|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------+
; Parameter Name          ; Value       ; Type                                       ;
+-------------------------+-------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 14          ; Signed Integer                             ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                             ;
; LPM_WIDTHU              ; 10          ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                    ;
; USE_EAB                 ; ON          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                             ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                    ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_q7q1 ; Untyped                                    ;
+-------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                              ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_biq1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                              ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_biq1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+-------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                  ;
+----------------+-----------------------------+-------------------------------------------------------+
; INIT_FILE      ; TestRO_onchip_memory2_0.hex ; String                                                ;
+----------------+-----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                        ;
+------------------------------------+-----------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                     ;
; WIDTH_A                            ; 128                         ; Signed Integer                                              ;
; WIDTHAD_A                          ; 15                          ; Signed Integer                                              ;
; NUMWORDS_A                         ; 18750                       ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                     ;
; WIDTH_B                            ; 1                           ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 16                          ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                     ;
; INIT_FILE                          ; TestRO_onchip_memory2_0.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 18750                       ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_rdj1             ; Untyped                                                     ;
+------------------------------------+-----------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 195   ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 200   ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 197   ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 204   ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 201   ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 187   ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 185   ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 184   ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 208   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 206   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 214   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 213   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 190   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 188   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 215   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 217   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 218   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 219   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 219   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 219   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router|TestRO_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001|TestRO_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_002|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_003|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_004|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_005|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_006|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_007|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_008:router_008|TestRO_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_009|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_010|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_011|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_012|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_013|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                   ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 184   ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 188   ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 190   ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 213   ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 214   ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 191   ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 192   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 215   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 217   ; Signed Integer                                                                                                                   ;
; OUT_ST_DATA_W                 ; 218   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 184   ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 185   ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 187   ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 188   ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 190   ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 213   ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 214   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 191   ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 192   ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 215   ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 217   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 176   ; Signed Integer                                                                                                                   ;
; IN_ST_DATA_W                  ; 218   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                   ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 20.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                            ;
; operation_mode                       ; direct                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 125.000000 MHz         ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_spi2:spi2_inst     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DWIDTH         ; 24                               ; Signed Integer  ;
; WTIME1         ; 00000000100110001001011010000000 ; Unsigned Binary ;
; WTIME2         ; 00000001110010011100001110000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                               ;
; Entity Instance            ; DAT_FIFO:A1_3|dcfifo:dcfifo_component                                                                                                                           ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                      ;
;     -- LPM_WIDTH           ; 14                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; DAT_FIFO:A2_3|dcfifo:dcfifo_component                                                                                                                           ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                      ;
;     -- LPM_WIDTH           ; 14                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                      ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                      ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                      ;
; Entity Instance            ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                     ;
; Entity Instance            ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 128                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 18750                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "dac_spi2:spi2_inst" ;
+------------+-------+----------+----------------+
; Port       ; Type  ; Severity ; Details        ;
+------------+-------+----------+----------------+
; comm[1..0] ; Input ; Info     ; Stuck at VCC   ;
; comm[3..2] ; Input ; Info     ; Stuck at GND   ;
+------------+-------+----------+----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "SPI_COMMGEN:spi_gen_inst" ;
+--------+--------+----------+-------------------------+
; Port   ; Type   ; Severity ; Details                 ;
+--------+--------+----------+-------------------------+
; cntmon ; Output ; Info     ; Explicitly unconnected  ;
+--------+--------+----------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SYS_PLL:A1"                                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                 ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                            ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                            ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                           ;
+----------------+-------+----------+---------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                      ;
+----------------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                       ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                    ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                       ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                            ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_009|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_008:router_008|TestRO_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_002|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001|TestRO_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router|TestRO_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_pio_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_pib:the_TestRO_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace|TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode:TestRO_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_itrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_test_bench:the_TestRO_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu"                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A_valid_from_M ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; instr_retired  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-----------------------------------------+
; Port          ; Type   ; Severity ; Details                                 ;
+---------------+--------+----------+-----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                  ;
+---------------+--------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0"                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestRO:test_A1"                                                                                                                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_0_in_writedata   ; Input  ; Warning  ; Input port expression (14 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "fifo_0_in_writedata[31..14]" will be connected to GND. ;
; fifo_0_in_waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; fifo_1_in_writedata   ; Input  ; Warning  ; Input port expression (14 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "fifo_1_in_writedata[31..14]" will be connected to GND. ;
; fifo_1_in_waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; exttrg_0_export       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; ext_rst_export        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DAT_FIFO:A2_3"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_PLL:ADC_PLL2"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_PLL:ADC_PLL1"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                           ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                                                      ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_clkena         ; 3                           ;
; arriav_ff             ; 2091                        ;
;     CLR               ; 859                         ;
;     CLR SCLR          ; 86                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 80                          ;
;     ENA CLR           ; 519                         ;
;     ENA CLR SCLR      ; 199                         ;
;     ENA CLR SLD       ; 33                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 20                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 114                         ;
; arriav_lcell_comb     ; 2692                        ;
;     arith             ; 253                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 206                         ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 21                          ;
;         7 data inputs ; 21                          ;
;     normal            ; 2382                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 83                          ;
;         2 data inputs ; 345                         ;
;         3 data inputs ; 416                         ;
;         4 data inputs ; 562                         ;
;         5 data inputs ; 574                         ;
;         6 data inputs ; 399                         ;
;     shared            ; 36                          ;
;         2 data inputs ; 36                          ;
; boundary_port         ; 105                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 588                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.07                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 83                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 21                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 112                                      ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 109                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 14                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 24                                       ;
; boundary_port         ; 141                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.60                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Jul 10 17:56:22 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dmb1test -c dmb1test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sys_gclk/synthesis/sys_gclk.v
    Info (12023): Found entity 1: SYS_GCLK File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/SYS_GCLK.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file sys_gclk/synthesis/submodules/sys_gclk_altclkctrl_0.v
    Info (12023): Found entity 1: SYS_GCLK_altclkctrl_0_sub File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: SYS_GCLK_altclkctrl_0 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file sys_pll.v
    Info (12023): Found entity 1: SYS_PLL File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys_pll/sys_pll_0002.v
    Info (12023): Found entity 1: SYS_PLL_0002 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cmd_dec.v
    Info (12023): Found entity 1: CMD_DEC File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/Cmd_dec.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file tlm_ans.v
    Info (12023): Found entity 1: TLM_SEQ File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/Tlm_ans.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file dat_fifo.v
    Info (12023): Found entity 1: DAT_FIFO File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/testro.v
    Info (12023): Found entity 1: TestRO File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_irq_mapper.sv
    Info (12023): Found entity 1: TestRO_irq_mapper File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0.v
    Info (12023): Found entity 1: TestRO_mm_interconnect_0 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter_006 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_rsp_mux_001 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_rsp_mux File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux_007.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_rsp_demux_007 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_rsp_demux File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux_007.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_cmd_mux_007 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux_007.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_cmd_mux File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_cmd_demux_001 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_cmd_demux File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_router_009_default_decode File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: TestRO_mm_interconnect_0_router_009 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_router_008_default_decode File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: TestRO_mm_interconnect_0_router_008 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_router_002_default_decode File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: TestRO_mm_interconnect_0_router_002 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_router_001_default_decode File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: TestRO_mm_interconnect_0_router_001 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: TestRO_mm_interconnect_0_router_default_decode File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: TestRO_mm_interconnect_0_router File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_version_info.v
    Info (12023): Found entity 1: TestRO_version_info File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_version_info.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_onchip_memory2_0.v
    Info (12023): Found entity 1: TestRO_onchip_memory2_0 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0.v
    Info (12023): Found entity 1: TestRO_nios2_gen2_0 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: TestRO_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: TestRO_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 86
    Info (12023): Found entity 3: TestRO_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 151
    Info (12023): Found entity 4: TestRO_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 292
    Info (12023): Found entity 5: TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 584
    Info (12023): Found entity 6: TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 790
    Info (12023): Found entity 7: TestRO_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 976
    Info (12023): Found entity 8: TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1110
    Info (12023): Found entity 9: TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1177
    Info (12023): Found entity 10: TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1258
    Info (12023): Found entity 11: TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1329
    Info (12023): Found entity 12: TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1371
    Info (12023): Found entity 13: TestRO_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1417
    Info (12023): Found entity 14: TestRO_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1902
    Info (12023): Found entity 15: TestRO_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1924
    Info (12023): Found entity 16: TestRO_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1993
    Info (12023): Found entity 17: TestRO_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2009
    Info (12023): Found entity 18: TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2101
    Info (12023): Found entity 19: TestRO_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2165
    Info (12023): Found entity 20: TestRO_nios2_gen2_0_cpu_nios2_oci File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2345
    Info (12023): Found entity 21: TestRO_nios2_gen2_0_cpu File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2820
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: TestRO_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: TestRO_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: TestRO_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: TestRO_nios2_gen2_0_cpu_test_bench File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file testro/synthesis/submodules/testro_jtag_uart_0.v
    Info (12023): Found entity 1: TestRO_jtag_uart_0_sim_scfifo_w File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: TestRO_jtag_uart_0_scfifo_w File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: TestRO_jtag_uart_0_sim_scfifo_r File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: TestRO_jtag_uart_0_scfifo_r File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: TestRO_jtag_uart_0 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 327
Info (12021): Found 3 design units, including 3 entities, in source file testro/synthesis/submodules/testro_fifo_0.v
    Info (12023): Found entity 1: TestRO_fifo_0_dual_clock_fifo File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 21
    Info (12023): Found entity 2: TestRO_fifo_0_dcfifo_with_controls File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 101
    Info (12023): Found entity 3: TestRO_fifo_0 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 489
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_ext_rst.v
    Info (12023): Found entity 1: TestRO_ext_rst File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_ext_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_dacctrl.v
    Info (12023): Found entity 1: TestRO_dacctrl File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_dacctrl.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adc_pll.v
    Info (12023): Found entity 1: ADC_PLL File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file adc_pll/adc_pll_0002.v
    Info (12023): Found entity 1: ADC_PLL_0002 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adcinclkctrl/synthesis/adcinclkctrl.v
    Info (12023): Found entity 1: ADCINCLKCTRL File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file adcinclkctrl/synthesis/submodules/adcinclkctrl_altclkctrl_0.v
    Info (12023): Found entity 1: ADCINCLKCTRL_altclkctrl_0_sub File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: ADCINCLKCTRL_altclkctrl_0 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file dac_spi.v
    Info (12023): Found entity 1: DAC_SPI File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exttrig.v
    Info (12023): Found entity 1: EXT_TRIG File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ExtTrig.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inttrig.v
    Info (12023): Found entity 1: IntTrig File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/IntTrig.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pline.v
    Info (12023): Found entity 1: pline File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/pline.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file spicmd_fifo.v
    Info (12023): Found entity 1: SPICMD_FIFO File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spi_cmdgen.v
    Info (12023): Found entity 1: SPI_CMDGEN File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_CMDGEN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rst_gen.v
    Info (12023): Found entity 1: RST_GEN File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/RST_GEN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_init.v
    Info (12023): Found entity 1: ADC_INIT File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_INIT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dac_spi2.v
    Info (12023): Found entity 1: dac_spi2 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_commgen.v
    Info (12023): Found entity 1: SPI_COMMGEN File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_COMMGEN.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(385): object "cmd" assigned a value but never read File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 385
Info (12128): Elaborating entity "ADCINCLKCTRL" for hierarchy "ADCINCLKCTRL:ADC1_CLKCTRL" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 115
Info (12128): Elaborating entity "ADCINCLKCTRL_altclkctrl_0" for hierarchy "ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v Line: 14
Info (12128): Elaborating entity "ADCINCLKCTRL_altclkctrl_0_sub" for hierarchy "ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at ADCINCLKCTRL_altclkctrl_0.v(47): object "clkselect" assigned a value but never read File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v Line: 47
Info (12128): Elaborating entity "ADC_PLL" for hierarchy "ADC_PLL:ADC_PLL1" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 125
Info (12128): Elaborating entity "ADC_PLL_0002" for hierarchy "ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "125.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "125.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "RST_GEN" for hierarchy "RST_GEN:rst_inst" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 154
Info (12128): Elaborating entity "ADC_INIT" for hierarchy "ADC_INIT:init_inst" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 234
Info (12128): Elaborating entity "DAT_FIFO" for hierarchy "DAT_FIFO:A1_3" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 328
Info (12128): Elaborating entity "dcfifo" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v Line: 89
Info (12130): Elaborated megafunction instantiation "DAT_FIFO:A1_3|dcfifo:dcfifo_component" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v Line: 89
Info (12133): Instantiated megafunction "DAT_FIFO:A1_3|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_q7q1.tdf
    Info (12023): Found entity 1: dcfifo_q7q1 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_q7q1" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_ov6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_kdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf
    Info (12023): Found entity 1: altsyncram_k8d1 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_k8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k8d1" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|altsyncram_k8d1:fifo_ram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_cpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_te9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_cpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_tu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_q7q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf Line: 88
Info (12128): Elaborating entity "TestRO" for hierarchy "TestRO:test_A1" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 360
Info (12128): Elaborating entity "TestRO_dacctrl" for hierarchy "TestRO:test_A1|TestRO_dacctrl:dacctrl" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 111
Info (12128): Elaborating entity "TestRO_ext_rst" for hierarchy "TestRO:test_A1|TestRO_ext_rst:ext_rst" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 122
Info (12128): Elaborating entity "TestRO_fifo_0" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 151
Info (12128): Elaborating entity "TestRO_fifo_0_dcfifo_with_controls" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 557
Info (12128): Elaborating entity "TestRO_fifo_0_dual_clock_fifo" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 208
Warning (272007): Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 75
Info (12128): Elaborating entity "dcfifo" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 75
Info (12130): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 75
Info (12133): Instantiated megafunction "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 75
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 169
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_biq1.tdf
    Info (12023): Found entity 1: dcfifo_biq1 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_biq1" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_gray2bin_oab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf
    Info (12023): Found entity 1: altsyncram_46d1 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_46d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_46d1" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|altsyncram_46d1:fifo_ram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_dpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_dpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_biq1:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_biq1.tdf Line: 82
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 216
Info (12130): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 216
Info (12133): Instantiated megafunction "TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v Line: 216
    Info (12134): Parameter "depth" = "4"
Info (12128): Elaborating entity "TestRO_jtag_uart_0" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 182
Info (12128): Elaborating entity "TestRO_jtag_uart_0_scfifo_w" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 137
Info (12130): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 137
Info (12133): Instantiated megafunction "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "TestRO_jtag_uart_0_scfifo_r" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 564
Info (12130): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 564
Info (12133): Instantiated megafunction "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "TestRO_nios2_gen2_0" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 211
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_test_bench" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_test_bench:the_TestRO_nios2_gen2_0_cpu_test_bench" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 3535
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 4052
Info (12128): Elaborating entity "altsyncram" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 57
Info (12130): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 57
Info (12133): Instantiated megafunction "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 57
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 4070
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 4566
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2516
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 217
Info (12130): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 217
Info (12133): Instantiated megafunction "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 217
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2546
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2567
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2593
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_itrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2610
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2625
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace|TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode:TestRO_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1226
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2640
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo|TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1535
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1544
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 1553
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_pib:the_TestRO_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2645
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_im:the_TestRO_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2678
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2698
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2315
Info (12128): Elaborating entity "altsyncram" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2140
Info (12130): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2140
Info (12133): Instantiated megafunction "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2140
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v Line: 2800
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "TestRO_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12130): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12133): Instantiated megafunction "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "TestRO_onchip_memory2_0" for hierarchy "TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 224
Info (12128): Elaborating entity "altsyncram" for hierarchy "TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "TestRO_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "18750"
    Info (12134): Parameter "numwords_a" = "18750"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_byteena_a" = "16"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rdj1.tdf
    Info (12023): Found entity 1: altsyncram_rdj1 File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_rdj1" for hierarchy "TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated|decode_7la:decode3" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qib.tdf
    Info (12023): Found entity 1: mux_qib File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/mux_qib.tdf Line: 23
Info (12128): Elaborating entity "mux_qib" for hierarchy "TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated|mux_qib:mux2" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf Line: 45
Info (12128): Elaborating entity "TestRO_version_info" for hierarchy "TestRO:test_A1|TestRO_version_info:version_info" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 232
Info (12128): Elaborating entity "TestRO_mm_interconnect_0" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 321
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 982
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 1042
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 1106
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 1170
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_translator" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 1234
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 1362
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 1490
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 1554
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 1891
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 1972
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 2056
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 2097
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 2806
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 2847
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 3488
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router_default_decode" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router|TestRO_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv Line: 195
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router_001" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 3504
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router_001_default_decode" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001|TestRO_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv Line: 190
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router_002" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_002" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 3520
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router_002_default_decode" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_002:router_002|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router_008" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_008:router_008" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 3616
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router_008_default_decode" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_008:router_008|TestRO_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router_009" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_009" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 3632
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_router_009_default_decode" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_009:router_009|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv Line: 173
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_cmd_demux" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 3779
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_cmd_demux_001" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 3832
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_cmd_mux" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 3855
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_cmd_mux_007" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux_007:cmd_mux_007" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 4010
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_rsp_demux" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 4101
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_rsp_demux_007" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux_007:rsp_demux_007" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 4256
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_rsp_mux" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 4407
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_rsp_mux_001" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 4460
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 4526
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 4592
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_avalon_st_adapter" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 4621
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v Line: 4795
Info (12128): Elaborating entity "TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|TestRO_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "TestRO_irq_mapper" for hierarchy "TestRO:test_A1|TestRO_irq_mapper:irq_mapper" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 328
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TestRO:test_A1|altera_reset_controller:rst_controller" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 391
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TestRO:test_A1|altera_reset_controller:rst_controller_001" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v Line: 454
Info (12128): Elaborating entity "SYS_GCLK" for hierarchy "SYS_GCLK:A0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 373
Info (12128): Elaborating entity "SYS_GCLK_altclkctrl_0" for hierarchy "SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/SYS_GCLK.v Line: 14
Info (12128): Elaborating entity "SYS_GCLK_altclkctrl_0_sub" for hierarchy "SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at SYS_GCLK_altclkctrl_0.v(47): object "clkselect" assigned a value but never read File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v Line: 47
Info (12128): Elaborating entity "SYS_PLL" for hierarchy "SYS_PLL:A1" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 381
Info (12128): Elaborating entity "SYS_PLL_0002" for hierarchy "SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "20.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "125.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SPI_COMMGEN" for hierarchy "SPI_COMMGEN:spi_gen_inst" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 442
Info (12128): Elaborating entity "dac_spi2" for hierarchy "dac_spi2:spi2_inst" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 458
Warning (10036): Verilog HDL or VHDL warning at dac_spi2.v(41): object "st_cnt" assigned a value but never read File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi2.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at dac_spi2.v(47): object "fixsendd" assigned a value but never read File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi2.v Line: 47
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.07.10.17:56:46 Progress: Loading slda87ce868/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 130
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 146 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 26 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "IF_RX" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 10
    Warning (15610): No output dependent on input pin "IF_SAD_SDOUT2" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 30
    Warning (15610): No output dependent on input pin "SLO_DAC1_MISO" File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 42
Info (21057): Implemented 4566 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 3915 logic cells
    Info (21064): Implemented 588 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 5291 megabytes
    Info: Processing ended: Tue Jul 10 17:57:03 2018
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.map.smsg.


