// qsys_top_avmm_bridge_512_0_avmm_bridge_512_altera_xcvr_atx_pll_s10_htile_2020_fknxn6i.v

// Generated using ACDS version 20.3 158

`timescale 1 ps / 1 ps
module qsys_top_avmm_bridge_512_0_avmm_bridge_512_altera_xcvr_atx_pll_s10_htile_2020_fknxn6i #(
		parameter rcfg_enable                                                      = 1,
		parameter rcfg_jtag_enable                                                 = 0,
		parameter rcfg_separate_avmm_busy                                          = 0,
		parameter dbg_embedded_debug_enable                                        = 0,
		parameter dbg_capability_reg_enable                                        = 0,
		parameter dbg_user_identifier                                              = 0,
		parameter dbg_stat_soft_logic_enable                                       = 0,
		parameter dbg_ctrl_soft_logic_enable                                       = 0,
		parameter rcfg_emb_strm_enable                                             = 0,
		parameter rcfg_profile_cnt                                                 = 2,
		parameter hssi_avmm2_if_pcs_arbiter_ctrl                                   = "avmm2_arbiter_uc_sel",
		parameter hssi_avmm2_if_pcs_cal_done                                       = "avmm2_cal_done_deassert",
		parameter hssi_avmm2_if_pcs_cal_reserved                                   = 0,
		parameter hssi_avmm2_if_pcs_calibration_feature_en                         = "avmm2_pcs_calibration_en",
		parameter hssi_avmm2_if_pldadapt_gate_dis                                  = "disable",
		parameter hssi_avmm2_if_pcs_hip_cal_en                                     = "enable",
		parameter hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting                   = "osc_clk_div_by1",
		parameter hssi_avmm2_if_pldadapt_avmm_osc_clock_setting                    = "osc_clk_div_by1",
		parameter hssi_avmm2_if_hssiadapt_avmm_testbus_sel                         = "avmm1_transfer_testbus",
		parameter hssi_avmm2_if_pldadapt_avmm_testbus_sel                          = "avmm1_transfer_testbus",
		parameter hssi_avmm2_if_hssiadapt_hip_mode                                 = "disable_hip",
		parameter hssi_avmm2_if_pldadapt_hip_mode                                  = "disable_hip",
		parameter hssi_avmm2_if_silicon_rev                                        = "14nm4acr2eb",
		parameter hssi_avmm2_if_calibration_type                                   = "one_time",
		parameter atx_pll_analog_mode                                              = "user_custom",
		parameter atx_pll_bonding                                                  = "cpri_bonding",
		parameter atx_pll_bw_mode                                                  = "high_bw",
		parameter atx_pll_cascadeclk_test                                          = "cascadetest_off",
		parameter atx_pll_cgb_div                                                  = 1,
		parameter atx_pll_chgpmp_testmode                                          = "cp_normal",
		parameter atx_pll_clk_high_perf_voltage                                    = 0,
		parameter atx_pll_clk_low_power_voltage                                    = 0,
		parameter atx_pll_clk_mid_power_voltage                                    = 0,
		parameter atx_pll_datarate_bps                                             = "8000000000",
		parameter atx_pll_device_variant                                           = "device_off",
		parameter atx_pll_clk_vreg_boost_expected_voltage                          = 0,
		parameter atx_pll_clk_vreg_boost_scratch                                   = 0,
		parameter atx_pll_clk_vreg_boost_step_size                                 = 0,
		parameter atx_pll_lc_vreg1_boost_expected_voltage                          = 0,
		parameter atx_pll_lc_vreg1_boost_scratch                                   = 0,
		parameter atx_pll_lc_vreg_boost_expected_voltage                           = 0,
		parameter atx_pll_lc_vreg_boost_scratch                                    = 0,
		parameter atx_pll_mcgb_vreg_boost_expected_voltage                         = 0,
		parameter atx_pll_mcgb_vreg_boost_scratch                                  = 0,
		parameter atx_pll_mcgb_vreg_boost_step_size                                = 0,
		parameter atx_pll_pm_dprio_lc_dprio_status_select                          = "dprio_normal_status",
		parameter atx_pll_vreg1_boost_step_size                                    = 0,
		parameter atx_pll_vreg_boost_step_size                                     = 0,
		parameter atx_pll_enable_hclk                                              = "true",
		parameter atx_pll_expected_lc_boost_voltage                                = 0,
		parameter atx_pll_f_max_lcnt_fpll_cascading                                = "1200000000",
		parameter atx_pll_f_max_pfd                                                = "800000000",
		parameter atx_pll_f_max_pfd_fractional                                     = "1",
		parameter atx_pll_f_max_ref                                                = "800000000",
		parameter atx_pll_f_max_tank_0                                             = "8800000000",
		parameter atx_pll_f_max_tank_1                                             = "11400000000",
		parameter atx_pll_f_max_tank_2                                             = "14400000000",
		parameter atx_pll_f_max_vco                                                = "14400000000",
		parameter atx_pll_f_max_vco_fractional                                     = "1",
		parameter atx_pll_f_max_x1                                                 = "8700000000",
		parameter atx_pll_f_min_pfd                                                = "61440000",
		parameter atx_pll_f_min_ref                                                = "61440000",
		parameter atx_pll_f_min_tank_0                                             = "6500000000",
		parameter atx_pll_f_min_tank_1                                             = "8800000000",
		parameter atx_pll_f_min_tank_2                                             = "11400000000",
		parameter atx_pll_f_min_vco                                                = "7200000000",
		parameter atx_pll_fpll_refclk_selection                                    = "select_vco_output",
		parameter atx_pll_hclk_en                                                  = "hclk_enable",
		parameter atx_pll_initial_settings                                         = "true",
		parameter atx_pll_is_otn                                                   = "false",
		parameter atx_pll_is_sdi                                                   = "false",
		parameter atx_pll_l_counter                                                = 2,
		parameter atx_pll_lc_cal_reserved                                          = "lc_cal_reserved_off",
		parameter atx_pll_lc_dyn_reconfig                                          = "lc_dyn_reconfig_off",
		parameter atx_pll_lc_to_fpll_l_counter                                     = "lcounter_setting0",
		parameter atx_pll_lc_to_fpll_l_counter_scratch                             = 0,
		parameter atx_pll_lccmu_mode                                               = "lccmu_normal",
		parameter atx_pll_lcpll_gt_in_sel                                          = "lc_gt_in_sel0",
		parameter atx_pll_lcpll_gt_out_left_enb                                    = "lcpll_gt_out_left_dis",
		parameter atx_pll_lcpll_gt_out_mid_enb                                     = "lcpll_gt_out_mid_dis",
		parameter atx_pll_lcpll_gt_out_right_enb                                   = "lcpll_gt_out_right_dis",
		parameter atx_pll_lcpll_lckdet_sel                                         = "lc_lckdet_sel0",
		parameter atx_pll_max_fractional_percentage                                = 100,
		parameter atx_pll_mcnt_divide                                              = 40,
		parameter atx_pll_min_fractional_percentage                                = 0,
		parameter atx_pll_n_counter                                                = 1,
		parameter atx_pll_out_freq                                                 = "4000000000",
		parameter atx_pll_pfd_delay_compensation                                   = "normal_delay",
		parameter atx_pll_pfd_pulse_width                                          = "pulse_width_setting0",
		parameter atx_pll_pma_width                                                = 32,
		parameter atx_pll_power_mode                                               = "high_perf",
		parameter atx_pll_power_rail_et                                            = 1120,
		parameter atx_pll_powerdown_mode                                           = "powerup_off",
		parameter atx_pll_primary_use                                              = "hssi_x1",
		parameter atx_pll_prot_mode                                                = "pcie_gen3_tx",
		parameter atx_pll_reference_clock_frequency                                = "100000000",
		parameter atx_pll_regulator_bypass                                         = "reg_enable",
		parameter atx_pll_bcm_silicon_rev                                          = "rev_off",
		parameter atx_pll_sup_mode                                                 = "user_mode",
		parameter atx_pll_vccdreg_clk                                              = "vreg_clk5",
		parameter atx_pll_vccdreg_fb                                               = "vreg_fb31",
		parameter atx_pll_vccdreg_fw                                               = "vreg_fw5",
		parameter atx_pll_vco_freq                                                 = "8000000000",
		parameter atx_pll_xatb_lccmu_atb                                           = "atb_selectdisable",
		parameter atx_pll_chgpmp_compensation                                      = "cp_mode_enable",
		parameter atx_pll_chgpmp_current_setting                                   = "cp_current_setting26",
		parameter atx_pll_cp_current_boost                                         = "normal_setting",
		parameter atx_pll_lf_3rd_pole_freq                                         = "lf_3rd_pole_setting0",
		parameter atx_pll_lf_cbig_size                                             = "lf_cbig_setting4",
		parameter atx_pll_lf_order                                                 = "lf_3rd_order",
		parameter atx_pll_lf_resistance                                            = "lf_setting1",
		parameter atx_pll_lf_ripplecap                                             = "lf_ripple_cap_0",
		parameter atx_pll_lc_sel_tank                                              = "lctank0",
		parameter atx_pll_lc_tank_band                                             = "lc_band3",
		parameter atx_pll_lc_tank_voltage_coarse                                   = "vreg_setting_coarse0",
		parameter atx_pll_lc_tank_voltage_fine                                     = "vreg_setting5",
		parameter atx_pll_output_regulator_supply                                  = "vreg1v_setting0",
		parameter atx_pll_overrange_voltage                                        = "over_setting0",
		parameter atx_pll_underrange_voltage                                       = "under_setting4",
		parameter atx_pll_xd2a_lc_d2a_voltage                                      = "d2a_setting_4",
		parameter atx_pll_dsm_mode                                                 = "dsm_mode_integer",
		parameter atx_pll_pll_dsm_out_sel                                          = "pll_dsm_disable",
		parameter atx_pll_pll_ecn_bypass                                           = "pll_ecn_bypass_disable",
		parameter atx_pll_pll_ecn_test_en                                          = "pll_ecn_test_disable",
		parameter atx_pll_dsm_fractional_division                                  = "1",
		parameter atx_pll_pll_fractional_value_ready                               = "pll_k_ready",
		parameter atx_pll_direct_fb                                                = "direct_fb",
		parameter atx_pll_iqclk_sel                                                = "iqtxrxclk0",
		parameter atx_pll_lcnt_bypass                                              = "lcnt_no_bypass",
		parameter atx_pll_lcnt_divide                                              = 2,
		parameter atx_pll_lcnt_off                                                 = "lcnt_on",
		parameter atx_pll_ref_clk_div                                              = 1,
		parameter atx_pll_silicon_rev                                              = "14nm4acr2eb",
		parameter atx_pll_is_cascaded_pll                                          = "false",
		parameter hssi_pma_lc_refclk_select_mux_powerdown_mode                     = "powerup",
		parameter hssi_pma_lc_refclk_select_mux_silicon_rev                        = "14nm4acr2eb",
		parameter hssi_pma_lc_refclk_select_mux_refclk_select                      = "ref_iqclk0",
		parameter hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping = "ref_iqclk0",
		parameter hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping = "power_down",
		parameter hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping = "power_down",
		parameter hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping = "power_down",
		parameter hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping = "power_down",
		parameter hssi_refclk_divider_silicon_rev                                  = "14nm4acr2eb",
		parameter hip_cal_en                                                       = "enable",
		parameter calibration_en                                                   = "enable",
		parameter enable_analog_resets                                             = 0,
		parameter enable_pcie_hip_connectivity                                     = 1,
		parameter enable_mcgb                                                      = 1,
		parameter enable_mcgb_reset                                                = 0,
		parameter enable_mcgb_debug_ports_parameters                               = 0,
		parameter hssi_pma_cgb_master_prot_mode                                    = "pcie_gen3_tx",
		parameter hssi_pma_cgb_master_silicon_rev                                  = "14nm4acr2eb",
		parameter hssi_pma_cgb_master_x1_div_m_sel                                 = "divbypass",
		parameter hssi_pma_cgb_master_cgb_enable_iqtxrxclk                         = "disable_iqtxrxclk",
		parameter hssi_pma_cgb_master_ser_mode                                     = "thirty_two_bit",
		parameter hssi_pma_cgb_master_datarate_bps                                 = "8000000000",
		parameter hssi_pma_cgb_master_cgb_power_down                               = "normal_cgb",
		parameter hssi_pma_cgb_master_observe_cgb_clocks                           = "observe_nothing",
		parameter hssi_pma_cgb_master_tx_ucontrol_reset_pcie                       = "pcscorehip_controls_mcgb",
		parameter hssi_pma_cgb_master_vccdreg_output                               = "vccdreg_nominal",
		parameter hssi_pma_cgb_master_input_select                                 = "fpll_top",
		parameter hssi_pma_cgb_master_input_select_gen3                            = "lcpll_top"
	) (
		input  wire        pll_powerdown,         //     pll_powerdown.pll_powerdown
		input  wire        pll_refclk0,           //       pll_refclk0.clk
		output wire        pll_locked,            //        pll_locked.pll_locked
		output wire        pll_locked_hip,        //    pll_locked_hip.pll_locked_hip
		output wire        pll_pcie_clk,          //      pll_pcie_clk.pll_pcie_clk
		input  wire        reconfig_clk0,         //     reconfig_clk0.clk
		input  wire        reconfig_reset0,       //   reconfig_reset0.reset
		input  wire        reconfig_write0,       //    reconfig_avmm0.write
		input  wire        reconfig_read0,        //                  .read
		input  wire [10:0] reconfig_address0,     //                  .address
		input  wire [31:0] reconfig_writedata0,   //                  .writedata
		output wire [31:0] reconfig_readdata0,    //                  .readdata
		output wire        reconfig_waitrequest0, //                  .waitrequest
		output wire        pll_cal_busy,          //      pll_cal_busy.pll_cal_busy
		output wire        hip_cal_done,          //      hip_cal_done.hip_cal_done
		input  wire        mcgb_rst,              //          mcgb_rst.mcgb_rst
		input  wire        mcgb_aux_clk0,         //     mcgb_aux_clk0.tx_serial_clk
		output wire [5:0]  tx_bonding_clocks,     // tx_bonding_clocks.clk
		input  wire [1:0]  pcie_sw,               //           pcie_sw.pcie_sw
		output wire [1:0]  pcie_sw_done,          //      pcie_sw_done.pcie_sw_done
		output wire        mcgb_hip_cal_done      // mcgb_hip_cal_done.hip_cal_done
	);

	generate
		// If any of the display statements (or deliberately broken
		// instantiations) within this generate block triggers then this module
		// has been instantiated this module with a set of parameters different
		// from those it was generated for.  This will usually result in a
		// non-functioning system.
		if (rcfg_enable != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_enable_check ( .error(1'b1) );
		end
		if (rcfg_jtag_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_jtag_enable_check ( .error(1'b1) );
		end
		if (rcfg_separate_avmm_busy != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_separate_avmm_busy_check ( .error(1'b1) );
		end
		if (dbg_embedded_debug_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_embedded_debug_enable_check ( .error(1'b1) );
		end
		if (dbg_capability_reg_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_capability_reg_enable_check ( .error(1'b1) );
		end
		if (dbg_user_identifier != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_user_identifier_check ( .error(1'b1) );
		end
		if (dbg_stat_soft_logic_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_stat_soft_logic_enable_check ( .error(1'b1) );
		end
		if (dbg_ctrl_soft_logic_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					dbg_ctrl_soft_logic_enable_check ( .error(1'b1) );
		end
		if (rcfg_emb_strm_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_emb_strm_enable_check ( .error(1'b1) );
		end
		if (rcfg_profile_cnt != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcfg_profile_cnt_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_arbiter_ctrl != "avmm2_arbiter_uc_sel")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_arbiter_ctrl_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_cal_done != "avmm2_cal_done_deassert")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_cal_done_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_cal_reserved != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_cal_reserved_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_calibration_feature_en != "avmm2_pcs_calibration_en")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_calibration_feature_en_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pldadapt_gate_dis != "disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pldadapt_gate_dis_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pcs_hip_cal_en != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pcs_hip_cal_en_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pldadapt_avmm_osc_clock_setting != "osc_clk_div_by1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pldadapt_avmm_osc_clock_setting_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_hssiadapt_avmm_testbus_sel != "avmm1_transfer_testbus")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_hssiadapt_avmm_testbus_sel_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pldadapt_avmm_testbus_sel != "avmm1_transfer_testbus")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pldadapt_avmm_testbus_sel_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_hssiadapt_hip_mode != "disable_hip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_hssiadapt_hip_mode_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_pldadapt_hip_mode != "disable_hip")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_pldadapt_hip_mode_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_silicon_rev != "14nm4acr2eb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_avmm2_if_calibration_type != "one_time")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_avmm2_if_calibration_type_check ( .error(1'b1) );
		end
		if (atx_pll_analog_mode != "user_custom")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_analog_mode_check ( .error(1'b1) );
		end
		if (atx_pll_bonding != "cpri_bonding")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_bonding_check ( .error(1'b1) );
		end
		if (atx_pll_bw_mode != "high_bw")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_bw_mode_check ( .error(1'b1) );
		end
		if (atx_pll_cascadeclk_test != "cascadetest_off")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_cascadeclk_test_check ( .error(1'b1) );
		end
		if (atx_pll_cgb_div != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_cgb_div_check ( .error(1'b1) );
		end
		if (atx_pll_chgpmp_testmode != "cp_normal")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_chgpmp_testmode_check ( .error(1'b1) );
		end
		if (atx_pll_clk_high_perf_voltage != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_clk_high_perf_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_clk_low_power_voltage != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_clk_low_power_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_clk_mid_power_voltage != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_clk_mid_power_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_datarate_bps != "8000000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_datarate_bps_check ( .error(1'b1) );
		end
		if (atx_pll_device_variant != "device_off")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_device_variant_check ( .error(1'b1) );
		end
		if (atx_pll_clk_vreg_boost_expected_voltage != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_clk_vreg_boost_expected_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_clk_vreg_boost_scratch != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_clk_vreg_boost_scratch_check ( .error(1'b1) );
		end
		if (atx_pll_clk_vreg_boost_step_size != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_clk_vreg_boost_step_size_check ( .error(1'b1) );
		end
		if (atx_pll_lc_vreg1_boost_expected_voltage != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_vreg1_boost_expected_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_lc_vreg1_boost_scratch != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_vreg1_boost_scratch_check ( .error(1'b1) );
		end
		if (atx_pll_lc_vreg_boost_expected_voltage != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_vreg_boost_expected_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_lc_vreg_boost_scratch != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_vreg_boost_scratch_check ( .error(1'b1) );
		end
		if (atx_pll_mcgb_vreg_boost_expected_voltage != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_mcgb_vreg_boost_expected_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_mcgb_vreg_boost_scratch != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_mcgb_vreg_boost_scratch_check ( .error(1'b1) );
		end
		if (atx_pll_mcgb_vreg_boost_step_size != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_mcgb_vreg_boost_step_size_check ( .error(1'b1) );
		end
		if (atx_pll_pm_dprio_lc_dprio_status_select != "dprio_normal_status")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_pm_dprio_lc_dprio_status_select_check ( .error(1'b1) );
		end
		if (atx_pll_vreg1_boost_step_size != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_vreg1_boost_step_size_check ( .error(1'b1) );
		end
		if (atx_pll_vreg_boost_step_size != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_vreg_boost_step_size_check ( .error(1'b1) );
		end
		if (atx_pll_enable_hclk != "true")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_enable_hclk_check ( .error(1'b1) );
		end
		if (atx_pll_expected_lc_boost_voltage != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_expected_lc_boost_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_lcnt_fpll_cascading != "1200000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_lcnt_fpll_cascading_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_pfd != "800000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_pfd_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_pfd_fractional != "1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_pfd_fractional_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_ref != "800000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_ref_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_tank_0 != "8800000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_tank_0_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_tank_1 != "11400000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_tank_1_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_tank_2 != "14400000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_tank_2_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_vco != "14400000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_vco_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_vco_fractional != "1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_vco_fractional_check ( .error(1'b1) );
		end
		if (atx_pll_f_max_x1 != "8700000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_max_x1_check ( .error(1'b1) );
		end
		if (atx_pll_f_min_pfd != "61440000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_min_pfd_check ( .error(1'b1) );
		end
		if (atx_pll_f_min_ref != "61440000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_min_ref_check ( .error(1'b1) );
		end
		if (atx_pll_f_min_tank_0 != "6500000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_min_tank_0_check ( .error(1'b1) );
		end
		if (atx_pll_f_min_tank_1 != "8800000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_min_tank_1_check ( .error(1'b1) );
		end
		if (atx_pll_f_min_tank_2 != "11400000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_min_tank_2_check ( .error(1'b1) );
		end
		if (atx_pll_f_min_vco != "7200000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_f_min_vco_check ( .error(1'b1) );
		end
		if (atx_pll_fpll_refclk_selection != "select_vco_output")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_fpll_refclk_selection_check ( .error(1'b1) );
		end
		if (atx_pll_hclk_en != "hclk_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_hclk_en_check ( .error(1'b1) );
		end
		if (atx_pll_initial_settings != "true")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_initial_settings_check ( .error(1'b1) );
		end
		if (atx_pll_is_otn != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_is_otn_check ( .error(1'b1) );
		end
		if (atx_pll_is_sdi != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_is_sdi_check ( .error(1'b1) );
		end
		if (atx_pll_l_counter != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_l_counter_check ( .error(1'b1) );
		end
		if (atx_pll_lc_cal_reserved != "lc_cal_reserved_off")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_cal_reserved_check ( .error(1'b1) );
		end
		if (atx_pll_lc_dyn_reconfig != "lc_dyn_reconfig_off")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_dyn_reconfig_check ( .error(1'b1) );
		end
		if (atx_pll_lc_to_fpll_l_counter != "lcounter_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_to_fpll_l_counter_check ( .error(1'b1) );
		end
		if (atx_pll_lc_to_fpll_l_counter_scratch != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_to_fpll_l_counter_scratch_check ( .error(1'b1) );
		end
		if (atx_pll_lccmu_mode != "lccmu_normal")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lccmu_mode_check ( .error(1'b1) );
		end
		if (atx_pll_lcpll_gt_in_sel != "lc_gt_in_sel0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lcpll_gt_in_sel_check ( .error(1'b1) );
		end
		if (atx_pll_lcpll_gt_out_left_enb != "lcpll_gt_out_left_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lcpll_gt_out_left_enb_check ( .error(1'b1) );
		end
		if (atx_pll_lcpll_gt_out_mid_enb != "lcpll_gt_out_mid_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lcpll_gt_out_mid_enb_check ( .error(1'b1) );
		end
		if (atx_pll_lcpll_gt_out_right_enb != "lcpll_gt_out_right_dis")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lcpll_gt_out_right_enb_check ( .error(1'b1) );
		end
		if (atx_pll_lcpll_lckdet_sel != "lc_lckdet_sel0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lcpll_lckdet_sel_check ( .error(1'b1) );
		end
		if (atx_pll_max_fractional_percentage != 100)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_max_fractional_percentage_check ( .error(1'b1) );
		end
		if (atx_pll_mcnt_divide != 40)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_mcnt_divide_check ( .error(1'b1) );
		end
		if (atx_pll_min_fractional_percentage != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_min_fractional_percentage_check ( .error(1'b1) );
		end
		if (atx_pll_n_counter != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_n_counter_check ( .error(1'b1) );
		end
		if (atx_pll_out_freq != "4000000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_out_freq_check ( .error(1'b1) );
		end
		if (atx_pll_pfd_delay_compensation != "normal_delay")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_pfd_delay_compensation_check ( .error(1'b1) );
		end
		if (atx_pll_pfd_pulse_width != "pulse_width_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_pfd_pulse_width_check ( .error(1'b1) );
		end
		if (atx_pll_pma_width != 32)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_pma_width_check ( .error(1'b1) );
		end
		if (atx_pll_power_mode != "high_perf")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_power_mode_check ( .error(1'b1) );
		end
		if (atx_pll_power_rail_et != 1120)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_power_rail_et_check ( .error(1'b1) );
		end
		if (atx_pll_powerdown_mode != "powerup_off")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_powerdown_mode_check ( .error(1'b1) );
		end
		if (atx_pll_primary_use != "hssi_x1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_primary_use_check ( .error(1'b1) );
		end
		if (atx_pll_prot_mode != "pcie_gen3_tx")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_prot_mode_check ( .error(1'b1) );
		end
		if (atx_pll_reference_clock_frequency != "100000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_reference_clock_frequency_check ( .error(1'b1) );
		end
		if (atx_pll_regulator_bypass != "reg_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_regulator_bypass_check ( .error(1'b1) );
		end
		if (atx_pll_bcm_silicon_rev != "rev_off")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_bcm_silicon_rev_check ( .error(1'b1) );
		end
		if (atx_pll_sup_mode != "user_mode")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_sup_mode_check ( .error(1'b1) );
		end
		if (atx_pll_vccdreg_clk != "vreg_clk5")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_vccdreg_clk_check ( .error(1'b1) );
		end
		if (atx_pll_vccdreg_fb != "vreg_fb31")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_vccdreg_fb_check ( .error(1'b1) );
		end
		if (atx_pll_vccdreg_fw != "vreg_fw5")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_vccdreg_fw_check ( .error(1'b1) );
		end
		if (atx_pll_vco_freq != "8000000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_vco_freq_check ( .error(1'b1) );
		end
		if (atx_pll_xatb_lccmu_atb != "atb_selectdisable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_xatb_lccmu_atb_check ( .error(1'b1) );
		end
		if (atx_pll_chgpmp_compensation != "cp_mode_enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_chgpmp_compensation_check ( .error(1'b1) );
		end
		if (atx_pll_chgpmp_current_setting != "cp_current_setting26")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_chgpmp_current_setting_check ( .error(1'b1) );
		end
		if (atx_pll_cp_current_boost != "normal_setting")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_cp_current_boost_check ( .error(1'b1) );
		end
		if (atx_pll_lf_3rd_pole_freq != "lf_3rd_pole_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lf_3rd_pole_freq_check ( .error(1'b1) );
		end
		if (atx_pll_lf_cbig_size != "lf_cbig_setting4")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lf_cbig_size_check ( .error(1'b1) );
		end
		if (atx_pll_lf_order != "lf_3rd_order")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lf_order_check ( .error(1'b1) );
		end
		if (atx_pll_lf_resistance != "lf_setting1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lf_resistance_check ( .error(1'b1) );
		end
		if (atx_pll_lf_ripplecap != "lf_ripple_cap_0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lf_ripplecap_check ( .error(1'b1) );
		end
		if (atx_pll_lc_sel_tank != "lctank0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_sel_tank_check ( .error(1'b1) );
		end
		if (atx_pll_lc_tank_band != "lc_band3")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_tank_band_check ( .error(1'b1) );
		end
		if (atx_pll_lc_tank_voltage_coarse != "vreg_setting_coarse0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_tank_voltage_coarse_check ( .error(1'b1) );
		end
		if (atx_pll_lc_tank_voltage_fine != "vreg_setting5")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lc_tank_voltage_fine_check ( .error(1'b1) );
		end
		if (atx_pll_output_regulator_supply != "vreg1v_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_output_regulator_supply_check ( .error(1'b1) );
		end
		if (atx_pll_overrange_voltage != "over_setting0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_overrange_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_underrange_voltage != "under_setting4")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_underrange_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_xd2a_lc_d2a_voltage != "d2a_setting_4")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_xd2a_lc_d2a_voltage_check ( .error(1'b1) );
		end
		if (atx_pll_dsm_mode != "dsm_mode_integer")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_dsm_mode_check ( .error(1'b1) );
		end
		if (atx_pll_pll_dsm_out_sel != "pll_dsm_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_pll_dsm_out_sel_check ( .error(1'b1) );
		end
		if (atx_pll_pll_ecn_bypass != "pll_ecn_bypass_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_pll_ecn_bypass_check ( .error(1'b1) );
		end
		if (atx_pll_pll_ecn_test_en != "pll_ecn_test_disable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_pll_ecn_test_en_check ( .error(1'b1) );
		end
		if (atx_pll_dsm_fractional_division != "1")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_dsm_fractional_division_check ( .error(1'b1) );
		end
		if (atx_pll_pll_fractional_value_ready != "pll_k_ready")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_pll_fractional_value_ready_check ( .error(1'b1) );
		end
		if (atx_pll_direct_fb != "direct_fb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_direct_fb_check ( .error(1'b1) );
		end
		if (atx_pll_iqclk_sel != "iqtxrxclk0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_iqclk_sel_check ( .error(1'b1) );
		end
		if (atx_pll_lcnt_bypass != "lcnt_no_bypass")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lcnt_bypass_check ( .error(1'b1) );
		end
		if (atx_pll_lcnt_divide != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lcnt_divide_check ( .error(1'b1) );
		end
		if (atx_pll_lcnt_off != "lcnt_on")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_lcnt_off_check ( .error(1'b1) );
		end
		if (atx_pll_ref_clk_div != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_ref_clk_div_check ( .error(1'b1) );
		end
		if (atx_pll_silicon_rev != "14nm4acr2eb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_silicon_rev_check ( .error(1'b1) );
		end
		if (atx_pll_is_cascaded_pll != "false")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					atx_pll_is_cascaded_pll_check ( .error(1'b1) );
		end
		if (hssi_pma_lc_refclk_select_mux_powerdown_mode != "powerup")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_lc_refclk_select_mux_powerdown_mode_check ( .error(1'b1) );
		end
		if (hssi_pma_lc_refclk_select_mux_silicon_rev != "14nm4acr2eb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_lc_refclk_select_mux_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_pma_lc_refclk_select_mux_refclk_select != "ref_iqclk0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_lc_refclk_select_mux_refclk_select_check ( .error(1'b1) );
		end
		if (hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping != "ref_iqclk0")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping_check ( .error(1'b1) );
		end
		if (hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping != "power_down")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping_check ( .error(1'b1) );
		end
		if (hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping != "power_down")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping_check ( .error(1'b1) );
		end
		if (hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping != "power_down")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping_check ( .error(1'b1) );
		end
		if (hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping != "power_down")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping_check ( .error(1'b1) );
		end
		if (hssi_refclk_divider_silicon_rev != "14nm4acr2eb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_refclk_divider_silicon_rev_check ( .error(1'b1) );
		end
		if (hip_cal_en != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hip_cal_en_check ( .error(1'b1) );
		end
		if (calibration_en != "enable")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					calibration_en_check ( .error(1'b1) );
		end
		if (enable_analog_resets != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_analog_resets_check ( .error(1'b1) );
		end
		if (enable_pcie_hip_connectivity != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_pcie_hip_connectivity_check ( .error(1'b1) );
		end
		if (enable_mcgb != 1)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_mcgb_check ( .error(1'b1) );
		end
		if (enable_mcgb_reset != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_mcgb_reset_check ( .error(1'b1) );
		end
		if (enable_mcgb_debug_ports_parameters != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					enable_mcgb_debug_ports_parameters_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_prot_mode != "pcie_gen3_tx")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_prot_mode_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_silicon_rev != "14nm4acr2eb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_silicon_rev_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_x1_div_m_sel != "divbypass")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_x1_div_m_sel_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_cgb_enable_iqtxrxclk != "disable_iqtxrxclk")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_cgb_enable_iqtxrxclk_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_ser_mode != "thirty_two_bit")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_ser_mode_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_datarate_bps != "8000000000")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_datarate_bps_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_cgb_power_down != "normal_cgb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_cgb_power_down_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_observe_cgb_clocks != "observe_nothing")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_observe_cgb_clocks_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_tx_ucontrol_reset_pcie != "pcscorehip_controls_mcgb")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_tx_ucontrol_reset_pcie_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_vccdreg_output != "vccdreg_nominal")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_vccdreg_output_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_input_select != "fpll_top")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_input_select_check ( .error(1'b1) );
		end
		if (hssi_pma_cgb_master_input_select_gen3 != "lcpll_top")
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					hssi_pma_cgb_master_input_select_gen3_check ( .error(1'b1) );
		end
	endgenerate

	qsys_top_avmm_bridge_512_0_altera_xcvr_atx_pll_s10_htile_1911_a6ta56a #(
		.rcfg_enable                                                      (1),
		.rcfg_jtag_enable                                                 (0),
		.rcfg_separate_avmm_busy                                          (0),
		.dbg_embedded_debug_enable                                        (0),
		.dbg_capability_reg_enable                                        (0),
		.dbg_user_identifier                                              (0),
		.dbg_stat_soft_logic_enable                                       (0),
		.dbg_ctrl_soft_logic_enable                                       (0),
		.rcfg_emb_strm_enable                                             (0),
		.rcfg_profile_cnt                                                 (2),
		.hssi_avmm2_if_pcs_arbiter_ctrl                                   ("avmm2_arbiter_uc_sel"),
		.hssi_avmm2_if_pcs_cal_done                                       ("avmm2_cal_done_deassert"),
		.hssi_avmm2_if_pcs_cal_reserved                                   (0),
		.hssi_avmm2_if_pcs_calibration_feature_en                         ("avmm2_pcs_calibration_en"),
		.hssi_avmm2_if_pldadapt_gate_dis                                  ("disable"),
		.hssi_avmm2_if_pcs_hip_cal_en                                     ("enable"),
		.hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting                   ("osc_clk_div_by1"),
		.hssi_avmm2_if_pldadapt_avmm_osc_clock_setting                    ("osc_clk_div_by1"),
		.hssi_avmm2_if_hssiadapt_avmm_testbus_sel                         ("avmm1_transfer_testbus"),
		.hssi_avmm2_if_pldadapt_avmm_testbus_sel                          ("avmm1_transfer_testbus"),
		.hssi_avmm2_if_hssiadapt_hip_mode                                 ("disable_hip"),
		.hssi_avmm2_if_pldadapt_hip_mode                                  ("disable_hip"),
		.hssi_avmm2_if_silicon_rev                                        ("14nm4acr2eb"),
		.hssi_avmm2_if_calibration_type                                   ("one_time"),
		.atx_pll_analog_mode                                              ("user_custom"),
		.atx_pll_bonding                                                  ("cpri_bonding"),
		.atx_pll_bw_mode                                                  ("high_bw"),
		.atx_pll_cascadeclk_test                                          ("cascadetest_off"),
		.atx_pll_cgb_div                                                  (1),
		.atx_pll_chgpmp_testmode                                          ("cp_normal"),
		.atx_pll_clk_high_perf_voltage                                    (0),
		.atx_pll_clk_low_power_voltage                                    (0),
		.atx_pll_clk_mid_power_voltage                                    (0),
		.atx_pll_datarate_bps                                             ("8000000000"),
		.atx_pll_device_variant                                           ("device_off"),
		.atx_pll_clk_vreg_boost_expected_voltage                          (0),
		.atx_pll_clk_vreg_boost_scratch                                   (0),
		.atx_pll_clk_vreg_boost_step_size                                 (0),
		.atx_pll_lc_vreg1_boost_expected_voltage                          (0),
		.atx_pll_lc_vreg1_boost_scratch                                   (0),
		.atx_pll_lc_vreg_boost_expected_voltage                           (0),
		.atx_pll_lc_vreg_boost_scratch                                    (0),
		.atx_pll_mcgb_vreg_boost_expected_voltage                         (0),
		.atx_pll_mcgb_vreg_boost_scratch                                  (0),
		.atx_pll_mcgb_vreg_boost_step_size                                (0),
		.atx_pll_pm_dprio_lc_dprio_status_select                          ("dprio_normal_status"),
		.atx_pll_vreg1_boost_step_size                                    (0),
		.atx_pll_vreg_boost_step_size                                     (0),
		.atx_pll_enable_hclk                                              ("true"),
		.atx_pll_expected_lc_boost_voltage                                (0),
		.atx_pll_f_max_lcnt_fpll_cascading                                ("1200000000"),
		.atx_pll_f_max_pfd                                                ("800000000"),
		.atx_pll_f_max_pfd_fractional                                     ("1"),
		.atx_pll_f_max_ref                                                ("800000000"),
		.atx_pll_f_max_tank_0                                             ("8800000000"),
		.atx_pll_f_max_tank_1                                             ("11400000000"),
		.atx_pll_f_max_tank_2                                             ("14400000000"),
		.atx_pll_f_max_vco                                                ("14400000000"),
		.atx_pll_f_max_vco_fractional                                     ("1"),
		.atx_pll_f_max_x1                                                 ("8700000000"),
		.atx_pll_f_min_pfd                                                ("61440000"),
		.atx_pll_f_min_ref                                                ("61440000"),
		.atx_pll_f_min_tank_0                                             ("6500000000"),
		.atx_pll_f_min_tank_1                                             ("8800000000"),
		.atx_pll_f_min_tank_2                                             ("11400000000"),
		.atx_pll_f_min_vco                                                ("7200000000"),
		.atx_pll_fpll_refclk_selection                                    ("select_vco_output"),
		.atx_pll_hclk_en                                                  ("hclk_enable"),
		.atx_pll_initial_settings                                         ("true"),
		.atx_pll_is_otn                                                   ("false"),
		.atx_pll_is_sdi                                                   ("false"),
		.atx_pll_l_counter                                                (2),
		.atx_pll_lc_cal_reserved                                          ("lc_cal_reserved_off"),
		.atx_pll_lc_dyn_reconfig                                          ("lc_dyn_reconfig_off"),
		.atx_pll_lc_to_fpll_l_counter                                     ("lcounter_setting0"),
		.atx_pll_lc_to_fpll_l_counter_scratch                             (0),
		.atx_pll_lccmu_mode                                               ("lccmu_normal"),
		.atx_pll_lcpll_gt_in_sel                                          ("lc_gt_in_sel0"),
		.atx_pll_lcpll_gt_out_left_enb                                    ("lcpll_gt_out_left_dis"),
		.atx_pll_lcpll_gt_out_mid_enb                                     ("lcpll_gt_out_mid_dis"),
		.atx_pll_lcpll_gt_out_right_enb                                   ("lcpll_gt_out_right_dis"),
		.atx_pll_lcpll_lckdet_sel                                         ("lc_lckdet_sel0"),
		.atx_pll_max_fractional_percentage                                (100),
		.atx_pll_mcnt_divide                                              (40),
		.atx_pll_min_fractional_percentage                                (0),
		.atx_pll_n_counter                                                (1),
		.atx_pll_out_freq                                                 ("4000000000"),
		.atx_pll_pfd_delay_compensation                                   ("normal_delay"),
		.atx_pll_pfd_pulse_width                                          ("pulse_width_setting0"),
		.atx_pll_pma_width                                                (32),
		.atx_pll_power_mode                                               ("high_perf"),
		.atx_pll_power_rail_et                                            (1120),
		.atx_pll_powerdown_mode                                           ("powerup_off"),
		.atx_pll_primary_use                                              ("hssi_x1"),
		.atx_pll_prot_mode                                                ("pcie_gen3_tx"),
		.atx_pll_reference_clock_frequency                                ("100000000"),
		.atx_pll_regulator_bypass                                         ("reg_enable"),
		.atx_pll_bcm_silicon_rev                                          ("rev_off"),
		.atx_pll_sup_mode                                                 ("user_mode"),
		.atx_pll_vccdreg_clk                                              ("vreg_clk5"),
		.atx_pll_vccdreg_fb                                               ("vreg_fb31"),
		.atx_pll_vccdreg_fw                                               ("vreg_fw5"),
		.atx_pll_vco_freq                                                 ("8000000000"),
		.atx_pll_xatb_lccmu_atb                                           ("atb_selectdisable"),
		.atx_pll_chgpmp_compensation                                      ("cp_mode_enable"),
		.atx_pll_chgpmp_current_setting                                   ("cp_current_setting26"),
		.atx_pll_cp_current_boost                                         ("normal_setting"),
		.atx_pll_lf_3rd_pole_freq                                         ("lf_3rd_pole_setting0"),
		.atx_pll_lf_cbig_size                                             ("lf_cbig_setting4"),
		.atx_pll_lf_order                                                 ("lf_3rd_order"),
		.atx_pll_lf_resistance                                            ("lf_setting1"),
		.atx_pll_lf_ripplecap                                             ("lf_ripple_cap_0"),
		.atx_pll_lc_sel_tank                                              ("lctank0"),
		.atx_pll_lc_tank_band                                             ("lc_band3"),
		.atx_pll_lc_tank_voltage_coarse                                   ("vreg_setting_coarse0"),
		.atx_pll_lc_tank_voltage_fine                                     ("vreg_setting5"),
		.atx_pll_output_regulator_supply                                  ("vreg1v_setting0"),
		.atx_pll_overrange_voltage                                        ("over_setting0"),
		.atx_pll_underrange_voltage                                       ("under_setting4"),
		.atx_pll_xd2a_lc_d2a_voltage                                      ("d2a_setting_4"),
		.atx_pll_dsm_mode                                                 ("dsm_mode_integer"),
		.atx_pll_pll_dsm_out_sel                                          ("pll_dsm_disable"),
		.atx_pll_pll_ecn_bypass                                           ("pll_ecn_bypass_disable"),
		.atx_pll_pll_ecn_test_en                                          ("pll_ecn_test_disable"),
		.atx_pll_dsm_fractional_division                                  ("1"),
		.atx_pll_pll_fractional_value_ready                               ("pll_k_ready"),
		.atx_pll_direct_fb                                                ("direct_fb"),
		.atx_pll_iqclk_sel                                                ("iqtxrxclk0"),
		.atx_pll_lcnt_bypass                                              ("lcnt_no_bypass"),
		.atx_pll_lcnt_divide                                              (2),
		.atx_pll_lcnt_off                                                 ("lcnt_on"),
		.atx_pll_ref_clk_div                                              (1),
		.atx_pll_silicon_rev                                              ("14nm4acr2eb"),
		.atx_pll_is_cascaded_pll                                          ("false"),
		.hssi_pma_lc_refclk_select_mux_powerdown_mode                     ("powerup"),
		.hssi_pma_lc_refclk_select_mux_silicon_rev                        ("14nm4acr2eb"),
		.hssi_pma_lc_refclk_select_mux_refclk_select                      ("ref_iqclk0"),
		.hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping ("ref_iqclk0"),
		.hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping ("power_down"),
		.hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping ("power_down"),
		.hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping ("power_down"),
		.hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping ("power_down"),
		.hssi_refclk_divider_silicon_rev                                  ("14nm4acr2eb"),
		.hip_cal_en                                                       ("enable"),
		.calibration_en                                                   ("enable"),
		.enable_analog_resets                                             (0),
		.enable_pcie_hip_connectivity                                     (1),
		.enable_mcgb                                                      (1),
		.enable_mcgb_reset                                                (0),
		.enable_mcgb_debug_ports_parameters                               (0),
		.hssi_pma_cgb_master_prot_mode                                    ("pcie_gen3_tx"),
		.hssi_pma_cgb_master_silicon_rev                                  ("14nm4acr2eb"),
		.hssi_pma_cgb_master_x1_div_m_sel                                 ("divbypass"),
		.hssi_pma_cgb_master_cgb_enable_iqtxrxclk                         ("disable_iqtxrxclk"),
		.hssi_pma_cgb_master_ser_mode                                     ("thirty_two_bit"),
		.hssi_pma_cgb_master_datarate_bps                                 ("8000000000"),
		.hssi_pma_cgb_master_cgb_power_down                               ("normal_cgb"),
		.hssi_pma_cgb_master_observe_cgb_clocks                           ("observe_nothing"),
		.hssi_pma_cgb_master_tx_ucontrol_reset_pcie                       ("pcscorehip_controls_mcgb"),
		.hssi_pma_cgb_master_vccdreg_output                               ("vccdreg_nominal"),
		.hssi_pma_cgb_master_input_select                                 ("fpll_top"),
		.hssi_pma_cgb_master_input_select_gen3                            ("lcpll_top")
	) lcpll_g3xn (
		.pll_powerdown           (pll_powerdown),                        //   input,   width = 1,     pll_powerdown.pll_powerdown
		.pll_refclk0             (pll_refclk0),                          //   input,   width = 1,       pll_refclk0.clk
		.pll_locked              (pll_locked),                           //  output,   width = 1,        pll_locked.pll_locked
		.pll_locked_hip          (pll_locked_hip),                       //  output,   width = 1,    pll_locked_hip.pll_locked_hip
		.pll_pcie_clk            (pll_pcie_clk),                         //  output,   width = 1,      pll_pcie_clk.pll_pcie_clk
		.reconfig_clk0           (reconfig_clk0),                        //   input,   width = 1,     reconfig_clk0.clk
		.reconfig_reset0         (reconfig_reset0),                      //   input,   width = 1,   reconfig_reset0.reset
		.reconfig_write0         (reconfig_write0),                      //   input,   width = 1,    reconfig_avmm0.write
		.reconfig_read0          (reconfig_read0),                       //   input,   width = 1,                  .read
		.reconfig_address0       (reconfig_address0),                    //   input,  width = 11,                  .address
		.reconfig_writedata0     (reconfig_writedata0),                  //   input,  width = 32,                  .writedata
		.reconfig_readdata0      (reconfig_readdata0),                   //  output,  width = 32,                  .readdata
		.reconfig_waitrequest0   (reconfig_waitrequest0),                //  output,   width = 1,                  .waitrequest
		.pll_cal_busy            (pll_cal_busy),                         //  output,   width = 1,      pll_cal_busy.pll_cal_busy
		.hip_cal_done            (hip_cal_done),                         //  output,   width = 1,      hip_cal_done.hip_cal_done
		.mcgb_rst                (mcgb_rst),                             //   input,   width = 1,          mcgb_rst.mcgb_rst
		.mcgb_aux_clk0           (mcgb_aux_clk0),                        //   input,   width = 1,     mcgb_aux_clk0.tx_serial_clk
		.tx_bonding_clocks       (tx_bonding_clocks),                    //  output,   width = 6, tx_bonding_clocks.clk
		.pcie_sw                 (pcie_sw),                              //   input,   width = 2,           pcie_sw.pcie_sw
		.pcie_sw_done            (pcie_sw_done),                         //  output,   width = 2,      pcie_sw_done.pcie_sw_done
		.mcgb_hip_cal_done       (mcgb_hip_cal_done),                    //  output,   width = 1, mcgb_hip_cal_done.hip_cal_done
		.pll_refclk1             (1'b0),                                 // (terminated),                                
		.pll_refclk2             (1'b0),                                 // (terminated),                                
		.pll_refclk3             (1'b0),                                 // (terminated),                                
		.pll_refclk4             (1'b0),                                 // (terminated),                                
		.tx_serial_clk           (),                                     // (terminated),                                
		.tx_serial_clk_gxt       (),                                     // (terminated),                                
		.gxt_input_from_abv_atx  (1'b0),                                 // (terminated),                                
		.gxt_input_from_blw_atx  (1'b0),                                 // (terminated),                                
		.gxt_output_to_abv_atx   (),                                     // (terminated),                                
		.gxt_output_to_blw_atx   (),                                     // (terminated),                                
		.pll_cascade_clk         (),                                     // (terminated),                                
		.atx_to_fpll_cascade_clk (),                                     // (terminated),                                
		.avmm_busy0              (),                                     // (terminated),                                
		.clklow                  (),                                     // (terminated),                                
		.fref                    (),                                     // (terminated),                                
		.overrange               (),                                     // (terminated),                                
		.underrange              (),                                     // (terminated),                                
		.mcgb_rst_stat           (),                                     // (terminated),                                
		.mcgb_aux_clk1           (1'b0),                                 // (terminated),                                
		.mcgb_aux_clk2           (1'b0),                                 // (terminated),                                
		.mcgb_serial_clk         (),                                     // (terminated),                                
		.reconfig_clk1           (1'b0),                                 // (terminated),                                
		.reconfig_reset1         (1'b0),                                 // (terminated),                                
		.reconfig_write1         (1'b0),                                 // (terminated),                                
		.reconfig_read1          (1'b0),                                 // (terminated),                                
		.reconfig_address1       (11'b00000000000),                      // (terminated),                                
		.reconfig_writedata1     (32'b00000000000000000000000000000000), // (terminated),                                
		.reconfig_readdata1      (),                                     // (terminated),                                
		.reconfig_waitrequest1   (),                                     // (terminated),                                
		.mcgb_cal_busy           ()                                      // (terminated),                                
	);

endmodule
