<div id="pf2d" class="pf w0 h0" data-page-no="2d"><div class="pc pc2d w0 h0"><img class="bi x0 ya5 w3 hb" alt="" src="bg2d.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 3</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Chip Configuration</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws194">3.1 Introduction</div><div class="t m0 x9 hf yde ff3 fs5 fc0 sc0 ls0 ws0">This chapter provides details on the individual modules of the microcontroller. It</div><div class="t m0 x9 hf ydf ff3 fs5 fc0 sc0 ls0">includes:</div><div class="t m0 x33 hf y217 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Module block diagrams showing immediate connections within the device</div><div class="t m0 x33 hf y218 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Specific module-to-module interactions not necessarily discussed in the individual</div><div class="t m0 x34 hf y219 ff3 fs5 fc0 sc0 ls0 ws0">module chapters</div><div class="t m0 x33 hf y21a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Links for more information</div><div class="t m0 x2 hd y21b ff1 fs7 fc0 sc0 ls0 ws0">Module to Module Interconnects</div><div class="t m0 x9 he y21c ff1 fs1 fc0 sc0 ls0 ws0">3.2.1<span class="_ _b"> </span>Module to Module Interconnects</div><div class="t m0 x9 hf y21d ff3 fs5 fc0 sc0 ls0 ws0">The below table captures the Module to module interconnections for this device.</div><div class="t m0 x51 h9 y21e ff1 fs2 fc0 sc0 ls0 ws0">Table 3-1.<span class="_ _1a"> </span>Module to Module Interconnects</div><div class="t m0 x52 h10 y21f ff1 fs4 fc0 sc0 ls0 ws0">Peripheral<span class="_ _47"> </span>Signal<span class="_ _48"> </span>—<span class="_ _49"> </span>to Peripheral<span class="_ _4a"> </span>Use Case<span class="_ _4b"> </span>Control<span class="_ _10"> </span>Comment</div><div class="t m0 x34 h7 y220 ff2 fs4 fc0 sc0 ls0 ws0">TPM1<span class="_ _3f"> </span>CH0F, CH1F<span class="_ _36"> </span>to<span class="_ _49"> </span>ADC (Trigger)<span class="_ _4c"> </span>ADC Triggering</div><div class="t m0 x53 h7 y221 ff2 fs4 fc0 sc0 ls0 ws0">(A AND B)</div><div class="t m0 x54 h7 y220 ff2 fs4 fc0 sc0 ls0">SOPT7_ADCAL</div><div class="t m0 x55 h7 y221 ff2 fs4 fc0 sc0 ls0 ws0">TTRGEN = 0</div><div class="t m0 x56 h7 y220 ff2 fs4 fc0 sc0 ls0 ws0">Ch0 is A, and</div><div class="t m0 x57 h7 y221 ff2 fs4 fc0 sc0 ls0 ws0">Ch1 is B,</div><div class="t m0 x56 h7 y222 ff2 fs4 fc0 sc0 ls0 ws0">selecting this</div><div class="t m0 x56 h7 y223 ff2 fs4 fc0 sc0 ls0 ws0">ADC trigger is</div><div class="t m0 x58 h7 y224 ff2 fs4 fc0 sc0 ls0 ws0">for supporting A</div><div class="t m0 x59 h7 y225 ff2 fs4 fc0 sc0 ls0 ws0">and B triggering.</div><div class="t m0 x5a h7 y226 ff2 fs4 fc0 sc0 ls0 ws0">In Stop and</div><div class="t m0 x56 h7 y227 ff2 fs4 fc0 sc0 ls0 ws0">VLPS modes,</div><div class="t m0 x5b h7 y228 ff2 fs4 fc0 sc0 ls0 ws0">the second</div><div class="t m0 x5c h7 y229 ff2 fs4 fc0 sc0 ls0 ws0">trigger must be</div><div class="t m0 x5d h7 y22a ff2 fs4 fc0 sc0 ls0 ws0">set to &gt;10us</div><div class="t m0 x5d h7 y22b ff2 fs4 fc0 sc0 ls0 ws0">after the first</div><div class="t m0 x5e h7 y22c ff2 fs4 fc0 sc0 ls0">trigger</div><div class="t m0 x1b h7 y22d ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 hd y22e ff1 fs7 fc0 sc0 ls0">3.2</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>45</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
