{
  "module_name": "pinctrl-ipq8074.c",
  "hash_id": "8bf229ccf22e10d7ebea5c217507e681c99963fbe1afb8e66f68658c68b959ca",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-ipq8074.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_SIZE 0x1000\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\\\n\t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n\t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc ipq8074_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\n\nenum ipq8074_functions {\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_char0,\n\tmsm_mux_atest_char1,\n\tmsm_mux_atest_char2,\n\tmsm_mux_atest_char3,\n\tmsm_mux_audio_rxbclk,\n\tmsm_mux_audio_rxd,\n\tmsm_mux_audio_rxfsync,\n\tmsm_mux_audio_rxmclk,\n\tmsm_mux_audio_txbclk,\n\tmsm_mux_audio_txd,\n\tmsm_mux_audio_txfsync,\n\tmsm_mux_audio_txmclk,\n\tmsm_mux_blsp0_i2c,\n\tmsm_mux_blsp0_spi,\n\tmsm_mux_blsp0_uart,\n\tmsm_mux_blsp1_i2c,\n\tmsm_mux_blsp1_spi,\n\tmsm_mux_blsp1_uart,\n\tmsm_mux_blsp2_i2c,\n\tmsm_mux_blsp2_spi,\n\tmsm_mux_blsp2_uart,\n\tmsm_mux_blsp3_i2c,\n\tmsm_mux_blsp3_spi,\n\tmsm_mux_blsp3_spi0,\n\tmsm_mux_blsp3_spi1,\n\tmsm_mux_blsp3_spi2,\n\tmsm_mux_blsp3_spi3,\n\tmsm_mux_blsp3_uart,\n\tmsm_mux_blsp4_i2c0,\n\tmsm_mux_blsp4_i2c1,\n\tmsm_mux_blsp4_spi0,\n\tmsm_mux_blsp4_spi1,\n\tmsm_mux_blsp4_uart0,\n\tmsm_mux_blsp4_uart1,\n\tmsm_mux_blsp5_i2c,\n\tmsm_mux_blsp5_spi,\n\tmsm_mux_blsp5_uart,\n\tmsm_mux_burn0,\n\tmsm_mux_burn1,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_cxc0,\n\tmsm_mux_cxc1,\n\tmsm_mux_dbg_out,\n\tmsm_mux_gcc_plltest,\n\tmsm_mux_gcc_tlmm,\n\tmsm_mux_gpio,\n\tmsm_mux_ldo_en,\n\tmsm_mux_ldo_update,\n\tmsm_mux_led0,\n\tmsm_mux_led1,\n\tmsm_mux_led2,\n\tmsm_mux_mac0_sa0,\n\tmsm_mux_mac0_sa1,\n\tmsm_mux_mac1_sa0,\n\tmsm_mux_mac1_sa1,\n\tmsm_mux_mac1_sa2,\n\tmsm_mux_mac1_sa3,\n\tmsm_mux_mac2_sa0,\n\tmsm_mux_mac2_sa1,\n\tmsm_mux_mdc,\n\tmsm_mux_mdio,\n\tmsm_mux_pcie0_clk,\n\tmsm_mux_pcie0_rst,\n\tmsm_mux_pcie0_wake,\n\tmsm_mux_pcie1_clk,\n\tmsm_mux_pcie1_rst,\n\tmsm_mux_pcie1_wake,\n\tmsm_mux_pcm_drx,\n\tmsm_mux_pcm_dtx,\n\tmsm_mux_pcm_fsync,\n\tmsm_mux_pcm_pclk,\n\tmsm_mux_pcm_zsi0,\n\tmsm_mux_pcm_zsi1,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_pta1_0,\n\tmsm_mux_pta1_1,\n\tmsm_mux_pta1_2,\n\tmsm_mux_pta2_0,\n\tmsm_mux_pta2_1,\n\tmsm_mux_pta2_2,\n\tmsm_mux_pwm0,\n\tmsm_mux_pwm1,\n\tmsm_mux_pwm2,\n\tmsm_mux_pwm3,\n\tmsm_mux_qdss_cti_trig_in_a0,\n\tmsm_mux_qdss_cti_trig_in_a1,\n\tmsm_mux_qdss_cti_trig_in_b0,\n\tmsm_mux_qdss_cti_trig_in_b1,\n\tmsm_mux_qdss_cti_trig_out_a0,\n\tmsm_mux_qdss_cti_trig_out_a1,\n\tmsm_mux_qdss_cti_trig_out_b0,\n\tmsm_mux_qdss_cti_trig_out_b1,\n\tmsm_mux_qdss_traceclk_a,\n\tmsm_mux_qdss_traceclk_b,\n\tmsm_mux_qdss_tracectl_a,\n\tmsm_mux_qdss_tracectl_b,\n\tmsm_mux_qdss_tracedata_a,\n\tmsm_mux_qdss_tracedata_b,\n\tmsm_mux_qpic,\n\tmsm_mux_rx0,\n\tmsm_mux_rx1,\n\tmsm_mux_rx2,\n\tmsm_mux_sd_card,\n\tmsm_mux_sd_write,\n\tmsm_mux_tsens_max,\n\tmsm_mux_wci2a,\n\tmsm_mux_wci2b,\n\tmsm_mux_wci2c,\n\tmsm_mux_wci2d,\n\tmsm_mux_NA,\n};\n\nstatic const char * const qpic_groups[] = {\n\t\"gpio0\",\t \n\t\"gpio1\",\t \n\t\"gpio2\",\t \n\t\"gpio3\",\t \n\t\"gpio4\",\t \n\t\"gpio5\",\t \n\t\"gpio6\",\t \n\t\"gpio7\",\t \n\t\"gpio8\",\t \n\t\"gpio9\",\t \n\t\"gpio10\",\t \n\t\"gpio11\",\t \n\t\"gpio12\",\t \n\t\"gpio13\",\t \n\t\"gpio14\",\t \n\t\"gpio15\",\t \n\t\"gpio16\",\t \n\t\"gpio17\",\t \n};\n\nstatic const char * const blsp5_i2c_groups[] = {\n\t\"gpio0\", \"gpio2\",\n};\n\nstatic const char * const blsp5_spi_groups[] = {\n\t\"gpio0\", \"gpio2\", \"gpio9\", \"gpio16\",\n};\n\nstatic const char * const wci2a_groups[] = {\n\t\"gpio0\", \"gpio2\",\n};\n\nstatic const char * const blsp3_spi3_groups[] = {\n\t\"gpio0\", \"gpio2\", \"gpio9\",\n};\n\nstatic const char * const burn0_groups[] = {\n\t\"gpio0\",\n};\n\nstatic const char * const pcm_zsi0_groups[] = {\n\t\"gpio1\",\n};\n\nstatic const char * const blsp5_uart_groups[] = {\n\t\"gpio0\", \"gpio2\", \"gpio9\", \"gpio16\",\n};\n\nstatic const char * const mac1_sa2_groups[] = {\n\t\"gpio1\", \"gpio11\",\n};\n\nstatic const char * const blsp3_spi0_groups[] = {\n\t\"gpio1\", \"gpio3\", \"gpio4\",\n};\n\nstatic const char * const burn1_groups[] = {\n\t\"gpio1\",\n};\n\nstatic const char * const mac0_sa1_groups[] = {\n\t\"gpio3\", \"gpio4\",\n};\n\nstatic const char * const qdss_cti_trig_out_b0_groups[] = {\n\t\"gpio3\",\n};\n\nstatic const char * const qdss_cti_trig_in_b0_groups[] = {\n\t\"gpio4\",\n};\n\nstatic const char * const blsp4_uart0_groups[] = {\n\t\"gpio5\", \"gpio6\", \"gpio7\", \"gpio8\",\n};\n\nstatic const char * const blsp4_i2c0_groups[] = {\n\t\"gpio5\", \"gpio6\",\n};\n\nstatic const char * const blsp4_spi0_groups[] = {\n\t\"gpio5\", \"gpio6\", \"gpio7\", \"gpio8\",\n};\n\nstatic const char * const mac2_sa1_groups[] = {\n\t\"gpio5\", \"gpio6\",\n};\n\nstatic const char * const qdss_cti_trig_out_b1_groups[] = {\n\t\"gpio5\",\n};\n\nstatic const char * const qdss_cti_trig_in_b1_groups[] = {\n\t\"gpio6\",\n};\n\nstatic const char * const cxc0_groups[] = {\n\t\"gpio9\", \"gpio16\",\n};\n\nstatic const char * const mac1_sa3_groups[] = {\n\t\"gpio9\", \"gpio16\",\n};\n\nstatic const char * const qdss_cti_trig_in_a1_groups[] = {\n\t\"gpio9\",\n};\n\nstatic const char * const qdss_cti_trig_out_a1_groups[] = {\n\t\"gpio10\",\n};\n\nstatic const char * const wci2c_groups[] = {\n\t\"gpio11\", \"gpio17\",\n};\n\nstatic const char * const qdss_cti_trig_in_a0_groups[] = {\n\t\"gpio11\",\n};\n\nstatic const char * const qdss_cti_trig_out_a0_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const qdss_traceclk_b_groups[] = {\n\t\"gpio14\",\n};\n\nstatic const char * const qdss_tracectl_b_groups[] = {\n\t\"gpio15\",\n};\n\nstatic const char * const pcm_zsi1_groups[] = {\n\t\"gpio16\",\n};\n\nstatic const char * const qdss_tracedata_b_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\", \"gpio22\",\n\t\"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\",\n\t\"gpio30\", \"gpio31\",\n};\n\nstatic const char * const led0_groups[] = {\n\t\"gpio18\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"gpio18\", \"gpio21\", \"gpio25\", \"gpio29\", \"gpio63\",\n};\n\nstatic const char * const led1_groups[] = {\n\t\"gpio19\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"gpio19\", \"gpio22\", \"gpio26\", \"gpio30\", \"gpio64\",\n};\n\nstatic const char * const led2_groups[] = {\n\t\"gpio20\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"gpio20\", \"gpio23\", \"gpio27\", \"gpio31\", \"gpio66\",\n};\n\nstatic const char * const blsp4_uart1_groups[] = {\n\t\"gpio21\", \"gpio22\", \"gpio23\", \"gpio24\",\n};\n\nstatic const char * const blsp4_i2c1_groups[] = {\n\t\"gpio21\", \"gpio22\",\n};\n\nstatic const char * const blsp4_spi1_groups[] = {\n\t\"gpio21\", \"gpio22\", \"gpio23\", \"gpio24\",\n};\n\nstatic const char * const wci2d_groups[] = {\n\t\"gpio21\", \"gpio22\",\n};\n\nstatic const char * const mac1_sa1_groups[] = {\n\t\"gpio21\", \"gpio22\",\n};\n\nstatic const char * const blsp3_spi2_groups[] = {\n\t\"gpio21\", \"gpio22\", \"gpio23\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"gpio24\", \"gpio28\", \"gpio32\", \"gpio67\",\n};\n\nstatic const char * const audio_txmclk_groups[] = {\n\t\"gpio25\",\n};\n\nstatic const char * const audio_txbclk_groups[] = {\n\t\"gpio26\",\n};\n\nstatic const char * const audio_txfsync_groups[] = {\n\t\"gpio27\",\n};\n\nstatic const char * const audio_txd_groups[] = {\n\t\"gpio28\",\n};\n\nstatic const char * const audio_rxmclk_groups[] = {\n\t\"gpio29\",\n};\n\nstatic const char * const atest_char0_groups[] = {\n\t\"gpio29\",\n};\n\nstatic const char * const audio_rxbclk_groups[] = {\n\t\"gpio30\",\n};\n\nstatic const char * const atest_char1_groups[] = {\n\t\"gpio30\",\n};\n\nstatic const char * const audio_rxfsync_groups[] = {\n\t\"gpio31\",\n};\n\nstatic const char * const atest_char2_groups[] = {\n\t\"gpio31\",\n};\n\nstatic const char * const audio_rxd_groups[] = {\n\t\"gpio32\",\n};\n\nstatic const char * const atest_char3_groups[] = {\n\t\"gpio32\",\n};\n\nstatic const char * const pcm_drx_groups[] = {\n\t\"gpio33\",\n};\n\nstatic const char * const mac1_sa0_groups[] = {\n\t\"gpio33\", \"gpio34\",\n};\n\nstatic const char * const mac0_sa0_groups[] = {\n\t\"gpio33\", \"gpio34\",\n};\n\nstatic const char * const pcm_dtx_groups[] = {\n\t\"gpio34\",\n};\n\nstatic const char * const pcm_fsync_groups[] = {\n\t\"gpio35\",\n};\n\nstatic const char * const mac2_sa0_groups[] = {\n\t\"gpio35\", \"gpio36\",\n};\n\nstatic const char * const qdss_traceclk_a_groups[] = {\n\t\"gpio35\",\n};\n\nstatic const char * const pcm_pclk_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char * const qdss_tracectl_a_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char * const atest_char_groups[] = {\n\t\"gpio37\",\n};\n\nstatic const char * const qdss_tracedata_a_groups[] = {\n\t\"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\", \"gpio50\",\n\t\"gpio51\", \"gpio52\",\n};\n\nstatic const char * const blsp0_uart_groups[] = {\n\t\"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\",\n};\n\nstatic const char * const blsp0_i2c_groups[] = {\n\t\"gpio38\", \"gpio39\",\n};\n\nstatic const char * const blsp0_spi_groups[] = {\n\t\"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\",\n};\n\nstatic const char * const blsp1_uart_groups[] = {\n\t\"gpio42\", \"gpio43\", \"gpio44\", \"gpio45\",\n};\n\nstatic const char * const blsp1_i2c_groups[] = {\n\t\"gpio42\", \"gpio43\",\n};\n\nstatic const char * const blsp1_spi_groups[] = {\n\t\"gpio42\", \"gpio43\", \"gpio44\", \"gpio45\",\n};\n\nstatic const char * const blsp2_uart_groups[] = {\n\t\"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n};\n\nstatic const char * const blsp2_i2c_groups[] = {\n\t\"gpio46\", \"gpio47\",\n};\n\nstatic const char * const blsp2_spi_groups[] = {\n\t\"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n};\n\nstatic const char * const blsp3_uart_groups[] = {\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\",\n};\n\nstatic const char * const blsp3_i2c_groups[] = {\n\t\"gpio50\", \"gpio51\",\n};\n\nstatic const char * const blsp3_spi_groups[] = {\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\",\n};\n\nstatic const char * const pta2_0_groups[] = {\n\t\"gpio54\",\n};\n\nstatic const char * const wci2b_groups[] = {\n\t\"gpio54\", \"gpio56\",\n};\n\nstatic const char * const cxc1_groups[] = {\n\t\"gpio54\", \"gpio56\",\n};\n\nstatic const char * const blsp3_spi1_groups[] = {\n\t\"gpio54\", \"gpio55\", \"gpio56\",\n};\n\nstatic const char * const pta2_1_groups[] = {\n\t\"gpio55\",\n};\n\nstatic const char * const pta2_2_groups[] = {\n\t\"gpio56\",\n};\n\nstatic const char * const pcie0_clk_groups[] = {\n\t\"gpio57\",\n};\n\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio57\",\n};\n\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio57\",\n};\n\nstatic const char * const pcie0_rst_groups[] = {\n\t\"gpio58\",\n};\n\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio58\",\n};\n\nstatic const char * const pcie0_wake_groups[] = {\n\t\"gpio59\",\n};\n\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio59\",\n};\n\nstatic const char * const pcie1_clk_groups[] = {\n\t\"gpio60\",\n};\n\nstatic const char * const rx2_groups[] = {\n\t\"gpio60\",\n};\n\nstatic const char * const ldo_update_groups[] = {\n\t\"gpio60\",\n};\n\nstatic const char * const pcie1_rst_groups[] = {\n\t\"gpio61\",\n};\n\nstatic const char * const ldo_en_groups[] = {\n\t\"gpio61\",\n};\n\nstatic const char * const pcie1_wake_groups[] = {\n\t\"gpio62\",\n};\n\nstatic const char * const gcc_plltest_groups[] = {\n\t\"gpio62\", \"gpio63\",\n};\n\nstatic const char * const sd_card_groups[] = {\n\t\"gpio63\",\n};\n\nstatic const char * const pta1_1_groups[] = {\n\t\"gpio64\",\n};\n\nstatic const char * const rx1_groups[] = {\n\t\"gpio64\",\n};\n\nstatic const char * const pta1_2_groups[] = {\n\t\"gpio65\",\n};\n\nstatic const char * const gcc_tlmm_groups[] = {\n\t\"gpio65\",\n};\n\nstatic const char * const pta1_0_groups[] = {\n\t\"gpio66\",\n};\n\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio66\",\n};\n\nstatic const char * const sd_write_groups[] = {\n\t\"gpio67\",\n};\n\nstatic const char * const rx0_groups[] = {\n\t\"gpio67\",\n};\n\nstatic const char * const tsens_max_groups[] = {\n\t\"gpio67\",\n};\n\nstatic const char * const mdc_groups[] = {\n\t\"gpio68\",\n};\n\nstatic const char * const mdio_groups[] = {\n\t\"gpio69\",\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\",\n};\n\nstatic const struct pinfunction ipq8074_functions[] = {\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_char0),\n\tMSM_PIN_FUNCTION(atest_char1),\n\tMSM_PIN_FUNCTION(atest_char2),\n\tMSM_PIN_FUNCTION(atest_char3),\n\tMSM_PIN_FUNCTION(audio_rxbclk),\n\tMSM_PIN_FUNCTION(audio_rxd),\n\tMSM_PIN_FUNCTION(audio_rxfsync),\n\tMSM_PIN_FUNCTION(audio_rxmclk),\n\tMSM_PIN_FUNCTION(audio_txbclk),\n\tMSM_PIN_FUNCTION(audio_txd),\n\tMSM_PIN_FUNCTION(audio_txfsync),\n\tMSM_PIN_FUNCTION(audio_txmclk),\n\tMSM_PIN_FUNCTION(blsp0_i2c),\n\tMSM_PIN_FUNCTION(blsp0_spi),\n\tMSM_PIN_FUNCTION(blsp0_uart),\n\tMSM_PIN_FUNCTION(blsp1_i2c),\n\tMSM_PIN_FUNCTION(blsp1_spi),\n\tMSM_PIN_FUNCTION(blsp1_uart),\n\tMSM_PIN_FUNCTION(blsp2_i2c),\n\tMSM_PIN_FUNCTION(blsp2_spi),\n\tMSM_PIN_FUNCTION(blsp2_uart),\n\tMSM_PIN_FUNCTION(blsp3_i2c),\n\tMSM_PIN_FUNCTION(blsp3_spi),\n\tMSM_PIN_FUNCTION(blsp3_spi0),\n\tMSM_PIN_FUNCTION(blsp3_spi1),\n\tMSM_PIN_FUNCTION(blsp3_spi2),\n\tMSM_PIN_FUNCTION(blsp3_spi3),\n\tMSM_PIN_FUNCTION(blsp3_uart),\n\tMSM_PIN_FUNCTION(blsp4_i2c0),\n\tMSM_PIN_FUNCTION(blsp4_i2c1),\n\tMSM_PIN_FUNCTION(blsp4_spi0),\n\tMSM_PIN_FUNCTION(blsp4_spi1),\n\tMSM_PIN_FUNCTION(blsp4_uart0),\n\tMSM_PIN_FUNCTION(blsp4_uart1),\n\tMSM_PIN_FUNCTION(blsp5_i2c),\n\tMSM_PIN_FUNCTION(blsp5_spi),\n\tMSM_PIN_FUNCTION(blsp5_uart),\n\tMSM_PIN_FUNCTION(burn0),\n\tMSM_PIN_FUNCTION(burn1),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(cxc0),\n\tMSM_PIN_FUNCTION(cxc1),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(gcc_plltest),\n\tMSM_PIN_FUNCTION(gcc_tlmm),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(ldo_en),\n\tMSM_PIN_FUNCTION(ldo_update),\n\tMSM_PIN_FUNCTION(led0),\n\tMSM_PIN_FUNCTION(led1),\n\tMSM_PIN_FUNCTION(led2),\n\tMSM_PIN_FUNCTION(mac0_sa0),\n\tMSM_PIN_FUNCTION(mac0_sa1),\n\tMSM_PIN_FUNCTION(mac1_sa0),\n\tMSM_PIN_FUNCTION(mac1_sa1),\n\tMSM_PIN_FUNCTION(mac1_sa2),\n\tMSM_PIN_FUNCTION(mac1_sa3),\n\tMSM_PIN_FUNCTION(mac2_sa0),\n\tMSM_PIN_FUNCTION(mac2_sa1),\n\tMSM_PIN_FUNCTION(mdc),\n\tMSM_PIN_FUNCTION(mdio),\n\tMSM_PIN_FUNCTION(pcie0_clk),\n\tMSM_PIN_FUNCTION(pcie0_rst),\n\tMSM_PIN_FUNCTION(pcie0_wake),\n\tMSM_PIN_FUNCTION(pcie1_clk),\n\tMSM_PIN_FUNCTION(pcie1_rst),\n\tMSM_PIN_FUNCTION(pcie1_wake),\n\tMSM_PIN_FUNCTION(pcm_drx),\n\tMSM_PIN_FUNCTION(pcm_dtx),\n\tMSM_PIN_FUNCTION(pcm_fsync),\n\tMSM_PIN_FUNCTION(pcm_pclk),\n\tMSM_PIN_FUNCTION(pcm_zsi0),\n\tMSM_PIN_FUNCTION(pcm_zsi1),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(pta1_0),\n\tMSM_PIN_FUNCTION(pta1_1),\n\tMSM_PIN_FUNCTION(pta1_2),\n\tMSM_PIN_FUNCTION(pta2_0),\n\tMSM_PIN_FUNCTION(pta2_1),\n\tMSM_PIN_FUNCTION(pta2_2),\n\tMSM_PIN_FUNCTION(pwm0),\n\tMSM_PIN_FUNCTION(pwm1),\n\tMSM_PIN_FUNCTION(pwm2),\n\tMSM_PIN_FUNCTION(pwm3),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b1),\n\tMSM_PIN_FUNCTION(qdss_traceclk_a),\n\tMSM_PIN_FUNCTION(qdss_traceclk_b),\n\tMSM_PIN_FUNCTION(qdss_tracectl_a),\n\tMSM_PIN_FUNCTION(qdss_tracectl_b),\n\tMSM_PIN_FUNCTION(qdss_tracedata_a),\n\tMSM_PIN_FUNCTION(qdss_tracedata_b),\n\tMSM_PIN_FUNCTION(qpic),\n\tMSM_PIN_FUNCTION(rx0),\n\tMSM_PIN_FUNCTION(rx1),\n\tMSM_PIN_FUNCTION(rx2),\n\tMSM_PIN_FUNCTION(sd_card),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(tsens_max),\n\tMSM_PIN_FUNCTION(wci2a),\n\tMSM_PIN_FUNCTION(wci2b),\n\tMSM_PIN_FUNCTION(wci2c),\n\tMSM_PIN_FUNCTION(wci2d),\n};\n\nstatic const struct msm_pingroup ipq8074_groups[] = {\n\tPINGROUP(0, qpic, blsp5_uart, blsp5_i2c, blsp5_spi, wci2a,\n\t\t blsp3_spi3, NA, burn0, NA),\n\tPINGROUP(1, qpic, pcm_zsi0, mac1_sa2, blsp3_spi0, NA, burn1, NA, NA,\n\t\t NA),\n\tPINGROUP(2, qpic, blsp5_uart, blsp5_i2c, blsp5_spi, wci2a,\n\t\t blsp3_spi3, NA, NA, NA),\n\tPINGROUP(3, qpic, mac0_sa1, blsp3_spi0, qdss_cti_trig_out_b0, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(4, qpic, mac0_sa1, blsp3_spi0, qdss_cti_trig_in_b0, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(5, qpic, blsp4_uart0, blsp4_i2c0, blsp4_spi0, mac2_sa1,\n\t\t qdss_cti_trig_out_b1, NA, NA, NA),\n\tPINGROUP(6, qpic, blsp4_uart0, blsp4_i2c0, blsp4_spi0, mac2_sa1,\n\t\t qdss_cti_trig_in_b1, NA, NA, NA),\n\tPINGROUP(7, qpic, blsp4_uart0, blsp4_spi0, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(8, qpic, blsp4_uart0, blsp4_spi0, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(9, qpic, blsp5_uart, blsp5_spi, cxc0, mac1_sa3, blsp3_spi3,\n\t\t qdss_cti_trig_in_a1, NA, NA),\n\tPINGROUP(10, qpic, qdss_cti_trig_out_a1, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(11, qpic, wci2c, mac1_sa2, qdss_cti_trig_in_a0, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(12, qpic, qdss_cti_trig_out_a0, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(13, qpic, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(14, qpic, qdss_traceclk_b, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(15, qpic, qdss_tracectl_b, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(16, qpic, blsp5_uart, pcm_zsi1, blsp5_spi, cxc0, mac1_sa3,\n\t\t qdss_tracedata_b, NA, NA),\n\tPINGROUP(17, qpic, wci2c, qdss_tracedata_b, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(18, led0, pwm0, qdss_tracedata_b, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(19, led1, pwm1, NA, qdss_tracedata_b, NA, NA, NA, NA, NA),\n\tPINGROUP(20, led2, pwm2, NA, qdss_tracedata_b, NA, NA, NA, NA, NA),\n\tPINGROUP(21, pwm0, blsp4_uart1, blsp4_i2c1, blsp4_spi1, wci2d, mac1_sa1,\n\t\t blsp3_spi2, NA, qdss_tracedata_b),\n\tPINGROUP(22, pwm1, blsp4_uart1, blsp4_i2c1, blsp4_spi1, wci2d, mac1_sa1,\n\t\t blsp3_spi2, NA, qdss_tracedata_b),\n\tPINGROUP(23, pwm2, blsp4_uart1, blsp4_spi1, blsp3_spi2, NA,\n\t\t qdss_tracedata_b, NA, NA, NA),\n\tPINGROUP(24, pwm3, blsp4_uart1, blsp4_spi1, NA, qdss_tracedata_b, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(25, audio_txmclk, pwm0, NA, qdss_tracedata_b, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(26, audio_txbclk, pwm1, NA, qdss_tracedata_b, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(27, audio_txfsync, pwm2, NA, qdss_tracedata_b, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(28, audio_txd, pwm3, NA, qdss_tracedata_b, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(29, audio_rxmclk, pwm0, atest_char0, NA, qdss_tracedata_b,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(30, audio_rxbclk, pwm1, atest_char1, NA, qdss_tracedata_b,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(31, audio_rxfsync, pwm2, atest_char2, NA, qdss_tracedata_b,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(32, audio_rxd, pwm3, atest_char3, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(33, pcm_drx, mac1_sa0, mac0_sa0, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(34, pcm_dtx, mac1_sa0, mac0_sa0, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(35, pcm_fsync, mac2_sa0, qdss_traceclk_a, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(36, pcm_pclk, mac2_sa0, NA, qdss_tracectl_a, NA, NA, NA, NA, NA),\n\tPINGROUP(37, atest_char, NA, qdss_tracedata_a, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(38, blsp0_uart, blsp0_i2c, blsp0_spi, NA, qdss_tracedata_a,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(39, blsp0_uart, blsp0_i2c, blsp0_spi, NA, qdss_tracedata_a,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(40, blsp0_uart, blsp0_spi, NA, qdss_tracedata_a, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(41, blsp0_uart, blsp0_spi, NA, qdss_tracedata_a, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(42, blsp1_uart, blsp1_i2c, blsp1_spi, NA, qdss_tracedata_a,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(43, blsp1_uart, blsp1_i2c, blsp1_spi, NA, qdss_tracedata_a,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(44, blsp1_uart, blsp1_spi, NA, qdss_tracedata_a, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(45, blsp1_uart, blsp1_spi, qdss_tracedata_a, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(46, blsp2_uart, blsp2_i2c, blsp2_spi, qdss_tracedata_a, NA,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(47, blsp2_uart, blsp2_i2c, blsp2_spi, NA, qdss_tracedata_a,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(48, blsp2_uart, blsp2_spi, NA, qdss_tracedata_a, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(49, blsp2_uart, blsp2_spi, NA, qdss_tracedata_a, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(50, blsp3_uart, blsp3_i2c, blsp3_spi, NA, qdss_tracedata_a,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(51, blsp3_uart, blsp3_i2c, blsp3_spi, NA, qdss_tracedata_a,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(52, blsp3_uart, blsp3_spi, NA, qdss_tracedata_a, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(53, blsp3_uart, blsp3_spi, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(54, pta2_0, wci2b, cxc1, blsp3_spi1, NA, NA, NA, NA, NA),\n\tPINGROUP(55, pta2_1, blsp3_spi1, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(56, pta2_2, wci2b, cxc1, blsp3_spi1, NA, NA, NA, NA, NA),\n\tPINGROUP(57, pcie0_clk, NA, dbg_out, cri_trng0, NA, NA, NA, NA, NA),\n\tPINGROUP(58, pcie0_rst, NA, cri_trng1, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(59, pcie0_wake, NA, cri_trng, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(60, pcie1_clk, rx2, ldo_update, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(61, pcie1_rst, ldo_en, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(62, pcie1_wake, gcc_plltest, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(63, sd_card, pwm0, NA, gcc_plltest, NA, NA, NA, NA, NA),\n\tPINGROUP(64, pta1_1, pwm1, NA, rx1, NA, NA, NA, NA, NA),\n\tPINGROUP(65, pta1_2, NA, gcc_tlmm, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(66, pta1_0, pwm2, prng_rosc, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(67, sd_write, pwm3, rx0, tsens_max, NA, NA, NA, NA, NA),\n\tPINGROUP(68, mdc, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(69, mdio, NA, NA, NA, NA, NA, NA, NA, NA),\n};\n\nstatic const struct msm_pinctrl_soc_data ipq8074_pinctrl = {\n\t.pins = ipq8074_pins,\n\t.npins = ARRAY_SIZE(ipq8074_pins),\n\t.functions = ipq8074_functions,\n\t.nfunctions = ARRAY_SIZE(ipq8074_functions),\n\t.groups = ipq8074_groups,\n\t.ngroups = ARRAY_SIZE(ipq8074_groups),\n\t.ngpios = 70,\n};\n\nstatic int ipq8074_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &ipq8074_pinctrl);\n}\n\nstatic const struct of_device_id ipq8074_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,ipq8074-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver ipq8074_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"ipq8074-pinctrl\",\n\t\t.of_match_table = ipq8074_pinctrl_of_match,\n\t},\n\t.probe = ipq8074_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init ipq8074_pinctrl_init(void)\n{\n\treturn platform_driver_register(&ipq8074_pinctrl_driver);\n}\narch_initcall(ipq8074_pinctrl_init);\n\nstatic void __exit ipq8074_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&ipq8074_pinctrl_driver);\n}\nmodule_exit(ipq8074_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm ipq8074 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, ipq8074_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}