${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/avalon_mm_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/avmm_dcc_dll_bypass.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/link_up_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/ms_duts_wakeup_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/ms_init_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/ms_phase_adjust_wrkarnd_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/ms_reset_duts_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/ms_write_csr_adapt_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/sl_duts_wakeup_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/sl_init_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/sl_phase_adjust_wrkarnd_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/sl_reset_duts_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/aib_avmm_fsm/sl_write_csr_adapt_fsm.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/axi_aib_bridges/aib_axi_bridge_master.v
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/axi_aib_bridges/aib_axi_bridge_slave.v
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/axi_mm/axi_mm_master_concat.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/axi_mm/axi_mm_master_name.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/axi_mm/axi_mm_master_top.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/axi_mm/axi_mm_slave_concat.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/axi_mm/axi_mm_slave_name.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/axi_mm/axi_mm_slave_top.sv
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/full_examples/aib_axi_top.v
${IMPL_RTL_DIR}/axi4_aib_tools/rtl/interfaces/axi_if.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/dv/test/data/maib_prog_rev1.1.inc
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/AUX_CH/aibio_auxch_Schmit_trigger.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/AUX_CH/aibio_auxch_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_3bit_bin_to_therm.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_4bit_plus1.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_bias_trim.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_cdr_detect.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_half_adder.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_inpclk_select.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_pi_codeupdate.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_pi_decode.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_pi_decode_sync.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_pi_mixer_top.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_pi_phsel_halfside.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_pi_phsel_quarter.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_pioddevn_mixer_top.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_pioddevn_phsel_half.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_pioddevn_top.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/RX_DLL/aibio_rxdll_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/TX_DLL/aibio_inpclk_select_txdll.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_mux2x1.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_mux8x1.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_muxfinal.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_oddevn_halfside.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_phsel_halfside.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/TX_DLL/aibio_pulsegen_top.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/TX_DLL/aibio_txdll_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/aibio_decoder2x4.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/aibio_decoder3x8.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/aibio_dll_top.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/aibio_lock_detector.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/aibio_outclk_mux16x1.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/aibio_outclk_select.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/aibio_piclk_dist.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/aibio_pimux4x1.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/DLL/aibio_se_to_diff.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_3to8dec.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_clk_divby2.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_clkdiv.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_ctr10b.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_ctrunit.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_dig.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_digview.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_ndmnn11.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_oscbank.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/aibio_pvtmon_pdmpp11.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/flop.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/PVTMON/mux2x1.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/TXRX/aibio_txrx_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/TXRX/en_logic_xxpad.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/TXRX/pad_out_logic.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/TXRX/sampler.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/aibio_adc_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/aibio_clkdist_inv1_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/aibio_clkdist_inv2_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/aibio_dqs_dcs_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/aibio_rxclk_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/ana_models/msv_models/aibio_vref_cbb.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_and2_cel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_and3_cel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_and4_cel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_buf_cel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_den_flop.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_gate_cel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_inv_cel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_mux.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_or2_cel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_or3_cel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/clk_resize_cel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/behavior/dmux_cell.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/aib_cdr_fsm.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/aib_dcs_fsm.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/aib_dfx_mon.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/aib_dll_ctrl_logic.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/aib_ntl_fsm.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/phase_adjust_fsm.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/phase_adjust_fsm_top.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/rcomp_calibration_fsm.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/rx_offset_cal.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/rx_offset_cal_fsm_top.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_fsm/rxoffset_top.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_top/aib_avmm_glue_logic.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_top/aib_avmm_top.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_top/aib_channel_n.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_top/aib_deskew_logic.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_top/aib_phy_top.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aib_top/aibio_ana_top.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aib_adapter.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_avmm/aib_avalon.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_avmm/aib_avalon_adapt_reg.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_avmm/aib_avalon_if.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_avmm/aib_avalon_io_regs.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_rxchnl/aib_adapt_rx_fifo.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_rxchnl/aib_adapter_rxchnl.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_rxchnl/aib_bert_chk.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_rxchnl/aib_rx_bert.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_rxchnl/aib_rx_dbi.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_rxchnl/aib_rx_fifo_wam.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_rxchnl/aib_rxfifo_clk_gating.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_rxchnl/aib_rxfifo_rd_dpath.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_rxchnl/aib_rxfifo_rdata_sel.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_sr/aib_sr_fsm.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_sr/aib_sr_master.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_sr/aib_sr_slave.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_txchnl/aib_adapt_tx_fifo.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_txchnl/aib_adapter_txchnl.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_txchnl/aib_bert_gen.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_txchnl/aib_tx_bert.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_txchnl/aib_tx_dbi.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_txchnl/aib_txfifo_clk_gating.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/aibadapt/aibadapt_txchnl/aib_txfifo_rd_dpath.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_adapt_fifo_mem.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_adapt_fifo_ptr.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_bert_cdc.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_bit_sync.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_bs_clk_gating.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_bscan.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_bus_sync.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_cdc_data_mux.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_clk_div.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_clk_div_dcs.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_clk_div_rcomp.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_clk_div_roffcal.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_clk_div_sys.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_fifo_and_sel.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_fifo_rdata_buf.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_fifo_rdata_ored.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/common/aib_rst_sync.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/redundancy/aib_redundancy.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/redundancy/aib_redundancy_wrp.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/rtl/bca/src/rtl/redundancy/aib_redundancy_wrp_top.v
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1/dv/emib/aliasv.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1/dv/emib/emib_ch_m2s2.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1/dv/emib/emib_m2s2.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1/dv/interface/avalon_mm_if.sv
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1/dv/interface/dut_emib.inc
${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1/dv/interface/dut_if_mac.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/axi4-mm/full_examples/common/agent.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/ca/rtl/ca.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/ca/rtl/ca_rx_align.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/ca/rtl/ca_rx_align_fifo.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/ca/rtl/ca_tx_mux.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/ca/rtl/ca_tx_strb.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/asyncfifo.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/level_delay.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/levelsync.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/levelsync_sr.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/rrarb.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/rst_regen_low.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/syncfifo.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/syncfifo_mem1r1w.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/syncfifo_ram.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/common/rtl/syncfifo_reg.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/llink/rtl/ll_auto_sync.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/llink/rtl/ll_receive.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/llink/rtl/ll_rx_ctrl.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/llink/rtl/ll_rx_push.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/llink/rtl/ll_transmit.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/llink/rtl/ll_tx_cred.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/llink/rtl/ll_tx_ctrl.sv
${IMPL_RTL_DIR}/vendor/aib-protocols/spi-aib/dv/interface/dut_sl1_port.inc
-d FOR_SIM_ONLY
-d AIB_MODEL
-d SL_AIB_GEN1
-d MAIB_REV1DOT1
-d MS_AIB_BCA
-d TIMESCALE_EN
-d BEHAVIORAL
-d MAIB_PIN96
-d ALTR_HPS_INTEL_MACROS_OFF
-i ${IMPL_RTL_DIR}/vendor/aib-protocols/axi4-mm/full_examples/common
-i ${IMPL_RTL_DIR}/vendor/aib-protocols/spi-aib/dv/interface
-i ${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1/dv/interface
-i ${IMPL_RTL_DIR}/vendor/aib-phy-hardware/v2.0/rev1.1/dv/test/data
