Info (10281): Verilog HDL Declaration information at UART_Dynamixel.sv(16): object "TXD" differs only in case from object "txd" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/UART_Dynamixel.sv Line: 16
Info (10281): Verilog HDL Declaration information at UART_Dynamixel.sv(15): object "RXD" differs only in case from object "rxd" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/UART_Dynamixel.sv Line: 15
Info (10281): Verilog HDL Declaration information at DE0_Nano.sv(315): object "UartTx" differs only in case from object "UARTTX" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv Line: 315
Info (10281): Verilog HDL Declaration information at DE0_Nano.sv(315): object "UartRx" differs only in case from object "UARTRX" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv Line: 315
Info (10281): Verilog HDL Declaration information at DE0_Nano.sv(315): object "UartDir" differs only in case from object "UARTDIR" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv Line: 315
Warning (10268): Verilog HDL information at DE0_Nano.sv(660): always construct contains both blocking and non-blocking assignments File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv Line: 660
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at LT24_buffer.v(165): always construct contains both blocking and non-blocking assignments File: C:/Users/Emile/ProgSandbot/DE0-nano/LT24_buffer.v Line: 165
