
EX_2-2-01_TFLM_Hello_World.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014788  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000bf30  08014a30  08014a30  00015a30  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08020960  08020960  00021960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08020968  08020968  00021968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08020970  08020970  00021970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000e4  24000000  08020974  00022000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0001dfd8  240000e8  08020a58  000220e8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  2401e0c0  08020a58  000230c0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000220e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0042cec4  00000000  00000000  00022112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0001b1c0  00000000  00000000  0044efd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 00076d13  00000000  00000000  0046a196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002cc0  00000000  00000000  004e0eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000e067  00000000  00000000  004e3b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00053ed0  00000000  00000000  004f1bd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000a8106  00000000  00000000  00545aa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00256e9b  00000000  00000000  005edbad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00844a48  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000092cc  00000000  00000000  00844a8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000071  00000000  00000000  0084dd58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000e8 	.word	0x240000e8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014a10 	.word	0x08014a10

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000ec 	.word	0x240000ec
 80002dc:	08014a10 	.word	0x08014a10

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <Camera_WriteReg>:
	{1280, 960},  /* 960P      */
	{2592, 1944}, /* 5MP       */
};

int32_t Camera_WriteReg(Camera_HandleTypeDef *hov, uint8_t regAddr, const uint8_t *pData)
{
 8000ac4:	b500      	push	{lr}
 8000ac6:	b085      	sub	sp, #20
	uint8_t tt[2];
	tt[0] = regAddr;
	tt[1] = pData[0];
 8000ac8:	f892 c000 	ldrb.w	ip, [r2]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000acc:	2302      	movs	r3, #2
	tt[0] = regAddr;
 8000ace:	f88d 100c 	strb.w	r1, [sp, #12]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000ad2:	aa03      	add	r2, sp, #12
 8000ad4:	6881      	ldr	r1, [r0, #8]
	tt[1] = pData[0];
 8000ad6:	f88d c00d 	strb.w	ip, [sp, #13]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000ada:	9100      	str	r1, [sp, #0]
 8000adc:	7901      	ldrb	r1, [r0, #4]
 8000ade:	6800      	ldr	r0, [r0, #0]
 8000ae0:	f004 ff5a 	bl	8005998 <HAL_I2C_Master_Transmit>
	}
	else
	{
		return camera_ERROR;
	}
}
 8000ae4:	3800      	subs	r0, #0
 8000ae6:	bf18      	it	ne
 8000ae8:	2001      	movne	r0, #1
 8000aea:	b005      	add	sp, #20
 8000aec:	f85d fb04 	ldr.w	pc, [sp], #4

08000af0 <Camera_ReadReg>:

int32_t Camera_ReadReg(Camera_HandleTypeDef *hov, uint8_t regAddr, uint8_t *pData)
{
 8000af0:	b570      	push	{r4, r5, r6, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	4604      	mov	r4, r0
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000af6:	2301      	movs	r3, #1
{
 8000af8:	4615      	mov	r5, r2
 8000afa:	f88d 100f 	strb.w	r1, [sp, #15]
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000afe:	f10d 020f 	add.w	r2, sp, #15
 8000b02:	7901      	ldrb	r1, [r0, #4]
 8000b04:	6880      	ldr	r0, [r0, #8]
 8000b06:	4419      	add	r1, r3
 8000b08:	9000      	str	r0, [sp, #0]
 8000b0a:	6820      	ldr	r0, [r4, #0]
 8000b0c:	f004 ff44 	bl	8005998 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000b10:	7921      	ldrb	r1, [r4, #4]
 8000b12:	68a6      	ldr	r6, [r4, #8]
 8000b14:	2301      	movs	r3, #1
 8000b16:	6820      	ldr	r0, [r4, #0]
 8000b18:	462a      	mov	r2, r5
 8000b1a:	4419      	add	r1, r3
 8000b1c:	9600      	str	r6, [sp, #0]
 8000b1e:	f005 f807 	bl	8005b30 <HAL_I2C_Master_Receive>
	}
	else
	{
		return camera_ERROR;
	}
}
 8000b22:	3800      	subs	r0, #0
 8000b24:	bf18      	it	ne
 8000b26:	2001      	movne	r0, #1
 8000b28:	b004      	add	sp, #16
 8000b2a:	bd70      	pop	{r4, r5, r6, pc}

08000b2c <Camera_WriteRegb2>:

int32_t Camera_WriteRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t reg_data)
{
 8000b2c:	b530      	push	{r4, r5, lr}
 8000b2e:	b087      	sub	sp, #28
	if (HAL_I2C_Mem_Write(hov->hi2c, hov->addr + 1, reg_addr,
 8000b30:	2501      	movs	r5, #1
{
 8000b32:	4614      	mov	r4, r2
	if (HAL_I2C_Mem_Write(hov->hi2c, hov->addr + 1, reg_addr,
 8000b34:	460a      	mov	r2, r1
 8000b36:	f10d 0317 	add.w	r3, sp, #23
 8000b3a:	9501      	str	r5, [sp, #4]
{
 8000b3c:	f88d 4017 	strb.w	r4, [sp, #23]
	if (HAL_I2C_Mem_Write(hov->hi2c, hov->addr + 1, reg_addr,
 8000b40:	7901      	ldrb	r1, [r0, #4]
 8000b42:	9300      	str	r3, [sp, #0]
 8000b44:	2302      	movs	r3, #2
 8000b46:	6884      	ldr	r4, [r0, #8]
 8000b48:	4429      	add	r1, r5
 8000b4a:	6800      	ldr	r0, [r0, #0]
 8000b4c:	9402      	str	r4, [sp, #8]
 8000b4e:	f005 f8c1 	bl	8005cd4 <HAL_I2C_Mem_Write>
	}
	else
	{
		return camera_ERROR;
	}
}
 8000b52:	3800      	subs	r0, #0
 8000b54:	bf18      	it	ne
 8000b56:	2001      	movne	r0, #1
 8000b58:	b007      	add	sp, #28
 8000b5a:	bd30      	pop	{r4, r5, pc}

08000b5c <Camera_ReadRegb2>:

int32_t Camera_ReadRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t *reg_data)
{
 8000b5c:	b510      	push	{r4, lr}
 8000b5e:	4613      	mov	r3, r2
 8000b60:	b084      	sub	sp, #16
	if (HAL_I2C_Mem_Read(hov->hi2c, hov->addr + 1, reg_addr,
 8000b62:	460a      	mov	r2, r1
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	2302      	movs	r3, #2
 8000b68:	6884      	ldr	r4, [r0, #8]
 8000b6a:	7901      	ldrb	r1, [r0, #4]
 8000b6c:	6800      	ldr	r0, [r0, #0]
 8000b6e:	9402      	str	r4, [sp, #8]
 8000b70:	2401      	movs	r4, #1
 8000b72:	3101      	adds	r1, #1
 8000b74:	9401      	str	r4, [sp, #4]
 8000b76:	f005 fa0f 	bl	8005f98 <HAL_I2C_Mem_Read>
	}
	else
	{
		return camera_ERROR;
	}
}
 8000b7a:	3800      	subs	r0, #0
 8000b7c:	bf18      	it	ne
 8000b7e:	2001      	movne	r0, #1
 8000b80:	b004      	add	sp, #16
 8000b82:	bd10      	pop	{r4, pc}

08000b84 <Camera_read_id>:
	}
	return Camera_OK;
}

int32_t Camera_read_id(Camera_HandleTypeDef *hov)
{
 8000b84:	b570      	push	{r4, r5, r6, lr}
	uint8_t temp[2];
	temp[0] = 0x01;
	if (hov->addr != OV5640_ADDRESS)
 8000b86:	7901      	ldrb	r1, [r0, #4]
{
 8000b88:	b086      	sub	sp, #24
	temp[0] = 0x01;
 8000b8a:	2501      	movs	r5, #1
{
 8000b8c:	4604      	mov	r4, r0
	if (hov->addr != OV5640_ADDRESS)
 8000b8e:	2978      	cmp	r1, #120	@ 0x78
	temp[0] = 0x01;
 8000b90:	f88d 5010 	strb.w	r5, [sp, #16]
	if (hov->addr != OV5640_ADDRESS)
 8000b94:	d06b      	beq.n	8000c6e <Camera_read_id+0xea>
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000b96:	6882      	ldr	r2, [r0, #8]
	tt[0] = regAddr;
 8000b98:	f240 13ff 	movw	r3, #511	@ 0x1ff
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000b9c:	9200      	str	r2, [sp, #0]
 8000b9e:	aa05      	add	r2, sp, #20
	tt[0] = regAddr;
 8000ba0:	f8ad 3014 	strh.w	r3, [sp, #20]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	6800      	ldr	r0, [r0, #0]
 8000ba8:	f004 fef6 	bl	8005998 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000bac:	7921      	ldrb	r1, [r4, #4]
 8000bae:	68a2      	ldr	r2, [r4, #8]
 8000bb0:	231c      	movs	r3, #28
 8000bb2:	4429      	add	r1, r5
 8000bb4:	9200      	str	r2, [sp, #0]
 8000bb6:	aa05      	add	r2, sp, #20
 8000bb8:	f88d 3014 	strb.w	r3, [sp, #20]
 8000bbc:	462b      	mov	r3, r5
 8000bbe:	6820      	ldr	r0, [r4, #0]
 8000bc0:	f004 feea 	bl	8005998 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000bc4:	7921      	ldrb	r1, [r4, #4]
 8000bc6:	68a3      	ldr	r3, [r4, #8]
 8000bc8:	aa04      	add	r2, sp, #16
 8000bca:	4429      	add	r1, r5
 8000bcc:	9300      	str	r3, [sp, #0]
 8000bce:	462b      	mov	r3, r5
 8000bd0:	6820      	ldr	r0, [r4, #0]
 8000bd2:	f004 ffad 	bl	8005b30 <HAL_I2C_Master_Receive>
	{
		Camera_WriteReg(hov, 0xFF, temp);
		Camera_ReadReg(hov, 0x1C, &temp[0]);
		Camera_ReadReg(hov, 0x1D, &temp[1]);
 8000bd6:	231d      	movs	r3, #29
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000bd8:	7921      	ldrb	r1, [r4, #4]
 8000bda:	aa05      	add	r2, sp, #20
 8000bdc:	f88d 3014 	strb.w	r3, [sp, #20]
 8000be0:	68a3      	ldr	r3, [r4, #8]
 8000be2:	4429      	add	r1, r5
 8000be4:	9300      	str	r3, [sp, #0]
 8000be6:	462b      	mov	r3, r5
 8000be8:	6820      	ldr	r0, [r4, #0]
 8000bea:	f004 fed5 	bl	8005998 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000bee:	7921      	ldrb	r1, [r4, #4]
 8000bf0:	68a3      	ldr	r3, [r4, #8]
 8000bf2:	f10d 0211 	add.w	r2, sp, #17
 8000bf6:	4429      	add	r1, r5
 8000bf8:	9300      	str	r3, [sp, #0]
 8000bfa:	462b      	mov	r3, r5
 8000bfc:	6820      	ldr	r0, [r4, #0]
 8000bfe:	f004 ff97 	bl	8005b30 <HAL_I2C_Master_Receive>
		hov->manuf_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000c02:	f8bd 3010 	ldrh.w	r3, [sp, #16]
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000c06:	7921      	ldrb	r1, [r4, #4]
 8000c08:	aa05      	add	r2, sp, #20
		hov->manuf_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000c0a:	ba5b      	rev16	r3, r3
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000c0c:	4429      	add	r1, r5
		hov->manuf_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000c0e:	81a3      	strh	r3, [r4, #12]
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000c10:	68a3      	ldr	r3, [r4, #8]
 8000c12:	9300      	str	r3, [sp, #0]
 8000c14:	230a      	movs	r3, #10
 8000c16:	6820      	ldr	r0, [r4, #0]
 8000c18:	f88d 3014 	strb.w	r3, [sp, #20]
 8000c1c:	462b      	mov	r3, r5
 8000c1e:	f004 febb 	bl	8005998 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000c22:	7921      	ldrb	r1, [r4, #4]
 8000c24:	68a3      	ldr	r3, [r4, #8]
 8000c26:	aa04      	add	r2, sp, #16
 8000c28:	4429      	add	r1, r5
 8000c2a:	9300      	str	r3, [sp, #0]
 8000c2c:	462b      	mov	r3, r5
 8000c2e:	6820      	ldr	r0, [r4, #0]
 8000c30:	f004 ff7e 	bl	8005b30 <HAL_I2C_Master_Receive>
		Camera_ReadReg(hov, 0x0A, &temp[0]);
		Camera_ReadReg(hov, 0x0B, &temp[1]);
 8000c34:	230b      	movs	r3, #11
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 8000c36:	7921      	ldrb	r1, [r4, #4]
 8000c38:	aa05      	add	r2, sp, #20
 8000c3a:	f88d 3014 	strb.w	r3, [sp, #20]
 8000c3e:	68a3      	ldr	r3, [r4, #8]
 8000c40:	4429      	add	r1, r5
 8000c42:	9300      	str	r3, [sp, #0]
 8000c44:	462b      	mov	r3, r5
 8000c46:	6820      	ldr	r0, [r4, #0]
 8000c48:	f004 fea6 	bl	8005998 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000c4c:	7921      	ldrb	r1, [r4, #4]
 8000c4e:	68a0      	ldr	r0, [r4, #8]
 8000c50:	462b      	mov	r3, r5
 8000c52:	f10d 0211 	add.w	r2, sp, #17
 8000c56:	4429      	add	r1, r5
 8000c58:	9000      	str	r0, [sp, #0]
 8000c5a:	6820      	ldr	r0, [r4, #0]
 8000c5c:	f004 ff68 	bl	8005b30 <HAL_I2C_Master_Receive>
#define OV5640_CHIP_IDL 0x300B
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDH, &temp[0]);
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDL, &temp[1]);
		hov->manuf_id = 0;
	}
	hov->device_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000c60:	f8bd 3010 	ldrh.w	r3, [sp, #16]
	return 0;
}
 8000c64:	2000      	movs	r0, #0
	hov->device_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000c66:	ba5b      	rev16	r3, r3
 8000c68:	81e3      	strh	r3, [r4, #14]
}
 8000c6a:	b006      	add	sp, #24
 8000c6c:	bd70      	pop	{r4, r5, r6, pc}
	if (HAL_I2C_Mem_Read(hov->hi2c, hov->addr + 1, reg_addr,
 8000c6e:	4e0f      	ldr	r6, [pc, #60]	@ (8000cac <Camera_read_id+0x128>)
 8000c70:	f243 020a 	movw	r2, #12298	@ 0x300a
 8000c74:	9501      	str	r5, [sp, #4]
 8000c76:	68b3      	ldr	r3, [r6, #8]
 8000c78:	7931      	ldrb	r1, [r6, #4]
 8000c7a:	9302      	str	r3, [sp, #8]
 8000c7c:	ab04      	add	r3, sp, #16
 8000c7e:	3101      	adds	r1, #1
 8000c80:	9300      	str	r3, [sp, #0]
 8000c82:	2302      	movs	r3, #2
 8000c84:	6830      	ldr	r0, [r6, #0]
 8000c86:	f005 f987 	bl	8005f98 <HAL_I2C_Mem_Read>
 8000c8a:	7931      	ldrb	r1, [r6, #4]
 8000c8c:	68b2      	ldr	r2, [r6, #8]
 8000c8e:	f10d 0311 	add.w	r3, sp, #17
 8000c92:	6830      	ldr	r0, [r6, #0]
 8000c94:	3101      	adds	r1, #1
 8000c96:	9202      	str	r2, [sp, #8]
 8000c98:	f243 020b 	movw	r2, #12299	@ 0x300b
 8000c9c:	9300      	str	r3, [sp, #0]
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	9501      	str	r5, [sp, #4]
 8000ca2:	f005 f979 	bl	8005f98 <HAL_I2C_Mem_Read>
		hov->manuf_id = 0;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	81a3      	strh	r3, [r4, #12]
 8000caa:	e7d9      	b.n	8000c60 <Camera_read_id+0xdc>
 8000cac:	24000104 	.word	0x24000104

08000cb0 <Camera_Init_Device>:
		HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_4);
	}
}

void Camera_Init_Device(I2C_HandleTypeDef *hi2c, framesize_t framesize)
{
 8000cb0:	b538      	push	{r3, r4, r5, lr}
	hcamera.hi2c = hi2c;
 8000cb2:	4c26      	ldr	r4, [pc, #152]	@ (8000d4c <Camera_Init_Device+0x9c>)
	hcamera.addr = OV7670_ADDRESS;
 8000cb4:	2242      	movs	r2, #66	@ 0x42
	hcamera.timeout = 100;
 8000cb6:	2364      	movs	r3, #100	@ 0x64
{
 8000cb8:	460d      	mov	r5, r1
	hcamera.hi2c = hi2c;
 8000cba:	6020      	str	r0, [r4, #0]

	Camera_read_id(&hcamera);
 8000cbc:	4620      	mov	r0, r4
	hcamera.addr = OV7670_ADDRESS;
 8000cbe:	7122      	strb	r2, [r4, #4]
	hcamera.timeout = 100;
 8000cc0:	60a3      	str	r3, [r4, #8]
	Camera_read_id(&hcamera);
 8000cc2:	f7ff ff5f 	bl	8000b84 <Camera_read_id>
	if (hcamera.manuf_id == 0x7fa2 && hcamera.device_id == 0x7673)
 8000cc6:	4b22      	ldr	r3, [pc, #136]	@ (8000d50 <Camera_Init_Device+0xa0>)
 8000cc8:	68e2      	ldr	r2, [r4, #12]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d02b      	beq.n	8000d26 <Camera_Init_Device+0x76>
		OV7670_Config();
	else
	{
		hcamera.addr = OV2640_ADDRESS;
 8000cce:	2360      	movs	r3, #96	@ 0x60
		Camera_read_id(&hcamera);
 8000cd0:	4620      	mov	r0, r4
		hcamera.addr = OV2640_ADDRESS;
 8000cd2:	7123      	strb	r3, [r4, #4]
		Camera_read_id(&hcamera);
 8000cd4:	f7ff ff56 	bl	8000b84 <Camera_read_id>
		if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x2641) <= 2))
 8000cd8:	f647 73a2 	movw	r3, #32674	@ 0x7fa2
 8000cdc:	89a2      	ldrh	r2, [r4, #12]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d104      	bne.n	8000cec <Camera_Init_Device+0x3c>
 8000ce2:	89e2      	ldrh	r2, [r4, #14]
 8000ce4:	f242 6343 	movw	r3, #9795	@ 0x2643
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d920      	bls.n	8000d2e <Camera_Init_Device+0x7e>
			// Camera_XCLK_Set(XCLK_TIM);
			ov2640_init(framesize);
		}
		else
		{
			hcamera.addr = OV7725_ADDRESS;
 8000cec:	2342      	movs	r3, #66	@ 0x42
			Camera_read_id(&hcamera);
 8000cee:	4817      	ldr	r0, [pc, #92]	@ (8000d4c <Camera_Init_Device+0x9c>)
			hcamera.addr = OV7725_ADDRESS;
 8000cf0:	7123      	strb	r3, [r4, #4]
			Camera_read_id(&hcamera);
 8000cf2:	f7ff ff47 	bl	8000b84 <Camera_read_id>
			if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x7721) <= 2))
 8000cf6:	f647 73a2 	movw	r3, #32674	@ 0x7fa2
 8000cfa:	89a2      	ldrh	r2, [r4, #12]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d104      	bne.n	8000d0a <Camera_Init_Device+0x5a>
 8000d00:	89e2      	ldrh	r2, [r4, #14]
 8000d02:	f247 7323 	movw	r3, #30499	@ 0x7723
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d916      	bls.n	8000d38 <Camera_Init_Device+0x88>
				ov7725_init(framesize);
			}
			else
			{

				hcamera.addr = OV5640_ADDRESS;
 8000d0a:	2378      	movs	r3, #120	@ 0x78
				Camera_read_id(&hcamera);
 8000d0c:	480f      	ldr	r0, [pc, #60]	@ (8000d4c <Camera_Init_Device+0x9c>)
				hcamera.addr = OV5640_ADDRESS;
 8000d0e:	7123      	strb	r3, [r4, #4]
				Camera_read_id(&hcamera);
 8000d10:	f7ff ff38 	bl	8000b84 <Camera_read_id>
				if (hcamera.device_id == 0x5640)
 8000d14:	f245 6340 	movw	r3, #22080	@ 0x5640
 8000d18:	89e2      	ldrh	r2, [r4, #14]
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d011      	beq.n	8000d42 <Camera_Init_Device+0x92>
					// 自动对焦 AF 未实现
					ov5640_init(framesize);
				}
				else
				{
					hcamera.addr = 0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	7123      	strb	r3, [r4, #4]
					hcamera.device_id = 0;
 8000d22:	81e3      	strh	r3, [r4, #14]
				}
			}
		}
	}
}
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		OV7670_Config();
 8000d2a:	f000 bc1b 	b.w	8001564 <OV7670_Config>
			ov2640_init(framesize);
 8000d2e:	4628      	mov	r0, r5
}
 8000d30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			ov2640_init(framesize);
 8000d34:	f000 b80e 	b.w	8000d54 <ov2640_init>
				ov7725_init(framesize);
 8000d38:	4628      	mov	r0, r5
}
 8000d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				ov7725_init(framesize);
 8000d3e:	f000 bdf3 	b.w	8001928 <ov7725_init>
					ov5640_init(framesize);
 8000d42:	4628      	mov	r0, r5
}
 8000d44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
					ov5640_init(framesize);
 8000d48:	f000 b940 	b.w	8000fcc <ov5640_init>
 8000d4c:	24000104 	.word	0x24000104
 8000d50:	76737fa2 	.word	0x76737fa2

08000d54 <ov2640_init>:
    return 0;
}

//===============================
int ov2640_init(framesize_t framesize)
{
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	4607      	mov	r7, r0
 8000d5a:	b082      	sub	sp, #8
	  ov2640_delay(100);
 8000d5c:	2064      	movs	r0, #100	@ 0x64
    for (int i = 0; regs[i][0]; i++) {
 8000d5e:	4c95      	ldr	r4, [pc, #596]	@ (8000fb4 <ov2640_init+0x260>)
	  ov2640_delay(100);
 8000d60:	f002 fd16 	bl	8003790 <HAL_Delay>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000d64:	2301      	movs	r3, #1
    Camera_WriteReg(&hcamera, reg, &data);
 8000d66:	21ff      	movs	r1, #255	@ 0xff
 8000d68:	f10d 0207 	add.w	r2, sp, #7
 8000d6c:	4892      	ldr	r0, [pc, #584]	@ (8000fb8 <ov2640_init+0x264>)
 8000d6e:	f88d 3007 	strb.w	r3, [sp, #7]
 8000d72:	f7ff fea7 	bl	8000ac4 <Camera_WriteReg>
    OV2640_WR_Reg(COM7, COM7_SRST);
 8000d76:	2380      	movs	r3, #128	@ 0x80
    Camera_WriteReg(&hcamera, reg, &data);
 8000d78:	2112      	movs	r1, #18
 8000d7a:	f10d 0207 	add.w	r2, sp, #7
 8000d7e:	488e      	ldr	r0, [pc, #568]	@ (8000fb8 <ov2640_init+0x264>)
 8000d80:	f88d 3007 	strb.w	r3, [sp, #7]
 8000d84:	f7ff fe9e 	bl	8000ac4 <Camera_WriteReg>
    ov2640_delay(5);
 8000d88:	2005      	movs	r0, #5
 8000d8a:	f002 fd01 	bl	8003790 <HAL_Delay>
    for (int i = 0; regs[i][0]; i++) {
 8000d8e:	7821      	ldrb	r1, [r4, #0]
 8000d90:	b149      	cbz	r1, 8000da6 <ov2640_init+0x52>
 8000d92:	3401      	adds	r4, #1
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 8000d94:	4d88      	ldr	r5, [pc, #544]	@ (8000fb8 <ov2640_init+0x264>)
 8000d96:	4622      	mov	r2, r4
 8000d98:	4628      	mov	r0, r5
 8000d9a:	f7ff fe93 	bl	8000ac4 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 8000d9e:	7861      	ldrb	r1, [r4, #1]
 8000da0:	3402      	adds	r4, #2
 8000da2:	2900      	cmp	r1, #0
 8000da4:	d1f7      	bne.n	8000d96 <ov2640_init+0x42>
	reset();
	hcamera.framesize = framesize;
 8000da6:	4e84      	ldr	r6, [pc, #528]	@ (8000fb8 <ov2640_init+0x264>)
    ov2640_delay(30);
 8000da8:	201e      	movs	r0, #30
 8000daa:	f002 fcf1 	bl	8003790 <HAL_Delay>
	hcamera.pixformat = PIXFORMAT_RGB565;
 8000dae:	2401      	movs	r4, #1
 8000db0:	2300      	movs	r3, #0
    Camera_WriteReg(&hcamera, reg, &data);
 8000db2:	f10d 0207 	add.w	r2, sp, #7
 8000db6:	21ff      	movs	r1, #255	@ 0xff
 8000db8:	4630      	mov	r0, r6
	hcamera.pixformat = PIXFORMAT_RGB565;
 8000dba:	7474      	strb	r4, [r6, #17]
    for (int i = 0; regs[i][0]; i++) {
 8000dbc:	25ff      	movs	r5, #255	@ 0xff
 8000dbe:	f88d 3007 	strb.w	r3, [sp, #7]
	hcamera.framesize = framesize;
 8000dc2:	7437      	strb	r7, [r6, #16]
    Camera_WriteReg(&hcamera, reg, &data);
 8000dc4:	f7ff fe7e 	bl	8000ac4 <Camera_WriteReg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 8000dc8:	f88d 4007 	strb.w	r4, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000dcc:	2105      	movs	r1, #5
 8000dce:	4c7b      	ldr	r4, [pc, #492]	@ (8000fbc <ov2640_init+0x268>)
 8000dd0:	f10d 0207 	add.w	r2, sp, #7
 8000dd4:	4630      	mov	r0, r6
 8000dd6:	f7ff fe75 	bl	8000ac4 <Camera_WriteReg>
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 8000dda:	4622      	mov	r2, r4
 8000ddc:	4629      	mov	r1, r5
 8000dde:	4630      	mov	r0, r6
    for (int i = 0; regs[i][0]; i++) {
 8000de0:	3402      	adds	r4, #2
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 8000de2:	f7ff fe6f 	bl	8000ac4 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 8000de6:	f814 5c01 	ldrb.w	r5, [r4, #-1]
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d1f5      	bne.n	8000dda <ov2640_init+0x86>
    _set_framesize(hcamera.framesize);
 8000dee:	f04f 0901 	mov.w	r9, #1
    Camera_WriteReg(&hcamera, reg, &data);
 8000df2:	f10d 0207 	add.w	r2, sp, #7
 8000df6:	21ff      	movs	r1, #255	@ 0xff
 8000df8:	486f      	ldr	r0, [pc, #444]	@ (8000fb8 <ov2640_init+0x264>)
    _set_framesize(hcamera.framesize);
 8000dfa:	7c36      	ldrb	r6, [r6, #16]
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000dfc:	f88d 9007 	strb.w	r9, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000e00:	f7ff fe60 	bl	8000ac4 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8000e04:	f10d 0207 	add.w	r2, sp, #7
 8000e08:	2112      	movs	r1, #18
 8000e0a:	486b      	ldr	r0, [pc, #428]	@ (8000fb8 <ov2640_init+0x264>)
 8000e0c:	f7ff fe70 	bl	8000af0 <Camera_ReadReg>
    Camera_WriteReg(&hcamera, reg, &data);
 8000e10:	f10d 0207 	add.w	r2, sp, #7
 8000e14:	21ff      	movs	r1, #255	@ 0xff
 8000e16:	4868      	ldr	r0, [pc, #416]	@ (8000fb8 <ov2640_init+0x264>)
    return data;
 8000e18:	f89d 7007 	ldrb.w	r7, [sp, #7]
 8000e1c:	f88d 5007 	strb.w	r5, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000e20:	f7ff fe50 	bl	8000ac4 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8000e24:	f10d 0207 	add.w	r2, sp, #7
 8000e28:	2144      	movs	r1, #68	@ 0x44
 8000e2a:	4863      	ldr	r0, [pc, #396]	@ (8000fb8 <ov2640_init+0x264>)
    cbar = OV2640_RD_Reg(COM7) & COM7_COLOR_BAR;
 8000e2c:	f007 0702 	and.w	r7, r7, #2
  Camera_ReadReg(&hcamera,reg,&data);
 8000e30:	f7ff fe5e 	bl	8000af0 <Camera_ReadReg>
    uint16_t w = dvp_cam_resolution[framesize][0];
 8000e34:	4b62      	ldr	r3, [pc, #392]	@ (8000fc0 <ov2640_init+0x26c>)
    if (w <= dvp_cam_resolution[FRAMESIZE_SVGA][0]) regs = OV2640_svga_regs;
 8000e36:	4963      	ldr	r1, [pc, #396]	@ (8000fc4 <ov2640_init+0x270>)
    Camera_WriteReg(&hcamera, reg, &data);
 8000e38:	f10d 0207 	add.w	r2, sp, #7
    uint16_t w = dvp_cam_resolution[framesize][0];
 8000e3c:	f833 a026 	ldrh.w	sl, [r3, r6, lsl #2]
    uint16_t h = dvp_cam_resolution[framesize][1];
 8000e40:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    if (w <= dvp_cam_resolution[FRAMESIZE_SVGA][0]) regs = OV2640_svga_regs;
 8000e44:	4c60      	ldr	r4, [pc, #384]	@ (8000fc8 <ov2640_init+0x274>)
 8000e46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
    Camera_WriteReg(&hcamera, reg, &data);
 8000e4a:	485b      	ldr	r0, [pc, #364]	@ (8000fb8 <ov2640_init+0x264>)
    if (w <= dvp_cam_resolution[FRAMESIZE_SVGA][0]) regs = OV2640_svga_regs;
 8000e4c:	4553      	cmp	r3, sl
 8000e4e:	bf28      	it	cs
 8000e50:	460c      	movcs	r4, r1
    Camera_WriteReg(&hcamera, reg, &data);
 8000e52:	21ff      	movs	r1, #255	@ 0xff
    uint16_t h = dvp_cam_resolution[framesize][1];
 8000e54:	8876      	ldrh	r6, [r6, #2]
    return data;
 8000e56:	f89d 8007 	ldrb.w	r8, [sp, #7]
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000e5a:	f88d 5007 	strb.w	r5, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000e5e:	f7ff fe31 	bl	8000ac4 <Camera_WriteReg>
 8000e62:	f10d 0207 	add.w	r2, sp, #7
 8000e66:	2105      	movs	r1, #5
 8000e68:	4853      	ldr	r0, [pc, #332]	@ (8000fb8 <ov2640_init+0x264>)
 8000e6a:	f88d 9007 	strb.w	r9, [sp, #7]
 8000e6e:	f7ff fe29 	bl	8000ac4 <Camera_WriteReg>
    OV2640_WR_Reg(ZMOW, (w>>2)&0xFF); // OUTW[7:0] (real/4)
 8000e72:	ea4f 039a 	mov.w	r3, sl, lsr #2
    Camera_WriteReg(&hcamera, reg, &data);
 8000e76:	f10d 0207 	add.w	r2, sp, #7
 8000e7a:	215a      	movs	r1, #90	@ 0x5a
 8000e7c:	484e      	ldr	r0, [pc, #312]	@ (8000fb8 <ov2640_init+0x264>)
    OV2640_WR_Reg(ZMOW, (w>>2)&0xFF); // OUTW[7:0] (real/4)
 8000e7e:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000e82:	f7ff fe1f 	bl	8000ac4 <Camera_WriteReg>
    OV2640_WR_Reg(ZMOH, (h>>2)&0xFF); // OUTH[7:0] (real/4)
 8000e86:	08b3      	lsrs	r3, r6, #2
    OV2640_WR_Reg(ZMHH, ((h>>8)&0x04)|((w>>10)&0x03)); // OUTH[8]/OUTW[9:8]
 8000e88:	f3ca 2a81 	ubfx	sl, sl, #10, #2
 8000e8c:	0a36      	lsrs	r6, r6, #8
    Camera_WriteReg(&hcamera, reg, &data);
 8000e8e:	f10d 0207 	add.w	r2, sp, #7
 8000e92:	215b      	movs	r1, #91	@ 0x5b
 8000e94:	4848      	ldr	r0, [pc, #288]	@ (8000fb8 <ov2640_init+0x264>)
    OV2640_WR_Reg(ZMHH, ((h>>8)&0x04)|((w>>10)&0x03)); // OUTH[8]/OUTW[9:8]
 8000e96:	f006 0604 	and.w	r6, r6, #4
    OV2640_WR_Reg(ZMOH, (h>>2)&0xFF); // OUTH[7:0] (real/4)
 8000e9a:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000e9e:	f7ff fe11 	bl	8000ac4 <Camera_WriteReg>
 8000ea2:	f10d 0207 	add.w	r2, sp, #7
    OV2640_WR_Reg(ZMHH, ((h>>8)&0x04)|((w>>10)&0x03)); // OUTH[8]/OUTW[9:8]
 8000ea6:	ea46 060a 	orr.w	r6, r6, sl
    Camera_WriteReg(&hcamera, reg, &data);
 8000eaa:	215c      	movs	r1, #92	@ 0x5c
 8000eac:	4842      	ldr	r0, [pc, #264]	@ (8000fb8 <ov2640_init+0x264>)
 8000eae:	f88d 6007 	strb.w	r6, [sp, #7]
 8000eb2:	f7ff fe07 	bl	8000ac4 <Camera_WriteReg>
 8000eb6:	21ff      	movs	r1, #255	@ 0xff
 8000eb8:	f10d 0207 	add.w	r2, sp, #7
 8000ebc:	483e      	ldr	r0, [pc, #248]	@ (8000fb8 <ov2640_init+0x264>)
 8000ebe:	f88d 9007 	strb.w	r9, [sp, #7]
 8000ec2:	f7ff fdff 	bl	8000ac4 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 8000ec6:	7821      	ldrb	r1, [r4, #0]
 8000ec8:	b149      	cbz	r1, 8000ede <ov2640_init+0x18a>
 8000eca:	444c      	add	r4, r9
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 8000ecc:	4d3a      	ldr	r5, [pc, #232]	@ (8000fb8 <ov2640_init+0x264>)
 8000ece:	4622      	mov	r2, r4
 8000ed0:	4628      	mov	r0, r5
 8000ed2:	f7ff fdf7 	bl	8000ac4 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 8000ed6:	7861      	ldrb	r1, [r4, #1]
 8000ed8:	3402      	adds	r4, #2
 8000eda:	2900      	cmp	r1, #0
 8000edc:	d1f7      	bne.n	8000ece <ov2640_init+0x17a>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000ede:	2501      	movs	r5, #1
    Camera_WriteReg(&hcamera, reg, &data);
 8000ee0:	f10d 0207 	add.w	r2, sp, #7
 8000ee4:	21ff      	movs	r1, #255	@ 0xff
 8000ee6:	4834      	ldr	r0, [pc, #208]	@ (8000fb8 <ov2640_init+0x264>)
 8000ee8:	f88d 5007 	strb.w	r5, [sp, #7]
 8000eec:	f7ff fdea 	bl	8000ac4 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8000ef0:	f10d 0207 	add.w	r2, sp, #7
 8000ef4:	2112      	movs	r1, #18
 8000ef6:	4830      	ldr	r0, [pc, #192]	@ (8000fb8 <ov2640_init+0x264>)
 8000ef8:	2400      	movs	r4, #0
 8000efa:	f7ff fdf9 	bl	8000af0 <Camera_ReadReg>
    return data;
 8000efe:	f89d 3007 	ldrb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000f02:	f10d 0207 	add.w	r2, sp, #7
 8000f06:	2112      	movs	r1, #18
    com7 = OV2640_RD_Reg(COM7) | cbar;
 8000f08:	431f      	orrs	r7, r3
    Camera_WriteReg(&hcamera, reg, &data);
 8000f0a:	482b      	ldr	r0, [pc, #172]	@ (8000fb8 <ov2640_init+0x264>)
 8000f0c:	f88d 7007 	strb.w	r7, [sp, #7]
 8000f10:	f7ff fdd8 	bl	8000ac4 <Camera_WriteReg>
 8000f14:	f10d 0207 	add.w	r2, sp, #7
 8000f18:	21ff      	movs	r1, #255	@ 0xff
 8000f1a:	4827      	ldr	r0, [pc, #156]	@ (8000fb8 <ov2640_init+0x264>)
 8000f1c:	f88d 4007 	strb.w	r4, [sp, #7]
 8000f20:	f7ff fdd0 	bl	8000ac4 <Camera_WriteReg>
 8000f24:	f10d 0207 	add.w	r2, sp, #7
 8000f28:	2144      	movs	r1, #68	@ 0x44
 8000f2a:	4823      	ldr	r0, [pc, #140]	@ (8000fb8 <ov2640_init+0x264>)
 8000f2c:	f88d 8007 	strb.w	r8, [sp, #7]
 8000f30:	f7ff fdc8 	bl	8000ac4 <Camera_WriteReg>
 8000f34:	f10d 0207 	add.w	r2, sp, #7
 8000f38:	2105      	movs	r1, #5
 8000f3a:	481f      	ldr	r0, [pc, #124]	@ (8000fb8 <ov2640_init+0x264>)
 8000f3c:	f88d 4007 	strb.w	r4, [sp, #7]
 8000f40:	f7ff fdc0 	bl	8000ac4 <Camera_WriteReg>
 8000f44:	f10d 0207 	add.w	r2, sp, #7
 8000f48:	21ff      	movs	r1, #255	@ 0xff
 8000f4a:	481b      	ldr	r0, [pc, #108]	@ (8000fb8 <ov2640_init+0x264>)
 8000f4c:	f88d 5007 	strb.w	r5, [sp, #7]
 8000f50:	f7ff fdb8 	bl	8000ac4 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8000f54:	f10d 0207 	add.w	r2, sp, #7
 8000f58:	2104      	movs	r1, #4
 8000f5a:	4817      	ldr	r0, [pc, #92]	@ (8000fb8 <ov2640_init+0x264>)
 8000f5c:	f7ff fdc8 	bl	8000af0 <Camera_ReadReg>
    return data;
 8000f60:	f89d 3007 	ldrb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000f64:	f10d 0207 	add.w	r2, sp, #7
 8000f68:	2104      	movs	r1, #4
        reg |= REG04_HFLIP_IMG;
 8000f6a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
    Camera_WriteReg(&hcamera, reg, &data);
 8000f6e:	4812      	ldr	r0, [pc, #72]	@ (8000fb8 <ov2640_init+0x264>)
 8000f70:	f88d 3007 	strb.w	r3, [sp, #7]
 8000f74:	f7ff fda6 	bl	8000ac4 <Camera_WriteReg>
 8000f78:	f10d 0207 	add.w	r2, sp, #7
 8000f7c:	21ff      	movs	r1, #255	@ 0xff
 8000f7e:	480e      	ldr	r0, [pc, #56]	@ (8000fb8 <ov2640_init+0x264>)
 8000f80:	f88d 5007 	strb.w	r5, [sp, #7]
 8000f84:	f7ff fd9e 	bl	8000ac4 <Camera_WriteReg>
  Camera_ReadReg(&hcamera,reg,&data);
 8000f88:	f10d 0207 	add.w	r2, sp, #7
 8000f8c:	2104      	movs	r1, #4
 8000f8e:	480a      	ldr	r0, [pc, #40]	@ (8000fb8 <ov2640_init+0x264>)
 8000f90:	f7ff fdae 	bl	8000af0 <Camera_ReadReg>
    return data;
 8000f94:	f89d 3007 	ldrb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8000f98:	f10d 0207 	add.w	r2, sp, #7
 8000f9c:	2104      	movs	r1, #4
        reg |= REG04_VFLIP_IMG | REG04_VREF_EN;
 8000f9e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
    Camera_WriteReg(&hcamera, reg, &data);
 8000fa2:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <ov2640_init+0x264>)
 8000fa4:	f88d 3007 	strb.w	r3, [sp, #7]
 8000fa8:	f7ff fd8c 	bl	8000ac4 <Camera_WriteReg>
	//set_framesize(FRAMESIZE_QQVGA);
	set_pixformat(hcamera.pixformat);
	set_hmirror(0);
	set_vflip(0);
  return 0;
}
 8000fac:	4620      	mov	r0, r4
 8000fae:	b002      	add	sp, #8
 8000fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb4:	08014b70 	.word	0x08014b70
 8000fb8:	24000104 	.word	0x24000104
 8000fbc:	08014ad1 	.word	0x08014ad1
 8000fc0:	08014a50 	.word	0x08014a50
 8000fc4:	08014b28 	.word	0x08014b28
 8000fc8:	08014ae0 	.word	0x08014ae0

08000fcc <ov5640_init>:
    }
    return ret;
}

int ov5640_init(framesize_t framesize)
{
 8000fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    Camera_WriteRegb2(&hcamera, reg, data);
 8000fd0:	2211      	movs	r2, #17
{
 8000fd2:	b08b      	sub	sp, #44	@ 0x2c
    Camera_WriteRegb2(&hcamera, reg, data);
 8000fd4:	f243 1103 	movw	r1, #12547	@ 0x3103
{
 8000fd8:	4606      	mov	r6, r0
    Camera_WriteRegb2(&hcamera, reg, data);
 8000fda:	48d8      	ldr	r0, [pc, #864]	@ (800133c <ov5640_init+0x370>)
 8000fdc:	f7ff fda6 	bl	8000b2c <Camera_WriteRegb2>
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8000fe0:	4cd7      	ldr	r4, [pc, #860]	@ (8001340 <ov5640_init+0x374>)
    Camera_WriteRegb2(&hcamera, reg, data);
 8000fe2:	2282      	movs	r2, #130	@ 0x82
 8000fe4:	f243 0108 	movw	r1, #12296	@ 0x3008
 8000fe8:	48d4      	ldr	r0, [pc, #848]	@ (800133c <ov5640_init+0x370>)
 8000fea:	f7ff fd9f 	bl	8000b2c <Camera_WriteRegb2>
    Camera_delay(5);
 8000fee:	2005      	movs	r0, #5
 8000ff0:	f002 fbce 	bl	8003790 <HAL_Delay>
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8000ff4:	7823      	ldrb	r3, [r4, #0]
 8000ff6:	b15b      	cbz	r3, 8001010 <ov5640_init+0x44>
    Camera_WriteRegb2(&hcamera, reg, data);
 8000ff8:	4dd0      	ldr	r5, [pc, #832]	@ (800133c <ov5640_init+0x370>)
        ret |= ov5640_WR_Reg((ov5640_default_regs[i][0] << 8) | (ov5640_default_regs[i][1] << 0), ov5640_default_regs[i][2]);
 8000ffa:	7861      	ldrb	r1, [r4, #1]
    Camera_WriteRegb2(&hcamera, reg, data);
 8000ffc:	4628      	mov	r0, r5
 8000ffe:	78a2      	ldrb	r2, [r4, #2]
 8001000:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
 8001004:	f7ff fd92 	bl	8000b2c <Camera_WriteRegb2>
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8001008:	f814 3f03 	ldrb.w	r3, [r4, #3]!
 800100c:	2b00      	cmp	r3, #0
 800100e:	d1f4      	bne.n	8000ffa <ov5640_init+0x2e>
    ov5640_reset();
    hcamera.framesize = framesize;
 8001010:	4cca      	ldr	r4, [pc, #808]	@ (800133c <ov5640_init+0x370>)
    hcamera.pixformat = PIXFORMAT_RGB565;
 8001012:	2501      	movs	r5, #1
    Camera_delay(300);
 8001014:	f44f 7096 	mov.w	r0, #300	@ 0x12c
    if (hts_target)
 8001018:	f8df 833c 	ldr.w	r8, [pc, #828]	@ 8001358 <ov5640_init+0x38c>
    Camera_delay(300);
 800101c:	f002 fbb8 	bl	8003790 <HAL_Delay>
    Camera_WriteRegb2(&hcamera, reg, data);
 8001020:	2261      	movs	r2, #97	@ 0x61
 8001022:	f44f 4186 	mov.w	r1, #17152	@ 0x4300
 8001026:	4620      	mov	r0, r4
    hcamera.pixformat = PIXFORMAT_RGB565;
 8001028:	7465      	strb	r5, [r4, #17]
    hcamera.framesize = framesize;
 800102a:	7426      	strb	r6, [r4, #16]
    Camera_WriteRegb2(&hcamera, reg, data);
 800102c:	f7ff fd7e 	bl	8000b2c <Camera_WriteRegb2>
 8001030:	462a      	mov	r2, r5
 8001032:	f245 011f 	movw	r1, #20511	@ 0x501f
 8001036:	4620      	mov	r0, r4
        uint16_t sensor_hts = calculate_hts(dvp_cam_resolution[hcamera.framesize][0]);
 8001038:	4dc2      	ldr	r5, [pc, #776]	@ (8001344 <ov5640_init+0x378>)
    Camera_WriteRegb2(&hcamera, reg, data);
 800103a:	f7ff fd77 	bl	8000b2c <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 800103e:	f643 0121 	movw	r1, #14369	@ 0x3821
 8001042:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001046:	4620      	mov	r0, r4
 8001048:	f7ff fd88 	bl	8000b5c <Camera_ReadRegb2>
    Camera_WriteRegb2(&hcamera, reg, data);
 800104c:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
 8001050:	f643 0121 	movw	r1, #14369	@ 0x3821
 8001054:	4620      	mov	r0, r4
 8001056:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800105a:	f7ff fd67 	bl	8000b2c <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 800105e:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001062:	f243 0102 	movw	r1, #12290	@ 0x3002
 8001066:	4620      	mov	r0, r4
 8001068:	f7ff fd78 	bl	8000b5c <Camera_ReadRegb2>
    ret |= ov5640_WR_Reg(SYSTEM_RESET_02, (reg & 0xE3) | ((pixformat == PIXFORMAT_JPEG) ? 0x00 : 0x1C));
 800106c:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 8001070:	f243 0102 	movw	r1, #12290	@ 0x3002
 8001074:	4620      	mov	r0, r4
    ret |= ov5640_WR_Reg(SYSTEM_RESET_02, (reg & 0xE3) | ((pixformat == PIXFORMAT_JPEG) ? 0x00 : 0x1C));
 8001076:	f022 021c 	bic.w	r2, r2, #28
    Camera_WriteRegb2(&hcamera, reg, data);
 800107a:	f042 021c 	orr.w	r2, r2, #28
 800107e:	f7ff fd55 	bl	8000b2c <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 8001082:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001086:	f243 0106 	movw	r1, #12294	@ 0x3006
 800108a:	4620      	mov	r0, r4
 800108c:	f7ff fd66 	bl	8000b5c <Camera_ReadRegb2>
    Camera_WriteRegb2(&hcamera, reg, data);
 8001090:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
 8001094:	f243 0106 	movw	r1, #12294	@ 0x3006
 8001098:	4620      	mov	r0, r4
 800109a:	f002 02d7 	and.w	r2, r2, #215	@ 0xd7
 800109e:	f7ff fd45 	bl	8000b2c <Camera_WriteRegb2>
    if (hts_target)
 80010a2:	f8b8 3000 	ldrh.w	r3, [r8]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f040 8227 	bne.w	80014fa <ov5640_init+0x52e>
    ov5640_set_pixformat(hcamera.pixformat);
    ov5640_set_framesize(hcamera.framesize);
 80010ac:	7c23      	ldrb	r3, [r4, #16]
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 80010ae:	7c62      	ldrb	r2, [r4, #17]
    uint16_t h = dvp_cam_resolution[framesize][1];
 80010b0:	eb05 0183 	add.w	r1, r5, r3, lsl #2
    uint16_t w = dvp_cam_resolution[framesize][0];
 80010b4:	f835 a023 	ldrh.w	sl, [r5, r3, lsl #2]
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 80010b8:	2a02      	cmp	r2, #2
    uint16_t h = dvp_cam_resolution[framesize][1];
 80010ba:	f8b1 b002 	ldrh.w	fp, [r1, #2]
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 80010be:	f000 820e 	beq.w	80014de <ov5640_init+0x512>
    if (((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG)) && ((framesize == FRAMESIZE_QQCIF) || (framesize == FRAMESIZE_QQSIF) || (framesize == FRAMESIZE_HQQQVGA) || (framesize == FRAMESIZE_HQQVGA)))
 80010c2:	3a04      	subs	r2, #4
 80010c4:	2a01      	cmp	r2, #1
 80010c6:	f240 820e 	bls.w	80014e6 <ov5640_init+0x51a>
 80010ca:	2200      	movs	r2, #0
 80010cc:	9203      	str	r2, [sp, #12]
    if (framesize == FRAMESIZE_QQQQVGA)
 80010ce:	2b07      	cmp	r3, #7
 80010d0:	f000 81cd 	beq.w	800146e <ov5640_init+0x4a2>
    if ((w > ACTIVE_SENSOR_WIDTH) || (h > ACTIVE_SENSOR_HEIGHT))
 80010d4:	f5ba 6f22 	cmp.w	sl, #2592	@ 0xa20
 80010d8:	f200 81c9 	bhi.w	800146e <ov5640_init+0x4a2>
 80010dc:	f5bb 6ff3 	cmp.w	fp, #1944	@ 0x798
 80010e0:	f200 81c5 	bhi.w	800146e <ov5640_init+0x4a2>
    readout_w = IM_MAX(readout_w, w);
 80010e4:	4a98      	ldr	r2, [pc, #608]	@ (8001348 <ov5640_init+0x37c>)
    readout_h = IM_MAX(readout_h, h);
 80010e6:	4b99      	ldr	r3, [pc, #612]	@ (800134c <ov5640_init+0x380>)
    readout_w = IM_MAX(readout_w, w);
 80010e8:	8816      	ldrh	r6, [r2, #0]
    readout_h = IM_MAX(readout_h, h);
 80010ea:	881f      	ldrh	r7, [r3, #0]
    readout_w = IM_MAX(readout_w, w);
 80010ec:	4556      	cmp	r6, sl
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 80010ee:	4d98      	ldr	r5, [pc, #608]	@ (8001350 <ov5640_init+0x384>)
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 80010f0:	4c98      	ldr	r4, [pc, #608]	@ (8001354 <ov5640_init+0x388>)
    readout_w = IM_MAX(readout_w, w);
 80010f2:	bf38      	it	cc
 80010f4:	4656      	movcc	r6, sl
    readout_h = IM_MAX(readout_h, h);
 80010f6:	455f      	cmp	r7, fp
    readout_w = IM_MAX(readout_w, w);
 80010f8:	8016      	strh	r6, [r2, #0]
    readout_h = IM_MAX(readout_h, h);
 80010fa:	bf38      	it	cc
 80010fc:	465f      	movcc	r7, fp
    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 80010fe:	f5d6 6222 	rsbs	r2, r6, #2592	@ 0xa20
 8001102:	9601      	str	r6, [sp, #4]
    readout_h = IM_MAX(readout_h, h);
 8001104:	801f      	strh	r7, [r3, #0]
    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 8001106:	bf48      	it	mi
 8001108:	3201      	addmi	r2, #1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 800110a:	f9b5 3000 	ldrsh.w	r3, [r5]
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 800110e:	f5d7 61f3 	rsbs	r1, r7, #1944	@ 0x798
 8001112:	9702      	str	r7, [sp, #8]
    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 8001114:	ea4f 0262 	mov.w	r2, r2, asr #1
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 8001118:	bf48      	it	mi
 800111a:	3101      	addmi	r1, #1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 800111c:	4293      	cmp	r3, r2
 800111e:	f1c2 0c00 	rsb	ip, r2, #0
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 8001122:	ea4f 0161 	mov.w	r1, r1, asr #1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 8001126:	bfa8      	it	ge
 8001128:	4613      	movge	r3, r2
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 800112a:	f9b4 2000 	ldrsh.w	r2, [r4]
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 800112e:	4563      	cmp	r3, ip
 8001130:	bfb8      	it	lt
 8001132:	4663      	movlt	r3, ip
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 8001134:	428a      	cmp	r2, r1
 8001136:	bfa8      	it	ge
 8001138:	460a      	movge	r2, r1
 800113a:	4249      	negs	r1, r1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 800113c:	b21b      	sxth	r3, r3
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 800113e:	428a      	cmp	r2, r1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 8001140:	802b      	strh	r3, [r5, #0]
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 8001142:	bfb8      	it	lt
 8001144:	460a      	movlt	r2, r1
    if ((w > (readout_w / 2)) || (h > (readout_h / 2)))
 8001146:	ebba 0f56 	cmp.w	sl, r6, lsr #1
 800114a:	ea4f 0156 	mov.w	r1, r6, lsr #1
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 800114e:	b212      	sxth	r2, r2
 8001150:	8022      	strh	r2, [r4, #0]
    if ((w > (readout_w / 2)) || (h > (readout_h / 2)))
 8001152:	f240 81b5 	bls.w	80014c0 <ov5640_init+0x4f4>
 8001156:	2111      	movs	r1, #17
 8001158:	2000      	movs	r0, #0
        sensor_div = 1;
 800115a:	f04f 0c01 	mov.w	ip, #1
 800115e:	e9cd 1006 	strd	r1, r0, [sp, #24]
    uint16_t sensor_w = readout_w + DUMMY_WIDTH_BUFFER;  // camera hardware needs dummy pixels to sync
 8001162:	f106 0110 	add.w	r1, r6, #16
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001166:	eddd 7a01 	vldr	s15, [sp, #4]
 800116a:	ee06 aa90 	vmov	s13, sl
    uint16_t sensor_h = readout_h + DUMMY_HEIGHT_BUFFER; // camera hardware needs dummy lines to sync
 800116e:	f107 0908 	add.w	r9, r7, #8
    uint16_t sensor_w = readout_w + DUMMY_WIDTH_BUFFER;  // camera hardware needs dummy pixels to sync
 8001172:	b289      	uxth	r1, r1
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001174:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001178:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800117c:	eddd 7a02 	vldr	s15, [sp, #8]
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 8001180:	f5c1 6522 	rsb	r5, r1, #2592	@ 0xa20
    uint16_t sensor_h = readout_h + DUMMY_HEIGHT_BUFFER; // camera hardware needs dummy lines to sync
 8001184:	fa1f f989 	uxth.w	r9, r9
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001188:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    uint16_t sensor_we = sensor_ws + sensor_w - 1;
 800118c:	360f      	adds	r6, #15
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 800118e:	2d00      	cmp	r5, #0
 8001190:	462c      	mov	r4, r5
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001192:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8001196:	ee07 ba10 	vmov	s14, fp
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 800119a:	bfb8      	it	lt
 800119c:	1cec      	addlt	r4, r5, #3
 800119e:	2b00      	cmp	r3, #0
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 80011a0:	f5c9 6ef3 	rsb	lr, r9, #1944	@ 0x798
    uint16_t sensor_he = sensor_hs + sensor_h - 1;
 80011a4:	f107 0707 	add.w	r7, r7, #7
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 80011a8:	ea4f 04a4 	mov.w	r4, r4, asr #2
 80011ac:	bfb8      	it	lt
 80011ae:	3301      	addlt	r3, #1
 80011b0:	eb04 0363 	add.w	r3, r4, r3, asr #1
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 80011b4:	eef8 6a47 	vcvt.f32.u32	s13, s14
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 80011b8:	f06f 0407 	mvn.w	r4, #7
 80011bc:	005b      	lsls	r3, r3, #1
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 80011be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    uint16_t w_mul = w * ratio;
 80011c2:	ee07 aa90 	vmov	s15, sl
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 80011c6:	42ab      	cmp	r3, r5
 80011c8:	bfa8      	it	ge
 80011ca:	462b      	movge	r3, r5
 80011cc:	42a3      	cmp	r3, r4
    uint16_t w_mul = w * ratio;
 80011ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 80011d2:	bfb8      	it	lt
 80011d4:	4623      	movlt	r3, r4
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 80011d6:	f1be 0f00 	cmp.w	lr, #0
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 80011da:	f103 0310 	add.w	r3, r3, #16
 80011de:	b29c      	uxth	r4, r3
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 80011e0:	4673      	mov	r3, lr
 80011e2:	bfb8      	it	lt
 80011e4:	f10e 0303 	addlt.w	r3, lr, #3
 80011e8:	2a00      	cmp	r2, #0
    uint16_t sensor_we = sensor_ws + sensor_w - 1;
 80011ea:	4426      	add	r6, r4
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 80011ec:	bfb8      	it	lt
 80011ee:	3201      	addlt	r2, #1
 80011f0:	109b      	asrs	r3, r3, #2
    uint16_t sensor_we = sensor_ws + sensor_w - 1;
 80011f2:	b2b6      	uxth	r6, r6
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 80011f4:	eba3 0362 	sub.w	r3, r3, r2, asr #1
 80011f8:	f06f 0203 	mvn.w	r2, #3
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 80011fc:	eeb4 6a47 	vcmp.f32	s12, s14
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	4573      	cmp	r3, lr
 8001204:	bfa8      	it	ge
 8001206:	4673      	movge	r3, lr
 8001208:	4293      	cmp	r3, r2
 800120a:	bfb8      	it	lt
 800120c:	4613      	movlt	r3, r2
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 800120e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 8001212:	fbb1 f1fc 	udiv	r1, r1, ip
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001216:	bf48      	it	mi
 8001218:	eeb0 7a46 	vmovmi.f32	s14, s12
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 800121c:	1d9d      	adds	r5, r3, #6
    hts_target = sensor_w / sensor_div;
 800121e:	f8a8 1000 	strh.w	r1, [r8]
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 8001222:	460b      	mov	r3, r1
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 8001224:	b2ad      	uxth	r5, r5
    uint16_t w_mul = w * ratio;
 8001226:	ee67 7a87 	vmul.f32	s15, s15, s14
    uint16_t sensor_he = sensor_hs + sensor_h - 1;
 800122a:	442f      	add	r7, r5
    uint16_t w_mul = w * ratio;
 800122c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    uint16_t sensor_he = sensor_hs + sensor_h - 1;
 8001230:	b2bf      	uxth	r7, r7
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 8001232:	fbb9 f9fc 	udiv	r9, r9, ip
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 8001236:	ee17 2a90 	vmov	r2, s15
    uint16_t h_mul = h * ratio;
 800123a:	ee07 ba90 	vmov	s15, fp
 800123e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 8001242:	b292      	uxth	r2, r2
 8001244:	1a8a      	subs	r2, r1, r2
    uint16_t h_mul = h * ratio;
 8001246:	ee67 7a87 	vmul.f32	s15, s15, s14
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 800124a:	bf48      	it	mi
 800124c:	3201      	addmi	r2, #1
    uint16_t h_mul = h * ratio;
 800124e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 8001252:	1050      	asrs	r0, r2, #1
 8001254:	f3c2 024f 	ubfx	r2, r2, #1, #16
 8001258:	9001      	str	r0, [sp, #4]
 800125a:	9202      	str	r2, [sp, #8]
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 800125c:	ee17 2a90 	vmov	r2, s15
 8001260:	b292      	uxth	r2, r2
 8001262:	ebb9 0202 	subs.w	r2, r9, r2
 8001266:	bf48      	it	mi
 8001268:	3201      	addmi	r2, #1
 800126a:	1050      	asrs	r0, r2, #1
 800126c:	f3c2 024f 	ubfx	r2, r2, #1, #16
 8001270:	9205      	str	r2, [sp, #20]
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 8001272:	9a03      	ldr	r2, [sp, #12]
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 8001274:	9004      	str	r0, [sp, #16]
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 8001276:	2a00      	cmp	r2, #0
 8001278:	f040 811d 	bne.w	80014b6 <ov5640_init+0x4ea>
        if (width > 640)
 800127c:	f5ba 7f20 	cmp.w	sl, #640	@ 0x280
 8001280:	d905      	bls.n	800128e <ov5640_init+0x2c2>
            hts = IM_MAX((width * 2) + 8, hts_target);
 8001282:	f10a 0304 	add.w	r3, sl, #4
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	428b      	cmp	r3, r1
 800128a:	bfb8      	it	lt
 800128c:	460b      	movlt	r3, r1
    return IM_MAX(readout_height + VYSNC_TIME, (SENSOR_HEIGHT + VYSNC_TIME) / 8); // Fix to prevent crashing.
 800128e:	f109 0918 	add.w	r9, r9, #24
    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 8001292:	f103 08fc 	add.w	r8, r3, #252	@ 0xfc
 8001296:	f240 529e 	movw	r2, #1438	@ 0x59e
    Camera_WriteRegb2(&hcamera, reg, data);
 800129a:	f44f 5160 	mov.w	r1, #14336	@ 0x3800
    return IM_MAX(readout_height + VYSNC_TIME, (SENSOR_HEIGHT + VYSNC_TIME) / 8); // Fix to prevent crashing.
 800129e:	f1b9 0ff8 	cmp.w	r9, #248	@ 0xf8
    Camera_WriteRegb2(&hcamera, reg, data);
 80012a2:	4826      	ldr	r0, [pc, #152]	@ (800133c <ov5640_init+0x370>)
    return IM_MAX(readout_height + VYSNC_TIME, (SENSOR_HEIGHT + VYSNC_TIME) / 8); // Fix to prevent crashing.
 80012a4:	bfb8      	it	lt
 80012a6:	f04f 09f8 	movlt.w	r9, #248	@ 0xf8
    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 80012aa:	4590      	cmp	r8, r2
 80012ac:	bfb8      	it	lt
 80012ae:	4690      	movlt	r8, r2
    Camera_WriteRegb2(&hcamera, reg, data);
 80012b0:	0a22      	lsrs	r2, r4, #8
 80012b2:	f7ff fc3b 	bl	8000b2c <Camera_WriteRegb2>
 80012b6:	f643 0101 	movw	r1, #14337	@ 0x3801
 80012ba:	b2e2      	uxtb	r2, r4
 80012bc:	481f      	ldr	r0, [pc, #124]	@ (800133c <ov5640_init+0x370>)
 80012be:	f7ff fc35 	bl	8000b2c <Camera_WriteRegb2>
 80012c2:	f643 0102 	movw	r1, #14338	@ 0x3802
 80012c6:	0a2a      	lsrs	r2, r5, #8
 80012c8:	481c      	ldr	r0, [pc, #112]	@ (800133c <ov5640_init+0x370>)
 80012ca:	f7ff fc2f 	bl	8000b2c <Camera_WriteRegb2>
 80012ce:	f643 0103 	movw	r1, #14339	@ 0x3803
 80012d2:	b2ea      	uxtb	r2, r5
 80012d4:	4819      	ldr	r0, [pc, #100]	@ (800133c <ov5640_init+0x370>)
 80012d6:	f7ff fc29 	bl	8000b2c <Camera_WriteRegb2>
 80012da:	f643 0104 	movw	r1, #14340	@ 0x3804
 80012de:	0a32      	lsrs	r2, r6, #8
 80012e0:	4816      	ldr	r0, [pc, #88]	@ (800133c <ov5640_init+0x370>)
 80012e2:	f7ff fc23 	bl	8000b2c <Camera_WriteRegb2>
 80012e6:	f643 0105 	movw	r1, #14341	@ 0x3805
 80012ea:	b2f2      	uxtb	r2, r6
 80012ec:	4813      	ldr	r0, [pc, #76]	@ (800133c <ov5640_init+0x370>)
 80012ee:	f7ff fc1d 	bl	8000b2c <Camera_WriteRegb2>
 80012f2:	f643 0106 	movw	r1, #14342	@ 0x3806
    ret |= ov5640_WR_Reg(TIMING_DVPHO_H, w >> 8);
 80012f6:	ea4f 251a 	mov.w	r5, sl, lsr #8
    Camera_WriteRegb2(&hcamera, reg, data);
 80012fa:	4810      	ldr	r0, [pc, #64]	@ (800133c <ov5640_init+0x370>)
 80012fc:	0a3a      	lsrs	r2, r7, #8
 80012fe:	f7ff fc15 	bl	8000b2c <Camera_WriteRegb2>
 8001302:	f643 0107 	movw	r1, #14343	@ 0x3807
 8001306:	b2fa      	uxtb	r2, r7
 8001308:	480c      	ldr	r0, [pc, #48]	@ (800133c <ov5640_init+0x370>)
    ret |= ov5640_WR_Reg(TIMING_DVPHO_L, w);
 800130a:	fa5f fa8a 	uxtb.w	sl, sl
    Camera_WriteRegb2(&hcamera, reg, data);
 800130e:	f7ff fc0d 	bl	8000b2c <Camera_WriteRegb2>
 8001312:	f643 0108 	movw	r1, #14344	@ 0x3808
    ret |= ov5640_WR_Reg(TIMING_DVPVO_H, h >> 8);
 8001316:	ea4f 241b 	mov.w	r4, fp, lsr #8
    Camera_WriteRegb2(&hcamera, reg, data);
 800131a:	462a      	mov	r2, r5
 800131c:	4807      	ldr	r0, [pc, #28]	@ (800133c <ov5640_init+0x370>)
    ret |= ov5640_WR_Reg(TIMING_DVPVO_L, h);
 800131e:	fa5f fb8b 	uxtb.w	fp, fp
    Camera_WriteRegb2(&hcamera, reg, data);
 8001322:	f7ff fc03 	bl	8000b2c <Camera_WriteRegb2>
 8001326:	f643 0109 	movw	r1, #14345	@ 0x3809
 800132a:	4652      	mov	r2, sl
 800132c:	4803      	ldr	r0, [pc, #12]	@ (800133c <ov5640_init+0x370>)
 800132e:	f7ff fbfd 	bl	8000b2c <Camera_WriteRegb2>
 8001332:	f643 010a 	movw	r1, #14346	@ 0x380a
 8001336:	4622      	mov	r2, r4
 8001338:	e010      	b.n	800135c <ov5640_init+0x390>
 800133a:	bf00      	nop
 800133c:	24000104 	.word	0x24000104
 8001340:	08014ce4 	.word	0x08014ce4
 8001344:	08014a50 	.word	0x08014a50
 8001348:	24000002 	.word	0x24000002
 800134c:	24000000 	.word	0x24000000
 8001350:	2400011a 	.word	0x2400011a
 8001354:	24000118 	.word	0x24000118
 8001358:	2400011c 	.word	0x2400011c
 800135c:	4880      	ldr	r0, [pc, #512]	@ (8001560 <ov5640_init+0x594>)
 800135e:	f7ff fbe5 	bl	8000b2c <Camera_WriteRegb2>
 8001362:	f643 010b 	movw	r1, #14347	@ 0x380b
 8001366:	465a      	mov	r2, fp
 8001368:	487d      	ldr	r0, [pc, #500]	@ (8001560 <ov5640_init+0x594>)
 800136a:	f7ff fbdf 	bl	8000b2c <Camera_WriteRegb2>
 800136e:	f643 010c 	movw	r1, #14348	@ 0x380c
 8001372:	f3c8 2207 	ubfx	r2, r8, #8, #8
 8001376:	487a      	ldr	r0, [pc, #488]	@ (8001560 <ov5640_init+0x594>)
 8001378:	f7ff fbd8 	bl	8000b2c <Camera_WriteRegb2>
 800137c:	f643 010d 	movw	r1, #14349	@ 0x380d
 8001380:	fa5f f288 	uxtb.w	r2, r8
 8001384:	4876      	ldr	r0, [pc, #472]	@ (8001560 <ov5640_init+0x594>)
 8001386:	f7ff fbd1 	bl	8000b2c <Camera_WriteRegb2>
 800138a:	f643 010e 	movw	r1, #14350	@ 0x380e
 800138e:	f3c9 2207 	ubfx	r2, r9, #8, #8
 8001392:	4873      	ldr	r0, [pc, #460]	@ (8001560 <ov5640_init+0x594>)
 8001394:	f7ff fbca 	bl	8000b2c <Camera_WriteRegb2>
 8001398:	f643 010f 	movw	r1, #14351	@ 0x380f
 800139c:	fa5f f289 	uxtb.w	r2, r9
 80013a0:	486f      	ldr	r0, [pc, #444]	@ (8001560 <ov5640_init+0x594>)
 80013a2:	f7ff fbc3 	bl	8000b2c <Camera_WriteRegb2>
 80013a6:	9b02      	ldr	r3, [sp, #8]
 80013a8:	f643 0110 	movw	r1, #14352	@ 0x3810
 80013ac:	486c      	ldr	r0, [pc, #432]	@ (8001560 <ov5640_init+0x594>)
 80013ae:	0a1a      	lsrs	r2, r3, #8
 80013b0:	f7ff fbbc 	bl	8000b2c <Camera_WriteRegb2>
 80013b4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80013b8:	f643 0111 	movw	r1, #14353	@ 0x3811
 80013bc:	4868      	ldr	r0, [pc, #416]	@ (8001560 <ov5640_init+0x594>)
 80013be:	f7ff fbb5 	bl	8000b2c <Camera_WriteRegb2>
 80013c2:	9b05      	ldr	r3, [sp, #20]
 80013c4:	f643 0112 	movw	r1, #14354	@ 0x3812
 80013c8:	4865      	ldr	r0, [pc, #404]	@ (8001560 <ov5640_init+0x594>)
 80013ca:	0a1a      	lsrs	r2, r3, #8
 80013cc:	f7ff fbae 	bl	8000b2c <Camera_WriteRegb2>
 80013d0:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80013d4:	f643 0113 	movw	r1, #14355	@ 0x3813
 80013d8:	4861      	ldr	r0, [pc, #388]	@ (8001560 <ov5640_init+0x594>)
 80013da:	f7ff fba7 	bl	8000b2c <Camera_WriteRegb2>
 80013de:	9e06      	ldr	r6, [sp, #24]
 80013e0:	f643 0114 	movw	r1, #14356	@ 0x3814
 80013e4:	485e      	ldr	r0, [pc, #376]	@ (8001560 <ov5640_init+0x594>)
 80013e6:	4632      	mov	r2, r6
 80013e8:	f7ff fba0 	bl	8000b2c <Camera_WriteRegb2>
 80013ec:	4632      	mov	r2, r6
 80013ee:	f643 0115 	movw	r1, #14357	@ 0x3815
 80013f2:	485b      	ldr	r0, [pc, #364]	@ (8001560 <ov5640_init+0x594>)
 80013f4:	f7ff fb9a 	bl	8000b2c <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 80013f8:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 80013fc:	f643 0120 	movw	r1, #14368	@ 0x3820
 8001400:	4857      	ldr	r0, [pc, #348]	@ (8001560 <ov5640_init+0x594>)
 8001402:	f7ff fbab 	bl	8000b5c <Camera_ReadRegb2>
    ret |= ov5640_WR_Reg(TIMING_TC_REG_20, (reg & 0xFE) | (sensor_div > 1));
 8001406:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 800140a:	9e07      	ldr	r6, [sp, #28]
 800140c:	f643 0120 	movw	r1, #14368	@ 0x3820
    ret |= ov5640_WR_Reg(TIMING_TC_REG_20, (reg & 0xFE) | (sensor_div > 1));
 8001410:	f022 0201 	bic.w	r2, r2, #1
    Camera_WriteRegb2(&hcamera, reg, data);
 8001414:	4852      	ldr	r0, [pc, #328]	@ (8001560 <ov5640_init+0x594>)
 8001416:	4332      	orrs	r2, r6
 8001418:	f7ff fb88 	bl	8000b2c <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 800141c:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001420:	f643 0121 	movw	r1, #14369	@ 0x3821
 8001424:	484e      	ldr	r0, [pc, #312]	@ (8001560 <ov5640_init+0x594>)
 8001426:	f7ff fb99 	bl	8000b5c <Camera_ReadRegb2>
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xFE) | (sensor_div > 1));
 800142a:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 800142e:	f643 0121 	movw	r1, #14369	@ 0x3821
 8001432:	484b      	ldr	r0, [pc, #300]	@ (8001560 <ov5640_init+0x594>)
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xFE) | (sensor_div > 1));
 8001434:	f022 0201 	bic.w	r2, r2, #1
    Camera_WriteRegb2(&hcamera, reg, data);
 8001438:	4332      	orrs	r2, r6
 800143a:	f7ff fb77 	bl	8000b2c <Camera_WriteRegb2>
 800143e:	462a      	mov	r2, r5
 8001440:	f244 6102 	movw	r1, #17922	@ 0x4602
 8001444:	4846      	ldr	r0, [pc, #280]	@ (8001560 <ov5640_init+0x594>)
 8001446:	f7ff fb71 	bl	8000b2c <Camera_WriteRegb2>
 800144a:	4652      	mov	r2, sl
 800144c:	f244 6103 	movw	r1, #17923	@ 0x4603
 8001450:	4843      	ldr	r0, [pc, #268]	@ (8001560 <ov5640_init+0x594>)
 8001452:	f7ff fb6b 	bl	8000b2c <Camera_WriteRegb2>
 8001456:	4622      	mov	r2, r4
 8001458:	f244 6104 	movw	r1, #17924	@ 0x4604
 800145c:	4840      	ldr	r0, [pc, #256]	@ (8001560 <ov5640_init+0x594>)
 800145e:	f7ff fb65 	bl	8000b2c <Camera_WriteRegb2>
 8001462:	465a      	mov	r2, fp
 8001464:	f244 6105 	movw	r1, #17925	@ 0x4605
 8001468:	483d      	ldr	r0, [pc, #244]	@ (8001560 <ov5640_init+0x594>)
 800146a:	f7ff fb5f 	bl	8000b2c <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 800146e:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001472:	f643 0121 	movw	r1, #14369	@ 0x3821
 8001476:	483a      	ldr	r0, [pc, #232]	@ (8001560 <ov5640_init+0x594>)
 8001478:	f7ff fb70 	bl	8000b5c <Camera_ReadRegb2>
        ret |= ov5640_WR_Reg(TIMING_TC_REG_21, reg & 0xF9);
 800147c:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 8001480:	f643 0121 	movw	r1, #14369	@ 0x3821
 8001484:	4836      	ldr	r0, [pc, #216]	@ (8001560 <ov5640_init+0x594>)
 8001486:	f002 02f9 	and.w	r2, r2, #249	@ 0xf9
 800148a:	f7ff fb4f 	bl	8000b2c <Camera_WriteRegb2>
    return Camera_ReadRegb2(&hcamera, reg, data);
 800148e:	f10d 0227 	add.w	r2, sp, #39	@ 0x27
 8001492:	f643 0120 	movw	r1, #14368	@ 0x3820
 8001496:	4832      	ldr	r0, [pc, #200]	@ (8001560 <ov5640_init+0x594>)
 8001498:	f7ff fb60 	bl	8000b5c <Camera_ReadRegb2>
        ret |= ov5640_WR_Reg(TIMING_TC_REG_20, reg | 0x06);
 800149c:	f89d 2027 	ldrb.w	r2, [sp, #39]	@ 0x27
    Camera_WriteRegb2(&hcamera, reg, data);
 80014a0:	f643 0120 	movw	r1, #14368	@ 0x3820
 80014a4:	482e      	ldr	r0, [pc, #184]	@ (8001560 <ov5640_init+0x594>)
 80014a6:	f042 0206 	orr.w	r2, r2, #6
 80014aa:	f7ff fb3f 	bl	8000b2c <Camera_WriteRegb2>
    ov5640_set_hmirror(0);
    ov5640_set_vflip(0);

    return 1;
}
 80014ae:	2001      	movs	r0, #1
 80014b0:	b00b      	add	sp, #44	@ 0x2c
 80014b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (width <= 1280)
 80014b6:	f5ba 6fa0 	cmp.w	sl, #1280	@ 0x500
 80014ba:	f63f aee8 	bhi.w	800128e <ov5640_init+0x2c2>
 80014be:	e6e0      	b.n	8001282 <ov5640_init+0x2b6>
    if ((w > (readout_w / 2)) || (h > (readout_h / 2)))
 80014c0:	ebbb 0f57 	cmp.w	fp, r7, lsr #1
 80014c4:	ea4f 0457 	mov.w	r4, r7, lsr #1
 80014c8:	f63f ae45 	bhi.w	8001156 <ov5640_init+0x18a>
        sensor_div = 2;
 80014cc:	f04f 0c02 	mov.w	ip, #2
    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 80014d0:	e9cd 1401 	strd	r1, r4, [sp, #4]
 80014d4:	2131      	movs	r1, #49	@ 0x31
 80014d6:	2401      	movs	r4, #1
 80014d8:	e9cd 1406 	strd	r1, r4, [sp, #24]
 80014dc:	e641      	b.n	8001162 <ov5640_init+0x196>
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 80014de:	ea4a 020b 	orr.w	r2, sl, fp
 80014e2:	0756      	lsls	r6, r2, #29
 80014e4:	d1c3      	bne.n	800146e <ov5640_init+0x4a2>
 80014e6:	2b0d      	cmp	r3, #13
 80014e8:	d82e      	bhi.n	8001548 <ov5640_init+0x57c>
 80014ea:	f243 0212 	movw	r2, #12306	@ 0x3012
 80014ee:	40da      	lsrs	r2, r3
 80014f0:	07d5      	lsls	r5, r2, #31
 80014f2:	d4bc      	bmi.n	800146e <ov5640_init+0x4a2>
 80014f4:	2201      	movs	r2, #1
 80014f6:	9203      	str	r2, [sp, #12]
 80014f8:	e5e9      	b.n	80010ce <ov5640_init+0x102>
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 80014fa:	7c61      	ldrb	r1, [r4, #17]
            hts = IM_MAX((width * 2) + 8, hts_target);
 80014fc:	461e      	mov	r6, r3
        uint16_t sensor_hts = calculate_hts(dvp_cam_resolution[hcamera.framesize][0]);
 80014fe:	7c22      	ldrb	r2, [r4, #16]
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 8001500:	1f08      	subs	r0, r1, #4
        uint16_t sensor_hts = calculate_hts(dvp_cam_resolution[hcamera.framesize][0]);
 8001502:	f835 2022 	ldrh.w	r2, [r5, r2, lsl #2]
    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 8001506:	2801      	cmp	r0, #1
 8001508:	d921      	bls.n	800154e <ov5640_init+0x582>
 800150a:	2902      	cmp	r1, #2
 800150c:	d01f      	beq.n	800154e <ov5640_init+0x582>
        if (width > 640)
 800150e:	f5b2 7f20 	cmp.w	r2, #640	@ 0x280
 8001512:	d905      	bls.n	8001520 <ov5640_init+0x554>
            hts = IM_MAX((width * 2) + 8, hts_target);
 8001514:	1d13      	adds	r3, r2, #4
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	429e      	cmp	r6, r3
 800151a:	bfb8      	it	lt
 800151c:	461e      	movlt	r6, r3
 800151e:	b2b6      	uxth	r6, r6
    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 8001520:	36fc      	adds	r6, #252	@ 0xfc
 8001522:	f240 539e 	movw	r3, #1438	@ 0x59e
    Camera_WriteRegb2(&hcamera, reg, data);
 8001526:	f643 010c 	movw	r1, #14348	@ 0x380c
 800152a:	480d      	ldr	r0, [pc, #52]	@ (8001560 <ov5640_init+0x594>)
    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 800152c:	429e      	cmp	r6, r3
 800152e:	bfb8      	it	lt
 8001530:	461e      	movlt	r6, r3
    Camera_WriteRegb2(&hcamera, reg, data);
 8001532:	f3c6 2207 	ubfx	r2, r6, #8, #8
 8001536:	f7ff faf9 	bl	8000b2c <Camera_WriteRegb2>
 800153a:	f643 010d 	movw	r1, #14349	@ 0x380d
 800153e:	b2f2      	uxtb	r2, r6
 8001540:	4807      	ldr	r0, [pc, #28]	@ (8001560 <ov5640_init+0x594>)
 8001542:	f7ff faf3 	bl	8000b2c <Camera_WriteRegb2>
    return 0;
 8001546:	e5b1      	b.n	80010ac <ov5640_init+0xe0>
 8001548:	2301      	movs	r3, #1
 800154a:	9303      	str	r3, [sp, #12]
 800154c:	e5c2      	b.n	80010d4 <ov5640_init+0x108>
        if (width <= 1280)
 800154e:	f5b2 6fa0 	cmp.w	r2, #1280	@ 0x500
 8001552:	d8e5      	bhi.n	8001520 <ov5640_init+0x554>
            hts = IM_MAX((width * 2) + 8, hts_target);
 8001554:	3204      	adds	r2, #4
 8001556:	0056      	lsls	r6, r2, #1
 8001558:	429e      	cmp	r6, r3
 800155a:	bfb8      	it	lt
 800155c:	461e      	movlt	r6, r3
 800155e:	e7df      	b.n	8001520 <ov5640_init+0x554>
 8001560:	24000104 	.word	0x24000104

08001564 <OV7670_Config>:
	endy = (endy>>3)&0xFF;
	OV7670_WriteReg(0X18,(uint8_t *)&endy);			//Hrefendĸ8λ
}

int OV7670_Config(void)
{
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001566:	4c71      	ldr	r4, [pc, #452]	@ (800172c <OV7670_Config+0x1c8>)
{
 8001568:	b085      	sub	sp, #20
	HAL_Delay(100);
 800156a:	2064      	movs	r0, #100	@ 0x64
 800156c:	f002 f910 	bl	8003790 <HAL_Delay>
	tt[0] = regAddr;
 8001570:	f248 0112 	movw	r1, #32786	@ 0x8012
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001574:	68a2      	ldr	r2, [r4, #8]
 8001576:	2302      	movs	r3, #2
	tt[0] = regAddr;
 8001578:	f8ad 100c 	strh.w	r1, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800157c:	9200      	str	r2, [sp, #0]
 800157e:	aa03      	add	r2, sp, #12
 8001580:	7921      	ldrb	r1, [r4, #4]
 8001582:	6820      	ldr	r0, [r4, #0]
 8001584:	f004 fa08 	bl	8005998 <HAL_I2C_Master_Transmit>
 8001588:	b9d0      	cbnz	r0, 80015c0 <OV7670_Config+0x5c>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 800158a:	4d69      	ldr	r5, [pc, #420]	@ (8001730 <OV7670_Config+0x1cc>)
	HAL_Delay(100);
 800158c:	2064      	movs	r0, #100	@ 0x64
 800158e:	f002 f8ff 	bl	8003790 <HAL_Delay>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001592:	f895 c000 	ldrb.w	ip, [r5]
 8001596:	f1bc 0fff 	cmp.w	ip, #255	@ 0xff
 800159a:	d019      	beq.n	80015d0 <OV7670_Config+0x6c>
 800159c:	f895 e001 	ldrb.w	lr, [r5, #1]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80015a0:	2302      	movs	r3, #2
 80015a2:	aa03      	add	r2, sp, #12
 80015a4:	7921      	ldrb	r1, [r4, #4]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80015a6:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80015aa:	68a6      	ldr	r6, [r4, #8]
 80015ac:	6820      	ldr	r0, [r4, #0]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80015ae:	d00f      	beq.n	80015d0 <OV7670_Config+0x6c>
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80015b0:	9600      	str	r6, [sp, #0]
	tt[0] = regAddr;
 80015b2:	f88d c00c 	strb.w	ip, [sp, #12]
	tt[1] = pData[0];
 80015b6:	f88d e00d 	strb.w	lr, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80015ba:	f004 f9ed 	bl	8005998 <HAL_I2C_Master_Transmit>
 80015be:	b110      	cbz	r0, 80015c6 <OV7670_Config+0x62>
	int ov_reset_result = OV7670_Reset();
	if (ov_reset_result != OV7670_OK)
	{
		return ov_reset_result;
 80015c0:	2001      	movs	r0, #1
//	OV7670_Contrast(2);
//	OV7670_Special_Effects(0);
//	ov7670_Window_Set(0,320,160,120);
	
	return OV7670_OK;
}
 80015c2:	b005      	add	sp, #20
 80015c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80015c6:	f815 cf02 	ldrb.w	ip, [r5, #2]!
 80015ca:	f1bc 0fff 	cmp.w	ip, #255	@ 0xff
 80015ce:	d1e5      	bne.n	800159c <OV7670_Config+0x38>
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80015d0:	68a1      	ldr	r1, [r4, #8]
	tt[0] = regAddr;
 80015d2:	f240 420c 	movw	r2, #1036	@ 0x40c
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80015d6:	2302      	movs	r3, #2
 80015d8:	9100      	str	r1, [sp, #0]
	tt[0] = regAddr;
 80015da:	f8ad 200c 	strh.w	r2, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80015de:	aa03      	add	r2, sp, #12
 80015e0:	7921      	ldrb	r1, [r4, #4]
 80015e2:	6820      	ldr	r0, [r4, #0]
 80015e4:	f004 f9d8 	bl	8005998 <HAL_I2C_Master_Transmit>
 80015e8:	2800      	cmp	r0, #0
 80015ea:	d1e9      	bne.n	80015c0 <OV7670_Config+0x5c>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 80015ec:	4d51      	ldr	r5, [pc, #324]	@ (8001734 <OV7670_Config+0x1d0>)
 80015ee:	782b      	ldrb	r3, [r5, #0]
 80015f0:	2bff      	cmp	r3, #255	@ 0xff
 80015f2:	d10f      	bne.n	8001614 <OV7670_Config+0xb0>
 80015f4:	e014      	b.n	8001620 <OV7670_Config+0xbc>
	tt[0] = regAddr;
 80015f6:	f88d 300c 	strb.w	r3, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80015fa:	2302      	movs	r3, #2
	tt[1] = pData[0];
 80015fc:	f88d 200d 	strb.w	r2, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001600:	aa03      	add	r2, sp, #12
 8001602:	9600      	str	r6, [sp, #0]
 8001604:	f004 f9c8 	bl	8005998 <HAL_I2C_Master_Transmit>
 8001608:	2800      	cmp	r0, #0
 800160a:	d1d9      	bne.n	80015c0 <OV7670_Config+0x5c>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 800160c:	f815 3f02 	ldrb.w	r3, [r5, #2]!
 8001610:	2bff      	cmp	r3, #255	@ 0xff
 8001612:	d005      	beq.n	8001620 <OV7670_Config+0xbc>
 8001614:	786a      	ldrb	r2, [r5, #1]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001616:	7921      	ldrb	r1, [r4, #4]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001618:	2aff      	cmp	r2, #255	@ 0xff
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800161a:	68a6      	ldr	r6, [r4, #8]
 800161c:	6820      	ldr	r0, [r4, #0]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 800161e:	d1ea      	bne.n	80015f6 <OV7670_Config+0x92>
 8001620:	4d45      	ldr	r5, [pc, #276]	@ (8001738 <OV7670_Config+0x1d4>)
 8001622:	782e      	ldrb	r6, [r5, #0]
 8001624:	2eff      	cmp	r6, #255	@ 0xff
 8001626:	d10d      	bne.n	8001644 <OV7670_Config+0xe0>
 8001628:	e016      	b.n	8001658 <OV7670_Config+0xf4>
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800162a:	9700      	str	r7, [sp, #0]
	tt[0] = regAddr;
 800162c:	f88d 600c 	strb.w	r6, [sp, #12]
	tt[1] = pData[0];
 8001630:	f88d c00d 	strb.w	ip, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001634:	f004 f9b0 	bl	8005998 <HAL_I2C_Master_Transmit>
 8001638:	2800      	cmp	r0, #0
 800163a:	d1c1      	bne.n	80015c0 <OV7670_Config+0x5c>
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 800163c:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 8001640:	2eff      	cmp	r6, #255	@ 0xff
 8001642:	d009      	beq.n	8001658 <OV7670_Config+0xf4>
 8001644:	f895 c001 	ldrb.w	ip, [r5, #1]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001648:	2302      	movs	r3, #2
 800164a:	7921      	ldrb	r1, [r4, #4]
 800164c:	aa03      	add	r2, sp, #12
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 800164e:	f1bc 0fff 	cmp.w	ip, #255	@ 0xff
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001652:	6820      	ldr	r0, [r4, #0]
 8001654:	68a7      	ldr	r7, [r4, #8]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001656:	d1e8      	bne.n	800162a <OV7670_Config+0xc6>
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 8001658:	7921      	ldrb	r1, [r4, #4]
	uint8_t ov_clk_rc = 0;
 800165a:	2200      	movs	r2, #0
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 800165c:	68a3      	ldr	r3, [r4, #8]
 800165e:	2511      	movs	r5, #17
 8001660:	3101      	adds	r1, #1
	uint8_t ov_clk_rc = 0;
 8001662:	f88d 200a 	strb.w	r2, [sp, #10]
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	aa03      	add	r2, sp, #12
 800166a:	2301      	movs	r3, #1
 800166c:	6820      	ldr	r0, [r4, #0]
 800166e:	f88d 500c 	strb.w	r5, [sp, #12]
 8001672:	f004 f991 	bl	8005998 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hcamera.hi2c, hcamera.addr+1,pData,1,hcamera.timeout) == HAL_OK)
 8001676:	7921      	ldrb	r1, [r4, #4]
 8001678:	f10d 020a 	add.w	r2, sp, #10
 800167c:	68a3      	ldr	r3, [r4, #8]
 800167e:	3101      	adds	r1, #1
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	2301      	movs	r3, #1
 8001684:	6820      	ldr	r0, [r4, #0]
 8001686:	f004 fa53 	bl	8005b30 <HAL_I2C_Master_Receive>
 800168a:	2800      	cmp	r0, #0
 800168c:	d198      	bne.n	80015c0 <OV7670_Config+0x5c>
	ov_clk_rc = (ov_clk_rc & 0x80) | 0x01; // to enable prescaler by 2
 800168e:	f89d 100a 	ldrb.w	r1, [sp, #10]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001692:	aa03      	add	r2, sp, #12
 8001694:	68a3      	ldr	r3, [r4, #8]
 8001696:	f021 017f 	bic.w	r1, r1, #127	@ 0x7f
	tt[0] = regAddr;
 800169a:	f88d 500c 	strb.w	r5, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	2302      	movs	r3, #2
 80016a2:	f041 0101 	orr.w	r1, r1, #1
 80016a6:	6820      	ldr	r0, [r4, #0]
	ov_clk_rc = (ov_clk_rc & 0x80) | 0x01; // to enable prescaler by 2
 80016a8:	f88d 100a 	strb.w	r1, [sp, #10]
	tt[1] = pData[0];
 80016ac:	f88d 100d 	strb.w	r1, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80016b0:	7921      	ldrb	r1, [r4, #4]
 80016b2:	f004 f971 	bl	8005998 <HAL_I2C_Master_Transmit>
 80016b6:	2800      	cmp	r0, #0
 80016b8:	d182      	bne.n	80015c0 <OV7670_Config+0x5c>
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 80016ba:	7921      	ldrb	r1, [r4, #4]
 80016bc:	266b      	movs	r6, #107	@ 0x6b
 80016be:	68a3      	ldr	r3, [r4, #8]
 80016c0:	aa03      	add	r2, sp, #12
 80016c2:	3101      	adds	r1, #1
	uint8_t ov_dblv = 0;
 80016c4:	f88d 000b 	strb.w	r0, [sp, #11]
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 80016c8:	9300      	str	r3, [sp, #0]
 80016ca:	2301      	movs	r3, #1
 80016cc:	6820      	ldr	r0, [r4, #0]
 80016ce:	f88d 600c 	strb.w	r6, [sp, #12]
 80016d2:	f004 f961 	bl	8005998 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hcamera.hi2c, hcamera.addr+1,pData,1,hcamera.timeout) == HAL_OK)
 80016d6:	7921      	ldrb	r1, [r4, #4]
 80016d8:	f10d 020b 	add.w	r2, sp, #11
 80016dc:	68a3      	ldr	r3, [r4, #8]
 80016de:	3101      	adds	r1, #1
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	2301      	movs	r3, #1
 80016e4:	6820      	ldr	r0, [r4, #0]
 80016e6:	f004 fa23 	bl	8005b30 <HAL_I2C_Master_Receive>
 80016ea:	2800      	cmp	r0, #0
 80016ec:	f47f af68 	bne.w	80015c0 <OV7670_Config+0x5c>
	ov_dblv = (ov_dblv & 0x3F) | DBLV_PLL4; // to enable PLL x4
 80016f0:	f89d 500b 	ldrb.w	r5, [sp, #11]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 80016f4:	aa03      	add	r2, sp, #12
 80016f6:	68a3      	ldr	r3, [r4, #8]
 80016f8:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
	tt[0] = regAddr;
 80016fc:	f88d 600c 	strb.w	r6, [sp, #12]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	2302      	movs	r3, #2
 8001704:	f045 0540 	orr.w	r5, r5, #64	@ 0x40
 8001708:	7921      	ldrb	r1, [r4, #4]
 800170a:	6820      	ldr	r0, [r4, #0]
	ov_dblv = (ov_dblv & 0x3F) | DBLV_PLL4; // to enable PLL x4
 800170c:	f88d 500b 	strb.w	r5, [sp, #11]
	tt[1] = pData[0];
 8001710:	f88d 500d 	strb.w	r5, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001714:	f004 f940 	bl	8005998 <HAL_I2C_Master_Transmit>
 8001718:	4604      	mov	r4, r0
 800171a:	2800      	cmp	r0, #0
 800171c:	f47f af50 	bne.w	80015c0 <OV7670_Config+0x5c>
	HAL_Delay(100);
 8001720:	2064      	movs	r0, #100	@ 0x64
 8001722:	f002 f835 	bl	8003790 <HAL_Delay>
	return OV7670_OK;
 8001726:	4620      	mov	r0, r4
 8001728:	e74b      	b.n	80015c2 <OV7670_Config+0x5e>
 800172a:	bf00      	nop
 800172c:	24000104 	.word	0x24000104
 8001730:	0801503c 	.word	0x0801503c
 8001734:	08015174 	.word	0x08015174
 8001738:	08015158 	.word	0x08015158

0800173c <ov7725_set_framesize.isra.0>:

static int ov7725_set_framesize(framesize_t framesize)
{
    uint8_t reg;
    int ret=0;
    uint16_t w = dvp_cam_resolution[framesize][0];
 800173c:	4b78      	ldr	r3, [pc, #480]	@ (8001920 <ov7725_set_framesize.isra.0+0x1e4>)
static int ov7725_set_framesize(framesize_t framesize)
 800173e:	b570      	push	{r4, r5, r6, lr}
    uint16_t w = dvp_cam_resolution[framesize][0];
 8001740:	f833 6020 	ldrh.w	r6, [r3, r0, lsl #2]
    uint16_t h = dvp_cam_resolution[framesize][1];
 8001744:	eb03 0280 	add.w	r2, r3, r0, lsl #2
static int ov7725_set_framesize(framesize_t framesize)
 8001748:	b082      	sub	sp, #8
    bool vflip;

    if ((w > 640) || (h > 480)) {
 800174a:	f5b6 7f20 	cmp.w	r6, #640	@ 0x280
    uint16_t h = dvp_cam_resolution[framesize][1];
 800174e:	8855      	ldrh	r5, [r2, #2]
    if ((w > 640) || (h > 480)) {
 8001750:	f200 8089 	bhi.w	8001866 <ov7725_set_framesize.isra.0+0x12a>
 8001754:	f5b5 7ff0 	cmp.w	r5, #480	@ 0x1e0
 8001758:	f200 8085 	bhi.w	8001866 <ov7725_set_framesize.isra.0+0x12a>
        return -1;
    }

    // Write MSBs
    ret |= ov7725_WR_Reg(HOUTSIZE, w>>2);
 800175c:	08b3      	lsrs	r3, r6, #2
    Camera_WriteReg(&hcamera, reg, &data);
 800175e:	2129      	movs	r1, #41	@ 0x29
 8001760:	f10d 0207 	add.w	r2, sp, #7
 8001764:	486f      	ldr	r0, [pc, #444]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
    ret |= ov7725_WR_Reg(HOUTSIZE, w>>2);
 8001766:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 800176a:	f7ff f9ab 	bl	8000ac4 <Camera_WriteReg>
    ret |= ov7725_WR_Reg(VOUTSIZE, h>>1);
 800176e:	086b      	lsrs	r3, r5, #1
    Camera_WriteReg(&hcamera, reg, &data);
 8001770:	f10d 0207 	add.w	r2, sp, #7
 8001774:	212c      	movs	r1, #44	@ 0x2c
 8001776:	486b      	ldr	r0, [pc, #428]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
    ret |= ov7725_WR_Reg(VOUTSIZE, h>>1);
 8001778:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 800177c:	f7ff f9a2 	bl	8000ac4 <Camera_WriteReg>

    // Write LSBs
    ret |= ov7725_WR_Reg(EXHCH, ((w&0x3) | ((h&0x1) << 2)));
 8001780:	00ab      	lsls	r3, r5, #2
 8001782:	f006 0203 	and.w	r2, r6, #3
    Camera_WriteReg(&hcamera, reg, &data);
 8001786:	212a      	movs	r1, #42	@ 0x2a
 8001788:	4866      	ldr	r0, [pc, #408]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
    ret |= ov7725_WR_Reg(EXHCH, ((w&0x3) | ((h&0x1) << 2)));
 800178a:	f003 0304 	and.w	r3, r3, #4
 800178e:	4313      	orrs	r3, r2
    Camera_WriteReg(&hcamera, reg, &data);
 8001790:	f10d 0207 	add.w	r2, sp, #7
 8001794:	f88d 3007 	strb.w	r3, [sp, #7]
 8001798:	f7ff f994 	bl	8000ac4 <Camera_WriteReg>
    return Camera_ReadReg(&hcamera,reg,data);
 800179c:	f10d 0205 	add.w	r2, sp, #5
 80017a0:	210c      	movs	r1, #12
 80017a2:	4860      	ldr	r0, [pc, #384]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 80017a4:	f7ff f9a4 	bl	8000af0 <Camera_ReadReg>
 80017a8:	f10d 0205 	add.w	r2, sp, #5
 80017ac:	2132      	movs	r1, #50	@ 0x32
 80017ae:	485d      	ldr	r0, [pc, #372]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)

    // Sample VFLIP
    ret |= ov7725_RD_Reg(COM3, &reg);
    vflip = reg & COM3_VFLIP;
 80017b0:	f89d 4005 	ldrb.w	r4, [sp, #5]
    return Camera_ReadReg(&hcamera,reg,data);
 80017b4:	f7ff f99c 	bl	8000af0 <Camera_ReadReg>
    ret |= ov7725_RD_Reg(HREF, &reg);
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 80017b8:	f89d 3005 	ldrb.w	r3, [sp, #5]
    Camera_WriteReg(&hcamera, reg, &data);
 80017bc:	f10d 0207 	add.w	r2, sp, #7
    vflip = reg & COM3_VFLIP;
 80017c0:	09e4      	lsrs	r4, r4, #7
    Camera_WriteReg(&hcamera, reg, &data);
 80017c2:	2132      	movs	r1, #50	@ 0x32
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 80017c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    Camera_WriteReg(&hcamera, reg, &data);
 80017c8:	4856      	ldr	r0, [pc, #344]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 80017ca:	ea43 1384 	orr.w	r3, r3, r4, lsl #6
 80017ce:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 80017d2:	f7ff f977 	bl	8000ac4 <Camera_WriteReg>

    if ((w <= 320) && (h <= 240)) {
 80017d6:	f5b6 7fa0 	cmp.w	r6, #320	@ 0x140
    return Camera_ReadReg(&hcamera,reg,data);
 80017da:	f10d 0206 	add.w	r2, sp, #6
 80017de:	f04f 0112 	mov.w	r1, #18
 80017e2:	4850      	ldr	r0, [pc, #320]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
    if ((w <= 320) && (h <= 240)) {
 80017e4:	d841      	bhi.n	800186a <ov7725_set_framesize.isra.0+0x12e>
 80017e6:	2df0      	cmp	r5, #240	@ 0xf0
 80017e8:	d83f      	bhi.n	800186a <ov7725_set_framesize.isra.0+0x12e>
    return Camera_ReadReg(&hcamera,reg,data);
 80017ea:	f7ff f981 	bl	8000af0 <Camera_ReadReg>
        // Set QVGA Resolution
        uint8_t reg;
        int ret = ov7725_RD_Reg(COM7, &reg);
        reg = COM7_SET_RES(reg, COM7_RES_QVGA);
 80017ee:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 80017f2:	f10d 0207 	add.w	r2, sp, #7
 80017f6:	2112      	movs	r1, #18
        reg = COM7_SET_RES(reg, COM7_RES_QVGA);
 80017f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
    Camera_WriteReg(&hcamera, reg, &data);
 80017fc:	4849      	ldr	r0, [pc, #292]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
        ret |= ov7725_WR_Reg(COM7, reg);

        // Set QVGA Window Size
        ret |= ov7725_WR_Reg(HSTART, 0x3F);
        ret |= ov7725_WR_Reg(HSIZE,  0x50);
        ret |= ov7725_WR_Reg(VSTART, 0x03 - vflip);
 80017fe:	f1c4 0403 	rsb	r4, r4, #3
        reg = COM7_SET_RES(reg, COM7_RES_QVGA);
 8001802:	f88d 3006 	strb.w	r3, [sp, #6]
        ret |= ov7725_WR_Reg(COM7, reg);
 8001806:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 800180a:	f7ff f95b 	bl	8000ac4 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(HSTART, 0x3F);
 800180e:	233f      	movs	r3, #63	@ 0x3f
    Camera_WriteReg(&hcamera, reg, &data);
 8001810:	f10d 0207 	add.w	r2, sp, #7
 8001814:	2117      	movs	r1, #23
 8001816:	4843      	ldr	r0, [pc, #268]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 8001818:	f88d 3007 	strb.w	r3, [sp, #7]
 800181c:	f7ff f952 	bl	8000ac4 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(HSIZE,  0x50);
 8001820:	2350      	movs	r3, #80	@ 0x50
    Camera_WriteReg(&hcamera, reg, &data);
 8001822:	f10d 0207 	add.w	r2, sp, #7
 8001826:	2118      	movs	r1, #24
 8001828:	483e      	ldr	r0, [pc, #248]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 800182a:	f88d 3007 	strb.w	r3, [sp, #7]
 800182e:	f7ff f949 	bl	8000ac4 <Camera_WriteReg>
 8001832:	f10d 0207 	add.w	r2, sp, #7
 8001836:	2119      	movs	r1, #25
 8001838:	483a      	ldr	r0, [pc, #232]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 800183a:	f88d 4007 	strb.w	r4, [sp, #7]
 800183e:	f7ff f941 	bl	8000ac4 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(VSIZE,  0x78);
 8001842:	2378      	movs	r3, #120	@ 0x78
    Camera_WriteReg(&hcamera, reg, &data);
 8001844:	f10d 0207 	add.w	r2, sp, #7
 8001848:	211a      	movs	r1, #26
 800184a:	4836      	ldr	r0, [pc, #216]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 800184c:	f88d 3007 	strb.w	r3, [sp, #7]
 8001850:	f7ff f938 	bl	8000ac4 <Camera_WriteReg>

        // Enable auto-scaling/zooming factors
        ret |= ov7725_WR_Reg(DSPAUTO, 0xFF);
 8001854:	23ff      	movs	r3, #255	@ 0xff
    Camera_WriteReg(&hcamera, reg, &data);
 8001856:	f10d 0207 	add.w	r2, sp, #7
 800185a:	21ac      	movs	r1, #172	@ 0xac
 800185c:	4831      	ldr	r0, [pc, #196]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 800185e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001862:	f7ff f92f 	bl	8000ac4 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(SCAL1, 0x40);
        ret |= ov7725_WR_Reg(SCAL2, 0x40);
    }

    return ret;
}
 8001866:	b002      	add	sp, #8
 8001868:	bd70      	pop	{r4, r5, r6, pc}
    return Camera_ReadReg(&hcamera,reg,data);
 800186a:	f7ff f941 	bl	8000af0 <Camera_ReadReg>
        reg = COM7_SET_RES(reg, COM7_RES_VGA);
 800186e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 8001872:	f10d 0207 	add.w	r2, sp, #7
 8001876:	2112      	movs	r1, #18
        reg = COM7_SET_RES(reg, COM7_RES_VGA);
 8001878:	f003 03bf 	and.w	r3, r3, #191	@ 0xbf
    Camera_WriteReg(&hcamera, reg, &data);
 800187c:	4829      	ldr	r0, [pc, #164]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 800187e:	25a0      	movs	r5, #160	@ 0xa0
        ret |= ov7725_WR_Reg(VSTART, 0x07 - vflip);
 8001880:	f1c4 0407 	rsb	r4, r4, #7
        reg = COM7_SET_RES(reg, COM7_RES_VGA);
 8001884:	f88d 3006 	strb.w	r3, [sp, #6]
        ret |= ov7725_WR_Reg(COM7, reg);
 8001888:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 800188c:	f7ff f91a 	bl	8000ac4 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(HSTART, 0x23);
 8001890:	2323      	movs	r3, #35	@ 0x23
    Camera_WriteReg(&hcamera, reg, &data);
 8001892:	f10d 0207 	add.w	r2, sp, #7
 8001896:	2117      	movs	r1, #23
 8001898:	4822      	ldr	r0, [pc, #136]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 800189a:	f88d 3007 	strb.w	r3, [sp, #7]
 800189e:	f7ff f911 	bl	8000ac4 <Camera_WriteReg>
 80018a2:	f10d 0207 	add.w	r2, sp, #7
 80018a6:	2118      	movs	r1, #24
 80018a8:	481e      	ldr	r0, [pc, #120]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 80018aa:	f88d 5007 	strb.w	r5, [sp, #7]
 80018ae:	f7ff f909 	bl	8000ac4 <Camera_WriteReg>
 80018b2:	f10d 0207 	add.w	r2, sp, #7
 80018b6:	2119      	movs	r1, #25
 80018b8:	481a      	ldr	r0, [pc, #104]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 80018ba:	f88d 4007 	strb.w	r4, [sp, #7]
 80018be:	f7ff f901 	bl	8000ac4 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(VSIZE,  0xF0);
 80018c2:	23f0      	movs	r3, #240	@ 0xf0
    Camera_WriteReg(&hcamera, reg, &data);
 80018c4:	f10d 0207 	add.w	r2, sp, #7
 80018c8:	211a      	movs	r1, #26
 80018ca:	4816      	ldr	r0, [pc, #88]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 80018cc:	f88d 3007 	strb.w	r3, [sp, #7]
 80018d0:	f7ff f8f8 	bl	8000ac4 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(DSPAUTO, 0xF3);
 80018d4:	23f3      	movs	r3, #243	@ 0xf3
    Camera_WriteReg(&hcamera, reg, &data);
 80018d6:	f10d 0207 	add.w	r2, sp, #7
 80018da:	21ac      	movs	r1, #172	@ 0xac
 80018dc:	4811      	ldr	r0, [pc, #68]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 80018de:	f88d 3007 	strb.w	r3, [sp, #7]
 80018e2:	f7ff f8ef 	bl	8000ac4 <Camera_WriteReg>
        ret |= ov7725_WR_Reg(SCAL0, 0x00);
 80018e6:	2300      	movs	r3, #0
    Camera_WriteReg(&hcamera, reg, &data);
 80018e8:	f10d 0207 	add.w	r2, sp, #7
 80018ec:	4629      	mov	r1, r5
 80018ee:	2440      	movs	r4, #64	@ 0x40
 80018f0:	480c      	ldr	r0, [pc, #48]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 80018f2:	f88d 3007 	strb.w	r3, [sp, #7]
 80018f6:	f7ff f8e5 	bl	8000ac4 <Camera_WriteReg>
 80018fa:	f10d 0207 	add.w	r2, sp, #7
 80018fe:	21a1      	movs	r1, #161	@ 0xa1
 8001900:	4808      	ldr	r0, [pc, #32]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 8001902:	f88d 4007 	strb.w	r4, [sp, #7]
 8001906:	f7ff f8dd 	bl	8000ac4 <Camera_WriteReg>
 800190a:	21a2      	movs	r1, #162	@ 0xa2
 800190c:	f10d 0207 	add.w	r2, sp, #7
 8001910:	4804      	ldr	r0, [pc, #16]	@ (8001924 <ov7725_set_framesize.isra.0+0x1e8>)
 8001912:	f88d 4007 	strb.w	r4, [sp, #7]
 8001916:	f7ff f8d5 	bl	8000ac4 <Camera_WriteReg>
}
 800191a:	b002      	add	sp, #8
 800191c:	bd70      	pop	{r4, r5, r6, pc}
 800191e:	bf00      	nop
 8001920:	08014a50 	.word	0x08014a50
 8001924:	24000104 	.word	0x24000104

08001928 <ov7725_init>:

    return ret;
}

int ov7725_init(framesize_t framesize)
{
 8001928:	b570      	push	{r4, r5, r6, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	2380      	movs	r3, #128	@ 0x80
    Camera_WriteReg(&hcamera, reg, &data);
 800192e:	2112      	movs	r1, #18
{
 8001930:	4606      	mov	r6, r0
    Camera_WriteReg(&hcamera, reg, &data);
 8001932:	f10d 0207 	add.w	r2, sp, #7
 8001936:	4838      	ldr	r0, [pc, #224]	@ (8001a18 <ov7725_init+0xf0>)
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 8001938:	4c38      	ldr	r4, [pc, #224]	@ (8001a1c <ov7725_init+0xf4>)
 800193a:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 800193e:	f7ff f8c1 	bl	8000ac4 <Camera_WriteReg>
    Camera_delay(2);
 8001942:	2002      	movs	r0, #2
 8001944:	f001 ff24 	bl	8003790 <HAL_Delay>
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 8001948:	7821      	ldrb	r1, [r4, #0]
 800194a:	b161      	cbz	r1, 8001966 <ov7725_init+0x3e>
    Camera_WriteReg(&hcamera, reg, &data);
 800194c:	4d32      	ldr	r5, [pc, #200]	@ (8001a18 <ov7725_init+0xf0>)
        ret |= ov7725_WR_Reg(ov7725_default_regs[i][0], ov7725_default_regs[i][1]);
 800194e:	7863      	ldrb	r3, [r4, #1]
    Camera_WriteReg(&hcamera, reg, &data);
 8001950:	f10d 0207 	add.w	r2, sp, #7
 8001954:	4628      	mov	r0, r5
 8001956:	f88d 3007 	strb.w	r3, [sp, #7]
 800195a:	f7ff f8b3 	bl	8000ac4 <Camera_WriteReg>
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 800195e:	f814 1f02 	ldrb.w	r1, [r4, #2]!
 8001962:	2900      	cmp	r1, #0
 8001964:	d1f3      	bne.n	800194e <ov7725_init+0x26>
	ov7725_reset();
	hcamera.framesize = framesize;
 8001966:	4c2c      	ldr	r4, [pc, #176]	@ (8001a18 <ov7725_init+0xf0>)
	hcamera.pixformat = PIXFORMAT_RGB565;
 8001968:	2501      	movs	r5, #1
    Camera_delay(300);
 800196a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800196e:	f001 ff0f 	bl	8003790 <HAL_Delay>
    return Camera_ReadReg(&hcamera,reg,data);
 8001972:	f10d 0206 	add.w	r2, sp, #6
 8001976:	2112      	movs	r1, #18
 8001978:	4620      	mov	r0, r4
	hcamera.framesize = framesize;
 800197a:	7426      	strb	r6, [r4, #16]
	hcamera.pixformat = PIXFORMAT_RGB565;
 800197c:	7465      	strb	r5, [r4, #17]
    return Camera_ReadReg(&hcamera,reg,data);
 800197e:	f7ff f8b7 	bl	8000af0 <Camera_ReadReg>
            reg = COM7_SET_FMT(reg, COM7_FMT_RGB);
 8001982:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 8001986:	f10d 0207 	add.w	r2, sp, #7
 800198a:	2167      	movs	r1, #103	@ 0x67
 800198c:	4620      	mov	r0, r4
            reg = COM7_SET_FMT(reg, COM7_FMT_RGB);
 800198e:	f023 0303 	bic.w	r3, r3, #3
 8001992:	f043 0302 	orr.w	r3, r3, #2
 8001996:	f88d 3006 	strb.w	r3, [sp, #6]
            ret |= ov7725_WR_Reg( DSP_CTRL4, DSP_CTRL4_YUV_RGB);
 800199a:	2300      	movs	r3, #0
 800199c:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 80019a0:	f7ff f890 	bl	8000ac4 <Camera_WriteReg>
    return ov7725_WR_Reg(COM7, reg) | ret;
 80019a4:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 80019a8:	f10d 0207 	add.w	r2, sp, #7
 80019ac:	2112      	movs	r1, #18
 80019ae:	4620      	mov	r0, r4
 80019b0:	f88d 3007 	strb.w	r3, [sp, #7]
 80019b4:	f7ff f886 	bl	8000ac4 <Camera_WriteReg>
	ov7725_set_pixformat(hcamera.pixformat);
	ov7725_set_framesize(hcamera.framesize);
 80019b8:	7c20      	ldrb	r0, [r4, #16]
 80019ba:	f7ff febf 	bl	800173c <ov7725_set_framesize.isra.0>
    return Camera_ReadReg(&hcamera,reg,data);
 80019be:	f10d 0206 	add.w	r2, sp, #6
 80019c2:	210c      	movs	r1, #12
 80019c4:	4620      	mov	r0, r4
 80019c6:	f7ff f893 	bl	8000af0 <Camera_ReadReg>
    ret |= ov7725_WR_Reg(COM3, COM3_SET_MIRROR(reg, enable)) ;
 80019ca:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 80019ce:	f10d 0207 	add.w	r2, sp, #7
 80019d2:	210c      	movs	r1, #12
    ret |= ov7725_WR_Reg(COM3, COM3_SET_MIRROR(reg, enable)) ;
 80019d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    Camera_WriteReg(&hcamera, reg, &data);
 80019d8:	4620      	mov	r0, r4
    ret |= ov7725_WR_Reg(COM3, COM3_SET_MIRROR(reg, enable)) ;
 80019da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019de:	f88d 3007 	strb.w	r3, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 80019e2:	f7ff f86f 	bl	8000ac4 <Camera_WriteReg>
    return Camera_ReadReg(&hcamera,reg,data);
 80019e6:	f10d 0206 	add.w	r2, sp, #6
 80019ea:	210c      	movs	r1, #12
 80019ec:	4620      	mov	r0, r4
 80019ee:	f7ff f87f 	bl	8000af0 <Camera_ReadReg>
    ret |= ov7725_WR_Reg(COM3, COM3_SET_FLIP(reg, enable));
 80019f2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 80019f6:	f10d 0207 	add.w	r2, sp, #7
 80019fa:	210c      	movs	r1, #12
    ret |= ov7725_WR_Reg(COM3, COM3_SET_FLIP(reg, enable));
 80019fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
    Camera_WriteReg(&hcamera, reg, &data);
 8001a00:	4620      	mov	r0, r4
 8001a02:	f88d 3007 	strb.w	r3, [sp, #7]
 8001a06:	f7ff f85d 	bl	8000ac4 <Camera_WriteReg>
    ret |= ov7725_set_framesize(hcamera.framesize);
 8001a0a:	7c20      	ldrb	r0, [r4, #16]
 8001a0c:	f7ff fe96 	bl	800173c <ov7725_set_framesize.isra.0>
	ov7725_set_hmirror(1);
	ov7725_set_vflip(1);
	
	return 1;
}
 8001a10:	4628      	mov	r0, r5
 8001a12:	b002      	add	sp, #8
 8001a14:	bd70      	pop	{r4, r5, r6, pc}
 8001a16:	bf00      	nop
 8001a18:	24000104 	.word	0x24000104
 8001a1c:	08015188 	.word	0x08015188

08001a20 <lcd_gettick>:
	return result;
}

static int32_t lcd_gettick(void)
{
	return HAL_GetTick();
 8001a20:	f001 beb0 	b.w	8003784 <HAL_GetTick>

08001a24 <lcd_recvdata>:
	result = result>0? -1:0;
	return result;
}

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8001a24:	b570      	push	{r4, r5, r6, lr}
	int32_t result;
	LCD_CS_RESET;
 8001a26:	4e0e      	ldr	r6, [pc, #56]	@ (8001a60 <lcd_recvdata+0x3c>)
{
 8001a28:	460d      	mov	r5, r1
 8001a2a:	4604      	mov	r4, r0
	LCD_CS_RESET;
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	4630      	mov	r0, r6
 8001a30:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a34:	f003 fe32 	bl	800569c <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 8001a38:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001a3c:	b2aa      	uxth	r2, r5
 8001a3e:	4621      	mov	r1, r4
 8001a40:	4808      	ldr	r0, [pc, #32]	@ (8001a64 <lcd_recvdata+0x40>)
 8001a42:	f006 ff35 	bl	80088b0 <HAL_SPI_Receive>
 8001a46:	4604      	mov	r4, r0
	LCD_CS_SET;
 8001a48:	2201      	movs	r2, #1
 8001a4a:	4630      	mov	r0, r6
 8001a4c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a50:	f003 fe24 	bl	800569c <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001a54:	1e20      	subs	r0, r4, #0
 8001a56:	bf18      	it	ne
 8001a58:	2001      	movne	r0, #1
	return result;
}
 8001a5a:	4240      	negs	r0, r0
 8001a5c:	bd70      	pop	{r4, r5, r6, pc}
 8001a5e:	bf00      	nop
 8001a60:	58021000 	.word	0x58021000
 8001a64:	2401ddb0 	.word	0x2401ddb0

08001a68 <lcd_senddata>:
{
 8001a68:	b570      	push	{r4, r5, r6, lr}
	LCD_CS_RESET;
 8001a6a:	4e0d      	ldr	r6, [pc, #52]	@ (8001aa0 <lcd_senddata+0x38>)
{
 8001a6c:	460d      	mov	r5, r1
 8001a6e:	4604      	mov	r4, r0
	LCD_CS_RESET;
 8001a70:	2200      	movs	r2, #0
 8001a72:	4630      	mov	r0, r6
 8001a74:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a78:	f003 fe10 	bl	800569c <HAL_GPIO_WritePin>
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 8001a7c:	2364      	movs	r3, #100	@ 0x64
 8001a7e:	b2aa      	uxth	r2, r5
 8001a80:	4621      	mov	r1, r4
 8001a82:	4808      	ldr	r0, [pc, #32]	@ (8001aa4 <lcd_senddata+0x3c>)
 8001a84:	f006 fc1e 	bl	80082c4 <HAL_SPI_Transmit>
 8001a88:	4604      	mov	r4, r0
	LCD_CS_SET;
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	4630      	mov	r0, r6
 8001a8e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a92:	f003 fe03 	bl	800569c <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001a96:	1e20      	subs	r0, r4, #0
 8001a98:	bf18      	it	ne
 8001a9a:	2001      	movne	r0, #1
}
 8001a9c:	4240      	negs	r0, r0
 8001a9e:	bd70      	pop	{r4, r5, r6, pc}
 8001aa0:	58021000 	.word	0x58021000
 8001aa4:	2401ddb0 	.word	0x2401ddb0

08001aa8 <lcd_readreg>:
{
 8001aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
	LCD_CS_RESET;
 8001aaa:	4d1a      	ldr	r5, [pc, #104]	@ (8001b14 <lcd_readreg+0x6c>)
{
 8001aac:	b083      	sub	sp, #12
 8001aae:	460c      	mov	r4, r1
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001ab0:	4f19      	ldr	r7, [pc, #100]	@ (8001b18 <lcd_readreg+0x70>)
{
 8001ab2:	f88d 0007 	strb.w	r0, [sp, #7]
	LCD_CS_RESET;
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	4628      	mov	r0, r5
 8001aba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001abe:	f003 fded 	bl	800569c <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8001ac2:	4628      	mov	r0, r5
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aca:	f003 fde7 	bl	800569c <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001ace:	2364      	movs	r3, #100	@ 0x64
 8001ad0:	f10d 0107 	add.w	r1, sp, #7
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	4638      	mov	r0, r7
 8001ad8:	f006 fbf4 	bl	80082c4 <HAL_SPI_Transmit>
	LCD_RS_SET;
 8001adc:	2201      	movs	r2, #1
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001ade:	4606      	mov	r6, r0
	LCD_RS_SET;
 8001ae0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ae4:	4628      	mov	r0, r5
 8001ae6:	f003 fdd9 	bl	800569c <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8001aea:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001aee:	4621      	mov	r1, r4
 8001af0:	4638      	mov	r0, r7
 8001af2:	2201      	movs	r2, #1
 8001af4:	f006 fedc 	bl	80088b0 <HAL_SPI_Receive>
 8001af8:	4604      	mov	r4, r0
	LCD_CS_SET;
 8001afa:	2201      	movs	r2, #1
 8001afc:	4628      	mov	r0, r5
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8001afe:	4434      	add	r4, r6
	LCD_CS_SET;
 8001b00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b04:	f003 fdca 	bl	800569c <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001b08:	1e20      	subs	r0, r4, #0
 8001b0a:	bf18      	it	ne
 8001b0c:	2001      	movne	r0, #1
}
 8001b0e:	4240      	negs	r0, r0
 8001b10:	b003      	add	sp, #12
 8001b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b14:	58021000 	.word	0x58021000
 8001b18:	2401ddb0 	.word	0x2401ddb0

08001b1c <lcd_writereg>:
{
 8001b1c:	b570      	push	{r4, r5, r6, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	4615      	mov	r5, r2
 8001b22:	460e      	mov	r6, r1
	LCD_CS_RESET;
 8001b24:	2200      	movs	r2, #0
 8001b26:	f44f 6100 	mov.w	r1, #2048	@ 0x800
{
 8001b2a:	f88d 0007 	strb.w	r0, [sp, #7]
	LCD_CS_RESET;
 8001b2e:	4816      	ldr	r0, [pc, #88]	@ (8001b88 <lcd_writereg+0x6c>)
 8001b30:	f003 fdb4 	bl	800569c <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8001b34:	2200      	movs	r2, #0
 8001b36:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b3a:	4813      	ldr	r0, [pc, #76]	@ (8001b88 <lcd_writereg+0x6c>)
 8001b3c:	f003 fdae 	bl	800569c <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001b40:	2201      	movs	r2, #1
 8001b42:	f10d 0107 	add.w	r1, sp, #7
 8001b46:	2364      	movs	r3, #100	@ 0x64
 8001b48:	4810      	ldr	r0, [pc, #64]	@ (8001b8c <lcd_writereg+0x70>)
 8001b4a:	f006 fbbb 	bl	80082c4 <HAL_SPI_Transmit>
	LCD_RS_SET;
 8001b4e:	2201      	movs	r2, #1
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001b50:	4604      	mov	r4, r0
	LCD_RS_SET;
 8001b52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b56:	480c      	ldr	r0, [pc, #48]	@ (8001b88 <lcd_writereg+0x6c>)
 8001b58:	f003 fda0 	bl	800569c <HAL_GPIO_WritePin>
	if(length > 0)
 8001b5c:	b95d      	cbnz	r5, 8001b76 <lcd_writereg+0x5a>
	LCD_CS_SET;
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b64:	4808      	ldr	r0, [pc, #32]	@ (8001b88 <lcd_writereg+0x6c>)
 8001b66:	f003 fd99 	bl	800569c <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001b6a:	1e20      	subs	r0, r4, #0
 8001b6c:	bf18      	it	ne
 8001b6e:	2001      	movne	r0, #1
}
 8001b70:	4240      	negs	r0, r0
 8001b72:	b002      	add	sp, #8
 8001b74:	bd70      	pop	{r4, r5, r6, pc}
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 8001b76:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001b7a:	b2aa      	uxth	r2, r5
 8001b7c:	4631      	mov	r1, r6
 8001b7e:	4803      	ldr	r0, [pc, #12]	@ (8001b8c <lcd_writereg+0x70>)
 8001b80:	f006 fba0 	bl	80082c4 <HAL_SPI_Transmit>
 8001b84:	4404      	add	r4, r0
 8001b86:	e7ea      	b.n	8001b5e <lcd_writereg+0x42>
 8001b88:	58021000 	.word	0x58021000
 8001b8c:	2401ddb0 	.word	0x2401ddb0

08001b90 <lcd_init>:
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8001b90:	2104      	movs	r1, #4
 8001b92:	4803      	ldr	r0, [pc, #12]	@ (8001ba0 <lcd_init+0x10>)
{
 8001b94:	b508      	push	{r3, lr}
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8001b96:	f007 fb03 	bl	80091a0 <HAL_TIMEx_PWMN_Start>
}
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	bd08      	pop	{r3, pc}
 8001b9e:	bf00      	nop
 8001ba0:	2401de88 	.word	0x2401de88

08001ba4 <LCD_ShowString.constprop.0>:
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
 8001ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ba8:	b08f      	sub	sp, #60	@ 0x3c
	width+=x;
 8001baa:	4402      	add	r2, r0
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
 8001bac:	468a      	mov	sl, r1
	height+=y;
 8001bae:	3110      	adds	r1, #16
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
 8001bb0:	af02      	add	r7, sp, #8
	width+=x;
 8001bb2:	b292      	uxth	r2, r2
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
 8001bb4:	61fb      	str	r3, [r7, #28]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001bb6:	781b      	ldrb	r3, [r3, #0]
	width+=x;
 8001bb8:	60fa      	str	r2, [r7, #12]
	height+=y;
 8001bba:	b28a      	uxth	r2, r1
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001bbc:	3b20      	subs	r3, #32
	height+=y;
 8001bbe:	60ba      	str	r2, [r7, #8]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001bc0:	fa5f f983 	uxtb.w	r9, r3
 8001bc4:	f1b9 0f5e 	cmp.w	r9, #94	@ 0x5e
 8001bc8:	f200 8134 	bhi.w	8001e34 <LCD_ShowString.constprop.0+0x290>
 8001bcc:	b2c3      	uxtb	r3, r0
 8001bce:	4683      	mov	fp, r0
 8001bd0:	607b      	str	r3, [r7, #4]
        if(x>=width){x=x0;y+=size;}
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	455b      	cmp	r3, fp
 8001bd6:	d805      	bhi.n	8001be4 <LCD_ShowString.constprop.0+0x40>
 8001bd8:	f10a 0a10 	add.w	sl, sl, #16
 8001bdc:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8001be0:	fa1f fa8a 	uxth.w	sl, sl
        if(y>=height)break;//�˳�
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	4553      	cmp	r3, sl
 8001be8:	f240 8124 	bls.w	8001e34 <LCD_ShowString.constprop.0+0x290>
	uint16_t colortemp=POINT_COLOR; 
 8001bec:	4b9c      	ldr	r3, [pc, #624]	@ (8001e60 <LCD_ShowString.constprop.0+0x2bc>)
  ST7735_GetXSize(&st7735_pObj,&w);
 8001bee:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
{  							  
 8001bf2:	f8c7 d018 	str.w	sp, [r7, #24]
	uint16_t write[size][size==12?6:8];
 8001bf6:	b0c0      	sub	sp, #256	@ 0x100
  ST7735_GetXSize(&st7735_pObj,&w);
 8001bf8:	489a      	ldr	r0, [pc, #616]	@ (8001e64 <LCD_ShowString.constprop.0+0x2c0>)
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001bfa:	4654      	mov	r4, sl
	uint16_t colortemp=POINT_COLOR; 
 8001bfc:	881d      	ldrh	r5, [r3, #0]
  ST7735_GetXSize(&st7735_pObj,&w);
 8001bfe:	f000 fd91 	bl	8002724 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8001c02:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001c06:	4897      	ldr	r0, [pc, #604]	@ (8001e64 <LCD_ShowString.constprop.0+0x2c0>)
 8001c08:	f000 fd94 	bl	8002734 <ST7735_GetYSize>
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8001c0c:	4b96      	ldr	r3, [pc, #600]	@ (8001e68 <LCD_ShowString.constprop.0+0x2c4>)
 8001c0e:	4997      	ldr	r1, [pc, #604]	@ (8001e6c <LCD_ShowString.constprop.0+0x2c8>)
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001c10:	ba6a      	rev16	r2, r5
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8001c12:	881e      	ldrh	r6, [r3, #0]
 8001c14:	f04f 33ff 	mov.w	r3, #4294967295
	uint16_t write[size][size==12?6:8];
 8001c18:	f10d 0808 	add.w	r8, sp, #8
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001c1c:	f8d7 e028 	ldr.w	lr, [r7, #40]	@ 0x28
 8001c20:	eb03 1309 	add.w	r3, r3, r9, lsl #4
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8001c24:	ba76      	rev16	r6, r6
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001c26:	b292      	uxth	r2, r2
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001c28:	f8c7 b020 	str.w	fp, [r7, #32]
 8001c2c:	440b      	add	r3, r1
	count = 0;
 8001c2e:	2100      	movs	r1, #0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8001c30:	b2b6      	uxth	r6, r6
		for(t=0;t<size;t++)
 8001c32:	4689      	mov	r9, r1
 8001c34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c36:	e9c7 5b04 	strd	r5, fp, [r7, #16]
				count ++;
 8001c3a:	1c48      	adds	r0, r1, #1
				write[count][t/2]=POINT_COLOR;
 8001c3c:	00cb      	lsls	r3, r1, #3
				y++;
 8001c3e:	f104 0c01 	add.w	ip, r4, #1
				count ++;
 8001c42:	b281      	uxth	r1, r0
				if(temp&0x80)
 8001c44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
				y++;
 8001c46:	fa1f fc8c 	uxth.w	ip, ip
				if(temp&0x80)
 8001c4a:	f910 5f01 	ldrsb.w	r5, [r0, #1]!
				write[count][t/2]=POINT_COLOR;
 8001c4e:	eb03 0359 	add.w	r3, r3, r9, lsr #1
				if(temp&0x80)
 8001c52:	6278      	str	r0, [r7, #36]	@ 0x24
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001c54:	ea36 0025 	bics.w	r0, r6, r5, asr #32
 8001c58:	bf28      	it	cs
 8001c5a:	4610      	movcs	r0, r2
				if(count >= size) count =0;
 8001c5c:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001c5e:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
 8001c62:	ea4f 0359 	mov.w	r3, r9, lsr #1
				if(count >= size) count =0;
 8001c66:	bf08      	it	eq
 8001c68:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001c6a:	45e6      	cmp	lr, ip
 8001c6c:	f240 80e6 	bls.w	8001e3c <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001c70:	ebac 0c0a 	sub.w	ip, ip, sl
 8001c74:	f1bc 0f10 	cmp.w	ip, #16
 8001c78:	f000 80e7 	beq.w	8001e4a <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001c7c:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001c7e:	f015 0f40 	tst.w	r5, #64	@ 0x40
				write[count][t/2]=POINT_COLOR;
 8001c82:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001c86:	f104 0c02 	add.w	ip, r4, #2
				count ++;
 8001c8a:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001c8c:	bf0c      	ite	eq
 8001c8e:	4630      	moveq	r0, r6
 8001c90:	4610      	movne	r0, r2
				y++;
 8001c92:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001c96:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001c98:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001c9c:	bf08      	it	eq
 8001c9e:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001ca0:	45f4      	cmp	ip, lr
 8001ca2:	f080 80cb 	bcs.w	8001e3c <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001ca6:	ebac 0c0a 	sub.w	ip, ip, sl
 8001caa:	f1bc 0f10 	cmp.w	ip, #16
 8001cae:	f000 80cc 	beq.w	8001e4a <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001cb2:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001cb4:	f015 0f20 	tst.w	r5, #32
				write[count][t/2]=POINT_COLOR;
 8001cb8:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001cbc:	f104 0c03 	add.w	ip, r4, #3
				count ++;
 8001cc0:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001cc2:	bf0c      	ite	eq
 8001cc4:	4630      	moveq	r0, r6
 8001cc6:	4610      	movne	r0, r2
				y++;
 8001cc8:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001ccc:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001cce:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001cd2:	bf08      	it	eq
 8001cd4:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001cd6:	45e6      	cmp	lr, ip
 8001cd8:	f240 80b0 	bls.w	8001e3c <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001cdc:	ebac 0c0a 	sub.w	ip, ip, sl
 8001ce0:	f1bc 0f10 	cmp.w	ip, #16
 8001ce4:	f000 80b1 	beq.w	8001e4a <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001ce8:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001cea:	f015 0f10 	tst.w	r5, #16
				write[count][t/2]=POINT_COLOR;
 8001cee:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001cf2:	f104 0c04 	add.w	ip, r4, #4
				count ++;
 8001cf6:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001cf8:	bf0c      	ite	eq
 8001cfa:	4630      	moveq	r0, r6
 8001cfc:	4610      	movne	r0, r2
				y++;
 8001cfe:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001d02:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001d04:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001d08:	bf08      	it	eq
 8001d0a:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001d0c:	45e6      	cmp	lr, ip
 8001d0e:	f240 8095 	bls.w	8001e3c <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001d12:	ebac 0c0a 	sub.w	ip, ip, sl
 8001d16:	f1bc 0f10 	cmp.w	ip, #16
 8001d1a:	f000 8096 	beq.w	8001e4a <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001d1e:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d20:	f015 0f08 	tst.w	r5, #8
				write[count][t/2]=POINT_COLOR;
 8001d24:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001d28:	f104 0c05 	add.w	ip, r4, #5
				count ++;
 8001d2c:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d2e:	bf0c      	ite	eq
 8001d30:	4630      	moveq	r0, r6
 8001d32:	4610      	movne	r0, r2
				y++;
 8001d34:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001d38:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001d3a:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001d3e:	bf08      	it	eq
 8001d40:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001d42:	45e6      	cmp	lr, ip
 8001d44:	d97a      	bls.n	8001e3c <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001d46:	ebac 0c0a 	sub.w	ip, ip, sl
 8001d4a:	f1bc 0f10 	cmp.w	ip, #16
 8001d4e:	d07c      	beq.n	8001e4a <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001d50:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d52:	f015 0f04 	tst.w	r5, #4
				write[count][t/2]=POINT_COLOR;
 8001d56:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001d5a:	f104 0c06 	add.w	ip, r4, #6
				count ++;
 8001d5e:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d60:	bf0c      	ite	eq
 8001d62:	4630      	moveq	r0, r6
 8001d64:	4610      	movne	r0, r2
				y++;
 8001d66:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001d6a:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001d6c:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001d70:	bf08      	it	eq
 8001d72:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001d74:	45e6      	cmp	lr, ip
 8001d76:	d961      	bls.n	8001e3c <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001d78:	ebac 0c0a 	sub.w	ip, ip, sl
 8001d7c:	f1bc 0f10 	cmp.w	ip, #16
 8001d80:	d063      	beq.n	8001e4a <LCD_ShowString.constprop.0+0x2a6>
				count ++;
 8001d82:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d84:	f015 0f02 	tst.w	r5, #2
				write[count][t/2]=POINT_COLOR;
 8001d88:	eb03 0bc1 	add.w	fp, r3, r1, lsl #3
				y++;
 8001d8c:	f104 0c07 	add.w	ip, r4, #7
				count ++;
 8001d90:	b281      	uxth	r1, r0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001d92:	bf0c      	ite	eq
 8001d94:	4630      	moveq	r0, r6
 8001d96:	4610      	movne	r0, r2
				y++;
 8001d98:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8001d9c:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001d9e:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8001da2:	bf08      	it	eq
 8001da4:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001da6:	45e6      	cmp	lr, ip
 8001da8:	d948      	bls.n	8001e3c <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001daa:	ebac 0c0a 	sub.w	ip, ip, sl
 8001dae:	f1bc 0f10 	cmp.w	ip, #16
 8001db2:	d04a      	beq.n	8001e4a <LCD_ShowString.constprop.0+0x2a6>
				write[count][t/2]=POINT_COLOR;
 8001db4:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
				count ++;
 8001db8:	3101      	adds	r1, #1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001dba:	f015 0f01 	tst.w	r5, #1
				y++;
 8001dbe:	f104 0408 	add.w	r4, r4, #8
				count ++;
 8001dc2:	b289      	uxth	r1, r1
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001dc4:	bf0c      	ite	eq
 8001dc6:	4630      	moveq	r0, r6
 8001dc8:	4610      	movne	r0, r2
				y++;
 8001dca:	b2a4      	uxth	r4, r4
				if(count >= size) count =0;
 8001dcc:	2910      	cmp	r1, #16
				write[count][t/2]=POINT_COLOR;
 8001dce:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
				if(count >= size) count =0;
 8001dd2:	bf08      	it	eq
 8001dd4:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001dd6:	45a6      	cmp	lr, r4
 8001dd8:	d930      	bls.n	8001e3c <LCD_ShowString.constprop.0+0x298>
				if((y-y0)==size)
 8001dda:	eba4 030a 	sub.w	r3, r4, sl
 8001dde:	2b10      	cmp	r3, #16
 8001de0:	d033      	beq.n	8001e4a <LCD_ShowString.constprop.0+0x2a6>
		for(t=0;t<size;t++)
 8001de2:	f109 0901 	add.w	r9, r9, #1
 8001de6:	fa5f f989 	uxtb.w	r9, r9
 8001dea:	f1b9 0f10 	cmp.w	r9, #16
 8001dee:	f47f af24 	bne.w	8001c3a <LCD_ShowString.constprop.0+0x96>
 8001df2:	e9d7 5b04 	ldrd	r5, fp, [r7, #16]
 8001df6:	4c1a      	ldr	r4, [pc, #104]	@ (8001e60 <LCD_ShowString.constprop.0+0x2bc>)
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8001df8:	2208      	movs	r2, #8
 8001dfa:	4643      	mov	r3, r8
 8001dfc:	4659      	mov	r1, fp
 8001dfe:	8020      	strh	r0, [r4, #0]
 8001e00:	9200      	str	r2, [sp, #0]
 8001e02:	4652      	mov	r2, sl
 8001e04:	f8cd 9004 	str.w	r9, [sp, #4]
 8001e08:	4816      	ldr	r0, [pc, #88]	@ (8001e64 <LCD_ShowString.constprop.0+0x2c0>)
 8001e0a:	f001 faf5 	bl	80033f8 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8001e0e:	8025      	strh	r5, [r4, #0]
 8001e10:	f8d7 d018 	ldr.w	sp, [r7, #24]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f813 9f01 	ldrb.w	r9, [r3, #1]!
 8001e1a:	f1a9 0920 	sub.w	r9, r9, #32
 8001e1e:	61fb      	str	r3, [r7, #28]
        x+=size/2;
 8001e20:	f10b 0308 	add.w	r3, fp, #8
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001e24:	fa5f f989 	uxtb.w	r9, r9
        x+=size/2;
 8001e28:	fa1f fb83 	uxth.w	fp, r3
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001e2c:	f1b9 0f5e 	cmp.w	r9, #94	@ 0x5e
 8001e30:	f67f aecf 	bls.w	8001bd2 <LCD_ShowString.constprop.0+0x2e>
}
 8001e34:	3734      	adds	r7, #52	@ 0x34
 8001e36:	46bd      	mov	sp, r7
 8001e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001e3c:	e9d7 5b04 	ldrd	r5, fp, [r7, #16]
 8001e40:	4b07      	ldr	r3, [pc, #28]	@ (8001e60 <LCD_ShowString.constprop.0+0x2bc>)
 8001e42:	801d      	strh	r5, [r3, #0]
 8001e44:	f8d7 d018 	ldr.w	sp, [r7, #24]
 8001e48:	e7e4      	b.n	8001e14 <LCD_ShowString.constprop.0+0x270>
					x++;
 8001e4a:	6a3b      	ldr	r3, [r7, #32]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	461c      	mov	r4, r3
 8001e52:	623b      	str	r3, [r7, #32]
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8001e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e56:	429c      	cmp	r4, r3
 8001e58:	d2f0      	bcs.n	8001e3c <LCD_ShowString.constprop.0+0x298>
					y=y0;
 8001e5a:	4654      	mov	r4, sl
 8001e5c:	e7c1      	b.n	8001de2 <LCD_ShowString.constprop.0+0x23e>
 8001e5e:	bf00      	nop
 8001e60:	24000004 	.word	0x24000004
 8001e64:	24000130 	.word	0x24000130
 8001e68:	24000124 	.word	0x24000124
 8001e6c:	08017b64 	.word	0x08017b64

08001e70 <LCD_Test>:
{
 8001e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8001e74:	2203      	movs	r2, #3
 8001e76:	4f94      	ldr	r7, [pc, #592]	@ (80020c8 <LCD_Test+0x258>)
	ST7735Ctx.Panel = HannStar_Panel;
 8001e78:	f44f 7380 	mov.w	r3, #256	@ 0x100
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8001e7c:	f8df 9288 	ldr.w	r9, [pc, #648]	@ 8002108 <LCD_Test+0x298>
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8001e80:	4992      	ldr	r1, [pc, #584]	@ (80020cc <LCD_Test+0x25c>)
 8001e82:	4893      	ldr	r0, [pc, #588]	@ (80020d0 <LCD_Test+0x260>)
	if (!IsLCD_SoftPWM)
 8001e84:	4d93      	ldr	r5, [pc, #588]	@ (80020d4 <LCD_Test+0x264>)
	LCD_LightSet = Brightness;
 8001e86:	4e94      	ldr	r6, [pc, #592]	@ (80020d8 <LCD_Test+0x268>)
{
 8001e88:	ed2d 8b02 	vpush	{d8}
 8001e8c:	b08b      	sub	sp, #44	@ 0x2c
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8001e8e:	60ba      	str	r2, [r7, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 8001e90:	81bb      	strh	r3, [r7, #12]
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8001e92:	f001 fbd3 	bl	800363c <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8001e96:	463a      	mov	r2, r7
 8001e98:	2105      	movs	r1, #5
 8001e9a:	f8d9 3000 	ldr.w	r3, [r9]
 8001e9e:	488c      	ldr	r0, [pc, #560]	@ (80020d0 <LCD_Test+0x260>)
 8001ea0:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 8001ea2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8001ea6:	498d      	ldr	r1, [pc, #564]	@ (80020dc <LCD_Test+0x26c>)
 8001ea8:	4889      	ldr	r0, [pc, #548]	@ (80020d0 <LCD_Test+0x260>)
 8001eaa:	4798      	blx	r3
	LCD_LightSet = Brightness;
 8001eac:	2300      	movs	r3, #0
 8001eae:	6033      	str	r3, [r6, #0]
	if (!IsLCD_SoftPWM)
 8001eb0:	782b      	ldrb	r3, [r5, #0]
 8001eb2:	b913      	cbnz	r3, 8001eba <LCD_Test+0x4a>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001eb4:	4a8a      	ldr	r2, [pc, #552]	@ (80020e0 <LCD_Test+0x270>)
 8001eb6:	6812      	ldr	r2, [r2, #0]
 8001eb8:	6393      	str	r3, [r2, #56]	@ 0x38
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_160_80);
 8001eba:	2200      	movs	r2, #0
 8001ebc:	4b89      	ldr	r3, [pc, #548]	@ (80020e4 <LCD_Test+0x274>)
 8001ebe:	f8d9 4028 	ldr.w	r4, [r9, #40]	@ 0x28
 8001ec2:	4611      	mov	r1, r2
 8001ec4:	4882      	ldr	r0, [pc, #520]	@ (80020d0 <LCD_Test+0x260>)
 8001ec6:	47a0      	blx	r4
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 8001ec8:	f8df 8240 	ldr.w	r8, [pc, #576]	@ 800210c <LCD_Test+0x29c>
  uint32_t tick = get_tick();
 8001ecc:	f001 fc5a 	bl	8003784 <HAL_GetTick>
 8001ed0:	4b85      	ldr	r3, [pc, #532]	@ (80020e8 <LCD_Test+0x278>)
 8001ed2:	4604      	mov	r4, r0
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8001ed4:	eba3 0a00 	sub.w	sl, r3, r0
 8001ed8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001edc:	4883      	ldr	r0, [pc, #524]	@ (80020ec <LCD_Test+0x27c>)
 8001ede:	f003 fbd7 	bl	8005690 <HAL_GPIO_ReadPin>
 8001ee2:	4603      	mov	r3, r0
		delay_ms(10);
 8001ee4:	200a      	movs	r0, #10
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d052      	beq.n	8001f90 <LCD_Test+0x120>
		delay_ms(10);
 8001eea:	f001 fc51 	bl	8003790 <HAL_Delay>
		if (get_tick() - tick <= 1000)
 8001eee:	f001 fc49 	bl	8003784 <HAL_GetTick>
 8001ef2:	1b00      	subs	r0, r0, r4
 8001ef4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001ef8:	d811      	bhi.n	8001f1e <LCD_Test+0xae>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 8001efa:	f001 fc43 	bl	8003784 <HAL_GetTick>
 8001efe:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 8001f02:	1b03      	subs	r3, r0, r4
	if (!IsLCD_SoftPWM)
 8001f04:	782a      	ldrb	r2, [r5, #0]
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001f06:	4976      	ldr	r1, [pc, #472]	@ (80020e0 <LCD_Test+0x270>)
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 8001f08:	fb0c f303 	mul.w	r3, ip, r3
 8001f0c:	fba8 0303 	umull	r0, r3, r8, r3
 8001f10:	099b      	lsrs	r3, r3, #6
	LCD_LightSet = Brightness;
 8001f12:	6033      	str	r3, [r6, #0]
	if (!IsLCD_SoftPWM)
 8001f14:	2a00      	cmp	r2, #0
 8001f16:	d1df      	bne.n	8001ed8 <LCD_Test+0x68>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001f18:	680a      	ldr	r2, [r1, #0]
 8001f1a:	6393      	str	r3, [r2, #56]	@ 0x38
 8001f1c:	e7dc      	b.n	8001ed8 <LCD_Test+0x68>
		else if (get_tick() - tick <= 3000)
 8001f1e:	f001 fc31 	bl	8003784 <HAL_GetTick>
 8001f22:	f640 3bb8 	movw	fp, #3000	@ 0xbb8
 8001f26:	1b00      	subs	r0, r0, r4
 8001f28:	4558      	cmp	r0, fp
 8001f2a:	d82c      	bhi.n	8001f86 <LCD_Test+0x116>
			sprintf((char *)&text, "%03d", (get_tick() - tick - 1000) / 10);
 8001f2c:	f001 fc2a 	bl	8003784 <HAL_GetTick>
 8001f30:	4b6f      	ldr	r3, [pc, #444]	@ (80020f0 <LCD_Test+0x280>)
 8001f32:	eb00 020a 	add.w	r2, r0, sl
 8001f36:	496f      	ldr	r1, [pc, #444]	@ (80020f4 <LCD_Test+0x284>)
 8001f38:	a805      	add	r0, sp, #20
 8001f3a:	fba3 3202 	umull	r3, r2, r3, r2
 8001f3e:	08d2      	lsrs	r2, r2, #3
 8001f40:	f011 fdd8 	bl	8013af4 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 8001f44:	883a      	ldrh	r2, [r7, #0]
 8001f46:	ab05      	add	r3, sp, #20
 8001f48:	2101      	movs	r1, #1
 8001f4a:	f1a2 001e 	sub.w	r0, r2, #30
 8001f4e:	b280      	uxth	r0, r0
 8001f50:	f7ff fe28 	bl	8001ba4 <LCD_ShowString.constprop.0>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	f8d9 b038 	ldr.w	fp, [r9, #56]	@ 0x38
 8001f5a:	3a03      	subs	r2, #3
 8001f5c:	9203      	str	r2, [sp, #12]
 8001f5e:	f001 fc11 	bl	8003784 <HAL_GetTick>
 8001f62:	6839      	ldr	r1, [r7, #0]
 8001f64:	eb00 030a 	add.w	r3, r0, sl
 8001f68:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001f6c:	9a03      	ldr	r2, [sp, #12]
 8001f6e:	fb01 f303 	mul.w	r3, r1, r3
 8001f72:	fba8 1303 	umull	r1, r3, r8, r3
 8001f76:	2103      	movs	r1, #3
 8001f78:	09db      	lsrs	r3, r3, #7
 8001f7a:	e9cd 1000 	strd	r1, r0, [sp]
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4853      	ldr	r0, [pc, #332]	@ (80020d0 <LCD_Test+0x260>)
 8001f82:	47d8      	blx	fp
 8001f84:	e7a8      	b.n	8001ed8 <LCD_Test+0x68>
		else if (get_tick() - tick > 3000)
 8001f86:	f001 fbfd 	bl	8003784 <HAL_GetTick>
 8001f8a:	1b00      	subs	r0, r0, r4
 8001f8c:	4558      	cmp	r0, fp
 8001f8e:	d9a3      	bls.n	8001ed8 <LCD_Test+0x68>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8001f90:	4c56      	ldr	r4, [pc, #344]	@ (80020ec <LCD_Test+0x27c>)
 8001f92:	e001      	b.n	8001f98 <LCD_Test+0x128>
		delay_ms(10);
 8001f94:	f001 fbfc 	bl	8003790 <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8001f98:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f9c:	4620      	mov	r0, r4
 8001f9e:	f003 fb77 	bl	8005690 <HAL_GPIO_ReadPin>
 8001fa2:	4603      	mov	r3, r0
		delay_ms(10);
 8001fa4:	200a      	movs	r0, #10
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d0f4      	beq.n	8001f94 <LCD_Test+0x124>
	if (IsLCD_SoftPWM)
 8001faa:	782b      	ldrb	r3, [r5, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f000 8086 	beq.w	80020be <LCD_Test+0x24e>
		return LCD_LightSet;
 8001fb2:	6833      	ldr	r3, [r6, #0]
	if(Brightness_Now == Brightness_Dis)
 8001fb4:	b33b      	cbz	r3, 8002006 <LCD_Test+0x196>
	temp1 = Brightness_Now;
 8001fb6:	ee07 3a90 	vmov	s15, r3
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001fba:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 80020e0 <LCD_Test+0x270>
	temp1 = Brightness_Now;
 8001fbe:	eeb8 8a67 	vcvt.f32.u32	s16, s15
	k = temp1 / temp2;
 8001fc2:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80020f8 <LCD_Test+0x288>
 8001fc6:	eec8 8a27 	vdiv.f32	s17, s16, s15
	uint32_t tick=get_tick();
 8001fca:	f001 fbdb 	bl	8003784 <HAL_GetTick>
 8001fce:	4604      	mov	r4, r0
		delay_ms(1);
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	f001 fbdd 	bl	8003790 <HAL_Delay>
		time_now = get_tick()-tick;
 8001fd6:	f001 fbd5 	bl	8003784 <HAL_GetTick>
 8001fda:	1b00      	subs	r0, r0, r4
	if (!IsLCD_SoftPWM)
 8001fdc:	782a      	ldrb	r2, [r5, #0]
		temp2 = time_now - 0;
 8001fde:	ee07 0a90 	vmov	s15, r0
 8001fe2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
		set = temp2*k + Brightness_Now;
 8001fe6:	eef0 7a48 	vmov.f32	s15, s16
 8001fea:	eee8 7a87 	vfma.f32	s15, s17, s14
		LCD_SetBrightness((uint32_t)set);
 8001fee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	LCD_LightSet = Brightness;
 8001ff2:	edc6 7a00 	vstr	s15, [r6]
	if (!IsLCD_SoftPWM)
 8001ff6:	b91a      	cbnz	r2, 8002000 <LCD_Test+0x190>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8001ff8:	f8d8 2000 	ldr.w	r2, [r8]
 8001ffc:	edc2 7a0e 	vstr	s15, [r2, #56]	@ 0x38
		if(time_now >= time) break;
 8002000:	f5b0 7f96 	cmp.w	r0, #300	@ 0x12c
 8002004:	d3e4      	bcc.n	8001fd0 <LCD_Test+0x160>
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 8002006:	2200      	movs	r2, #0
 8002008:	f8d9 4038 	ldr.w	r4, [r9, #56]	@ 0x38
 800200c:	4830      	ldr	r0, [pc, #192]	@ (80020d0 <LCD_Test+0x260>)
 800200e:	9201      	str	r2, [sp, #4]
 8002010:	4611      	mov	r1, r2
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	9300      	str	r3, [sp, #0]
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	47a0      	blx	r4
	sprintf((char *)&text, "STM32H7xx 0x%X", HAL_GetDEVID());
 800201a:	f001 fbd1 	bl	80037c0 <HAL_GetDEVID>
 800201e:	4937      	ldr	r1, [pc, #220]	@ (80020fc <LCD_Test+0x28c>)
 8002020:	4602      	mov	r2, r0
 8002022:	a805      	add	r0, sp, #20
 8002024:	f011 fd66 	bl	8013af4 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 8002028:	ab05      	add	r3, sp, #20
 800202a:	883a      	ldrh	r2, [r7, #0]
 800202c:	2116      	movs	r1, #22
 800202e:	2004      	movs	r0, #4
 8002030:	f7ff fdb8 	bl	8001ba4 <LCD_ShowString.constprop.0>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 8002034:	4b29      	ldr	r3, [pc, #164]	@ (80020dc <LCD_Test+0x26c>)
 8002036:	4932      	ldr	r1, [pc, #200]	@ (8002100 <LCD_Test+0x290>)
 8002038:	a805      	add	r0, sp, #20
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	f011 fd5a 	bl	8013af4 <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 8002040:	ab05      	add	r3, sp, #20
 8002042:	883a      	ldrh	r2, [r7, #0]
 8002044:	2128      	movs	r1, #40	@ 0x28
 8002046:	2004      	movs	r0, #4
 8002048:	f7ff fdac 	bl	8001ba4 <LCD_ShowString.constprop.0>
	if (IsLCD_SoftPWM)
 800204c:	782b      	ldrb	r3, [r5, #0]
 800204e:	b393      	cbz	r3, 80020b6 <LCD_Test+0x246>
		return LCD_LightSet;
 8002050:	6833      	ldr	r3, [r6, #0]
	if(Brightness_Now == Brightness_Dis)
 8002052:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8002056:	d029      	beq.n	80020ac <LCD_Test+0x23c>
	temp1 = Brightness_Now;
 8002058:	ee07 3a90 	vmov	s15, r3
	k = temp1 / temp2;
 800205c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80020f8 <LCD_Test+0x288>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 8002060:	4f1f      	ldr	r7, [pc, #124]	@ (80020e0 <LCD_Test+0x270>)
	temp1 = Brightness_Now;
 8002062:	eeb8 8a67 	vcvt.f32.u32	s16, s15
	temp1 = temp1 - Brightness_Dis;
 8002066:	eddf 7a27 	vldr	s15, [pc, #156]	@ 8002104 <LCD_Test+0x294>
 800206a:	ee78 7a67 	vsub.f32	s15, s16, s15
	k = temp1 / temp2;
 800206e:	eec7 8a87 	vdiv.f32	s17, s15, s14
	uint32_t tick=get_tick();
 8002072:	f001 fb87 	bl	8003784 <HAL_GetTick>
 8002076:	4604      	mov	r4, r0
		delay_ms(1);
 8002078:	2001      	movs	r0, #1
 800207a:	f001 fb89 	bl	8003790 <HAL_Delay>
		time_now = get_tick()-tick;
 800207e:	f001 fb81 	bl	8003784 <HAL_GetTick>
 8002082:	1b00      	subs	r0, r0, r4
	if (!IsLCD_SoftPWM)
 8002084:	782a      	ldrb	r2, [r5, #0]
		temp2 = time_now - 0;
 8002086:	ee07 0a90 	vmov	s15, r0
 800208a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
		set = temp2*k + Brightness_Now;
 800208e:	eef0 7a48 	vmov.f32	s15, s16
 8002092:	eee8 7a87 	vfma.f32	s15, s17, s14
		LCD_SetBrightness((uint32_t)set);
 8002096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	LCD_LightSet = Brightness;
 800209a:	edc6 7a00 	vstr	s15, [r6]
	if (!IsLCD_SoftPWM)
 800209e:	b912      	cbnz	r2, 80020a6 <LCD_Test+0x236>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	edc2 7a0e 	vstr	s15, [r2, #56]	@ 0x38
		if(time_now >= time) break;
 80020a6:	f5b0 7f96 	cmp.w	r0, #300	@ 0x12c
 80020aa:	d3e5      	bcc.n	8002078 <LCD_Test+0x208>
}
 80020ac:	b00b      	add	sp, #44	@ 0x2c
 80020ae:	ecbd 8b02 	vpop	{d8}
 80020b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 80020b6:	4b0a      	ldr	r3, [pc, #40]	@ (80020e0 <LCD_Test+0x270>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020bc:	e7c9      	b.n	8002052 <LCD_Test+0x1e2>
 80020be:	4b08      	ldr	r3, [pc, #32]	@ (80020e0 <LCD_Test+0x270>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020c4:	e776      	b.n	8001fb4 <LCD_Test+0x144>
 80020c6:	bf00      	nop
 80020c8:	24000668 	.word	0x24000668
 80020cc:	24000008 	.word	0x24000008
 80020d0:	24000130 	.word	0x24000130
 80020d4:	24000126 	.word	0x24000126
 80020d8:	24000128 	.word	0x24000128
 80020dc:	2400012c 	.word	0x2400012c
 80020e0:	2401de88 	.word	0x2401de88
 80020e4:	080185c8 	.word	0x080185c8
 80020e8:	fffffc18 	.word	0xfffffc18
 80020ec:	58020800 	.word	0x58020800
 80020f0:	cccccccd 	.word	0xcccccccd
 80020f4:	08015218 	.word	0x08015218
 80020f8:	c3960000 	.word	0xc3960000
 80020fc:	08015220 	.word	0x08015220
 8002100:	08015230 	.word	0x08015230
 8002104:	44160000 	.word	0x44160000
 8002108:	24000028 	.word	0x24000028
 800210c:	10624dd3 	.word	0x10624dd3

08002110 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM16)
 8002110:	4b0e      	ldr	r3, [pc, #56]	@ (800214c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002112:	6802      	ldr	r2, [r0, #0]
 8002114:	429a      	cmp	r2, r3
 8002116:	d000      	beq.n	800211a <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8002118:	4770      	bx	lr
	if (timecount > 1000)
 800211a:	4a0d      	ldr	r2, [pc, #52]	@ (8002150 <HAL_TIM_PeriodElapsedCallback+0x40>)
	if (timecount >= LCD_LightSet)
 800211c:	490d      	ldr	r1, [pc, #52]	@ (8002154 <HAL_TIM_PeriodElapsedCallback+0x44>)
	if (timecount > 1000)
 800211e:	6813      	ldr	r3, [r2, #0]
 8002120:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
		timecount += 10;
 8002124:	bf94      	ite	ls
 8002126:	330a      	addls	r3, #10
		timecount = 0;
 8002128:	2300      	movhi	r3, #0
 800212a:	6013      	str	r3, [r2, #0]
	if (timecount >= LCD_LightSet)
 800212c:	680a      	ldr	r2, [r1, #0]
 800212e:	429a      	cmp	r2, r3
 8002130:	d805      	bhi.n	800213e <HAL_TIM_PeriodElapsedCallback+0x2e>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8002132:	2201      	movs	r2, #1
 8002134:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002138:	4807      	ldr	r0, [pc, #28]	@ (8002158 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800213a:	f003 baaf 	b.w	800569c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 800213e:	2200      	movs	r2, #0
 8002140:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002144:	4804      	ldr	r0, [pc, #16]	@ (8002158 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002146:	f003 baa9 	b.w	800569c <HAL_GPIO_WritePin>
 800214a:	bf00      	nop
 800214c:	40014400 	.word	0x40014400
 8002150:	24000120 	.word	0x24000120
 8002154:	24000128 	.word	0x24000128
 8002158:	58021000 	.word	0x58021000

0800215c <LCD_ShowString>:
{         
 800215c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	height+=y;
 8002160:	440b      	add	r3, r1
{         
 8002162:	b093      	sub	sp, #76	@ 0x4c
	width+=x;
 8002164:	4402      	add	r2, r0
{         
 8002166:	4689      	mov	r9, r1
	height+=y;
 8002168:	b29b      	uxth	r3, r3
{         
 800216a:	af02      	add	r7, sp, #8
	width+=x;
 800216c:	b292      	uxth	r2, r2
	height+=y;
 800216e:	60fb      	str	r3, [r7, #12]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8002170:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
{         
 8002172:	f897 b068 	ldrb.w	fp, [r7, #104]	@ 0x68
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8002176:	781b      	ldrb	r3, [r3, #0]
{         
 8002178:	6038      	str	r0, [r7, #0]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 800217a:	3b20      	subs	r3, #32
	width+=x;
 800217c:	613a      	str	r2, [r7, #16]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 800217e:	b2dc      	uxtb	r4, r3
 8002180:	2c5e      	cmp	r4, #94	@ 0x5e
 8002182:	f200 814a 	bhi.w	800241a <LCD_ShowString+0x2be>
	uint16_t write[size][size==12?6:8];
 8002186:	f1bb 0f0c 	cmp.w	fp, #12
 800218a:	bf0c      	ite	eq
 800218c:	f04f 0a06 	moveq.w	sl, #6
 8002190:	f04f 0a08 	movne.w	sl, #8
 8002194:	fb0b f30a 	mul.w	r3, fp, sl
 8002198:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800219c:	f000 815a 	beq.w	8002454 <LCD_ShowString+0x2f8>
 80021a0:	3307      	adds	r3, #7
        x+=size/2;
 80021a2:	4606      	mov	r6, r0
 80021a4:	465d      	mov	r5, fp
 80021a6:	f8c7 a028 	str.w	sl, [r7, #40]	@ 0x28
	uint16_t write[size][size==12?6:8];
 80021aa:	08db      	lsrs	r3, r3, #3
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	607b      	str	r3, [r7, #4]
        x+=size/2;
 80021b0:	ea4f 035b 	mov.w	r3, fp, lsr #1
 80021b4:	60bb      	str	r3, [r7, #8]
        if(x>=width){x=x0;y+=size;}
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	42b3      	cmp	r3, r6
 80021ba:	d803      	bhi.n	80021c4 <LCD_ShowString+0x68>
 80021bc:	44a9      	add	r9, r5
 80021be:	783e      	ldrb	r6, [r7, #0]
 80021c0:	fa1f f989 	uxth.w	r9, r9
        if(y>=height)break;//�˳�
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	454b      	cmp	r3, r9
 80021c8:	f240 8127 	bls.w	800241a <LCD_ShowString+0x2be>
	uint16_t colortemp=POINT_COLOR; 
 80021cc:	4b9d      	ldr	r3, [pc, #628]	@ (8002444 <LCD_ShowString+0x2e8>)
  ST7735_GetXSize(&st7735_pObj,&w);
 80021ce:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
	uint16_t write[size][size==12?6:8];
 80021d2:	687a      	ldr	r2, [r7, #4]
	uint16_t colortemp=POINT_COLOR; 
 80021d4:	61fb      	str	r3, [r7, #28]
 80021d6:	881b      	ldrh	r3, [r3, #0]
{  							  
 80021d8:	f8c7 d018 	str.w	sp, [r7, #24]
	uint16_t write[size][size==12?6:8];
 80021dc:	ebad 0d02 	sub.w	sp, sp, r2
  ST7735_GetXSize(&st7735_pObj,&w);
 80021e0:	4899      	ldr	r0, [pc, #612]	@ (8002448 <LCD_ShowString+0x2ec>)
	uint16_t colortemp=POINT_COLOR; 
 80021e2:	627b      	str	r3, [r7, #36]	@ 0x24
  ST7735_GetXSize(&st7735_pObj,&w);
 80021e4:	f000 fa9e 	bl	8002724 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 80021e8:	4897      	ldr	r0, [pc, #604]	@ (8002448 <LCD_ShowString+0x2ec>)
 80021ea:	f107 0138 	add.w	r1, r7, #56	@ 0x38
	uint16_t write[size][size==12?6:8];
 80021ee:	f10d 0808 	add.w	r8, sp, #8
	ST7735_GetYSize(&st7735_pObj,&h);
 80021f2:	f000 fa9f 	bl	8002734 <ST7735_GetYSize>
		for(t=0;t<size;t++)
 80021f6:	2d00      	cmp	r5, #0
 80021f8:	f000 80f5 	beq.w	80023e6 <LCD_ShowString+0x28a>
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80021fc:	4b93      	ldr	r3, [pc, #588]	@ (800244c <LCD_ShowString+0x2f0>)
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 80021fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002200:	f8b3 c000 	ldrh.w	ip, [r3]
 8002204:	f04f 33ff 	mov.w	r3, #4294967295
 8002208:	4991      	ldr	r1, [pc, #580]	@ (8002450 <LCD_ShowString+0x2f4>)
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 800220a:	ba52      	rev16	r2, r2
 800220c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002210:	fa9c fc9c 	rev16.w	ip, ip
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8002214:	b292      	uxth	r2, r2
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002216:	f8d7 a038 	ldr.w	sl, [r7, #56]	@ 0x38
 800221a:	440b      	add	r3, r1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800221c:	fa1f fc8c 	uxth.w	ip, ip
	count = 0;
 8002220:	2100      	movs	r1, #0
        if(x>=width){x=x0;y+=size;}
 8002222:	464c      	mov	r4, r9
 8002224:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002226:	623e      	str	r6, [r7, #32]
		for(t=0;t<size;t++)
 8002228:	617e      	str	r6, [r7, #20]
 800222a:	e9c7 120c 	strd	r1, r2, [r7, #48]	@ 0x30
				if(temp&0x80)
 800222e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
				y++;
 8002230:	f104 0e01 	add.w	lr, r4, #1
				write[count][t/2]=POINT_COLOR;
 8002234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
				if(temp&0x80)
 8002236:	f910 6f01 	ldrsb.w	r6, [r0, #1]!
				y++;
 800223a:	fa1f fe8e 	uxth.w	lr, lr
				write[count][t/2]=POINT_COLOR;
 800223e:	fb01 f303 	mul.w	r3, r1, r3
				count ++;
 8002242:	3101      	adds	r1, #1
				write[count][t/2]=POINT_COLOR;
 8002244:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
				count ++;
 8002246:	b289      	uxth	r1, r1
				if(temp&0x80)
 8002248:	62f8      	str	r0, [r7, #44]	@ 0x2c
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800224a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
				write[count][t/2]=POINT_COLOR;
 800224c:	eb03 0352 	add.w	r3, r3, r2, lsr #1
				if(count >= size) count =0;
 8002250:	428d      	cmp	r5, r1
 8002252:	bf98      	it	ls
 8002254:	2100      	movls	r1, #0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002256:	ea10 0026 	ands.w	r0, r0, r6, asr #32
 800225a:	bf38      	it	cc
 800225c:	4660      	movcc	r0, ip
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800225e:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 8002260:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
 8002264:	ea4f 0352 	mov.w	r3, r2, lsr #1
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002268:	f240 80db 	bls.w	8002422 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 800226c:	ebae 0e09 	sub.w	lr, lr, r9
 8002270:	45ae      	cmp	lr, r5
 8002272:	f000 80dd 	beq.w	8002430 <LCD_ShowString+0x2d4>
				count ++;
 8002276:	1c48      	adds	r0, r1, #1
				write[count][t/2]=POINT_COLOR;
 8002278:	6aba      	ldr	r2, [r7, #40]	@ 0x28
				y++;
 800227a:	f104 0e02 	add.w	lr, r4, #2
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800227e:	f016 0f40 	tst.w	r6, #64	@ 0x40
				write[count][t/2]=POINT_COLOR;
 8002282:	fb01 3b02 	mla	fp, r1, r2, r3
				count ++;
 8002286:	b281      	uxth	r1, r0
				y++;
 8002288:	fa1f fe8e 	uxth.w	lr, lr
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800228c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800228e:	bf08      	it	eq
 8002290:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 8002292:	42a9      	cmp	r1, r5
 8002294:	bf28      	it	cs
 8002296:	2100      	movcs	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002298:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 800229a:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800229e:	f240 80c0 	bls.w	8002422 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 80022a2:	ebae 0e09 	sub.w	lr, lr, r9
 80022a6:	45ae      	cmp	lr, r5
 80022a8:	f000 80c2 	beq.w	8002430 <LCD_ShowString+0x2d4>
				count ++;
 80022ac:	1c48      	adds	r0, r1, #1
				y++;
 80022ae:	f104 0e03 	add.w	lr, r4, #3
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80022b2:	f016 0f20 	tst.w	r6, #32
				write[count][t/2]=POINT_COLOR;
 80022b6:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 80022ba:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 80022be:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80022c0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80022c2:	bf08      	it	eq
 80022c4:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 80022c6:	42a9      	cmp	r1, r5
 80022c8:	bf28      	it	cs
 80022ca:	2100      	movcs	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80022cc:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 80022ce:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80022d2:	f240 80a6 	bls.w	8002422 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 80022d6:	ebae 0e09 	sub.w	lr, lr, r9
 80022da:	45ae      	cmp	lr, r5
 80022dc:	f000 80a8 	beq.w	8002430 <LCD_ShowString+0x2d4>
				count ++;
 80022e0:	1c48      	adds	r0, r1, #1
				y++;
 80022e2:	f104 0e04 	add.w	lr, r4, #4
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80022e6:	f016 0f10 	tst.w	r6, #16
				write[count][t/2]=POINT_COLOR;
 80022ea:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 80022ee:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 80022f2:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80022f4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80022f6:	bf08      	it	eq
 80022f8:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 80022fa:	42a9      	cmp	r1, r5
 80022fc:	bf28      	it	cs
 80022fe:	2100      	movcs	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002300:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 8002302:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002306:	f240 808c 	bls.w	8002422 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 800230a:	ebae 0e09 	sub.w	lr, lr, r9
 800230e:	45ae      	cmp	lr, r5
 8002310:	f000 808e 	beq.w	8002430 <LCD_ShowString+0x2d4>
				count ++;
 8002314:	1c48      	adds	r0, r1, #1
				y++;
 8002316:	f104 0e05 	add.w	lr, r4, #5
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800231a:	f016 0f08 	tst.w	r6, #8
				write[count][t/2]=POINT_COLOR;
 800231e:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 8002322:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 8002326:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002328:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800232a:	bf08      	it	eq
 800232c:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 800232e:	428d      	cmp	r5, r1
 8002330:	bf98      	it	ls
 8002332:	2100      	movls	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002334:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 8002336:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800233a:	d972      	bls.n	8002422 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 800233c:	ebae 0e09 	sub.w	lr, lr, r9
 8002340:	4575      	cmp	r5, lr
 8002342:	d075      	beq.n	8002430 <LCD_ShowString+0x2d4>
				count ++;
 8002344:	1c48      	adds	r0, r1, #1
				y++;
 8002346:	f104 0e06 	add.w	lr, r4, #6
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800234a:	f016 0f04 	tst.w	r6, #4
				write[count][t/2]=POINT_COLOR;
 800234e:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 8002352:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 8002356:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002358:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800235a:	bf08      	it	eq
 800235c:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 800235e:	428d      	cmp	r5, r1
 8002360:	bf98      	it	ls
 8002362:	2100      	movls	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002364:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 8002366:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800236a:	d95a      	bls.n	8002422 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 800236c:	ebae 0e09 	sub.w	lr, lr, r9
 8002370:	4575      	cmp	r5, lr
 8002372:	d05d      	beq.n	8002430 <LCD_ShowString+0x2d4>
				count ++;
 8002374:	1c48      	adds	r0, r1, #1
				y++;
 8002376:	f104 0e07 	add.w	lr, r4, #7
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800237a:	f016 0f02 	tst.w	r6, #2
				write[count][t/2]=POINT_COLOR;
 800237e:	fb01 3b02 	mla	fp, r1, r2, r3
				y++;
 8002382:	fa1f fe8e 	uxth.w	lr, lr
				count ++;
 8002386:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002388:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800238a:	bf08      	it	eq
 800238c:	4660      	moveq	r0, ip
				if(count >= size) count =0;
 800238e:	428d      	cmp	r5, r1
 8002390:	bf98      	it	ls
 8002392:	2100      	movls	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002394:	45f2      	cmp	sl, lr
				write[count][t/2]=POINT_COLOR;
 8002396:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800239a:	d942      	bls.n	8002422 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 800239c:	ebae 0e09 	sub.w	lr, lr, r9
 80023a0:	45ae      	cmp	lr, r5
 80023a2:	d045      	beq.n	8002430 <LCD_ShowString+0x2d4>
				write[count][t/2]=POINT_COLOR;
 80023a4:	fb02 3301 	mla	r3, r2, r1, r3
				y++;
 80023a8:	3408      	adds	r4, #8
				count ++;
 80023aa:	3101      	adds	r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80023ac:	f016 0f01 	tst.w	r6, #1
				y++;
 80023b0:	b2a4      	uxth	r4, r4
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80023b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
				count ++;
 80023b4:	b289      	uxth	r1, r1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80023b6:	bf0c      	ite	eq
 80023b8:	4660      	moveq	r0, ip
 80023ba:	4610      	movne	r0, r2
				if(count >= size) count =0;
 80023bc:	428d      	cmp	r5, r1
 80023be:	bf98      	it	ls
 80023c0:	2100      	movls	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80023c2:	45a2      	cmp	sl, r4
				write[count][t/2]=POINT_COLOR;
 80023c4:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80023c8:	d92b      	bls.n	8002422 <LCD_ShowString+0x2c6>
				if((y-y0)==size)
 80023ca:	eba4 0309 	sub.w	r3, r4, r9
 80023ce:	429d      	cmp	r5, r3
 80023d0:	d02e      	beq.n	8002430 <LCD_ShowString+0x2d4>
		for(t=0;t<size;t++)
 80023d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023d4:	3301      	adds	r3, #1
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	429d      	cmp	r5, r3
 80023da:	633b      	str	r3, [r7, #48]	@ 0x30
 80023dc:	f47f af27 	bne.w	800222e <LCD_ShowString+0xd2>
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	697e      	ldr	r6, [r7, #20]
 80023e4:	8018      	strh	r0, [r3, #0]
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 80023e6:	2208      	movs	r2, #8
 80023e8:	4643      	mov	r3, r8
 80023ea:	9501      	str	r5, [sp, #4]
 80023ec:	4631      	mov	r1, r6
 80023ee:	9200      	str	r2, [sp, #0]
 80023f0:	464a      	mov	r2, r9
 80023f2:	4815      	ldr	r0, [pc, #84]	@ (8002448 <LCD_ShowString+0x2ec>)
 80023f4:	f001 f800 	bl	80033f8 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023fc:	801a      	strh	r2, [r3, #0]
 80023fe:	f8d7 d018 	ldr.w	sp, [r7, #24]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8002402:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002404:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 8002408:	3c20      	subs	r4, #32
 800240a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        x+=size/2;
 800240c:	68bb      	ldr	r3, [r7, #8]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 800240e:	b2e4      	uxtb	r4, r4
        x+=size/2;
 8002410:	4433      	add	r3, r6
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8002412:	2c5e      	cmp	r4, #94	@ 0x5e
        x+=size/2;
 8002414:	b29e      	uxth	r6, r3
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8002416:	f67f aece 	bls.w	80021b6 <LCD_ShowString+0x5a>
}
 800241a:	3744      	adds	r7, #68	@ 0x44
 800241c:	46bd      	mov	sp, r7
 800241e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002426:	697e      	ldr	r6, [r7, #20]
 8002428:	801a      	strh	r2, [r3, #0]
 800242a:	f8d7 d018 	ldr.w	sp, [r7, #24]
 800242e:	e7e8      	b.n	8002402 <LCD_ShowString+0x2a6>
					x++;
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	3301      	adds	r3, #1
 8002434:	b29b      	uxth	r3, r3
 8002436:	461a      	mov	r2, r3
 8002438:	623b      	str	r3, [r7, #32]
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 800243a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800243c:	429a      	cmp	r2, r3
 800243e:	d2f0      	bcs.n	8002422 <LCD_ShowString+0x2c6>
					y=y0;
 8002440:	464c      	mov	r4, r9
 8002442:	e7c6      	b.n	80023d2 <LCD_ShowString+0x276>
 8002444:	24000004 	.word	0x24000004
 8002448:	24000130 	.word	0x24000130
 800244c:	24000124 	.word	0x24000124
 8002450:	08017b64 	.word	0x08017b64
	uint16_t write[size][size==12?6:8];
 8002454:	3307      	adds	r3, #7
 8002456:	08db      	lsrs	r3, r3, #3
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	61bb      	str	r3, [r7, #24]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	469b      	mov	fp, r3
        if(x>=width){x=x0;y+=size;}
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	455b      	cmp	r3, fp
 8002464:	d805      	bhi.n	8002472 <LCD_ShowString+0x316>
 8002466:	f109 090c 	add.w	r9, r9, #12
 800246a:	f897 b000 	ldrb.w	fp, [r7]
 800246e:	fa1f f989 	uxth.w	r9, r9
        if(y>=height)break;//�˳�
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	4599      	cmp	r9, r3
 8002476:	d2d0      	bcs.n	800241a <LCD_ShowString+0x2be>
	uint16_t write[size][size==12?6:8];
 8002478:	69bb      	ldr	r3, [r7, #24]
  ST7735_GetXSize(&st7735_pObj,&w);
 800247a:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
	uint16_t colortemp=POINT_COLOR; 
 800247e:	4d9c      	ldr	r5, [pc, #624]	@ (80026f0 <LCD_ShowString+0x594>)
{  							  
 8002480:	f8c7 d024 	str.w	sp, [r7, #36]	@ 0x24
	uint16_t write[size][size==12?6:8];
 8002484:	ebad 0d03 	sub.w	sp, sp, r3
	uint16_t colortemp=POINT_COLOR; 
 8002488:	882b      	ldrh	r3, [r5, #0]
  ST7735_GetXSize(&st7735_pObj,&w);
 800248a:	489a      	ldr	r0, [pc, #616]	@ (80026f4 <LCD_ShowString+0x598>)
	uint16_t write[size][size==12?6:8];
 800248c:	f10d 0808 	add.w	r8, sp, #8
	uint16_t colortemp=POINT_COLOR; 
 8002490:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ST7735_GetXSize(&st7735_pObj,&w);
 8002492:	f000 f947 	bl	8002724 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8002496:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800249a:	4896      	ldr	r0, [pc, #600]	@ (80026f4 <LCD_ShowString+0x598>)
 800249c:	f000 f94a 	bl	8002734 <ST7735_GetYSize>
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80024a0:	4b95      	ldr	r3, [pc, #596]	@ (80026f8 <LCD_ShowString+0x59c>)
 80024a2:	f04f 32ff 	mov.w	r2, #4294967295
 80024a6:	4995      	ldr	r1, [pc, #596]	@ (80026fc <LCD_ShowString+0x5a0>)
 80024a8:	881e      	ldrh	r6, [r3, #0]
 80024aa:	230c      	movs	r3, #12
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80024ac:	f8d7 e038 	ldr.w	lr, [r7, #56]	@ 0x38
 80024b0:	fb13 2304 	smlabb	r3, r3, r4, r2
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 80024b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80024b6:	ba76      	rev16	r6, r6
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80024b8:	464c      	mov	r4, r9
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 80024ba:	ba52      	rev16	r2, r2
 80024bc:	440b      	add	r3, r1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80024be:	b2b6      	uxth	r6, r6
	count = 0;
 80024c0:	2100      	movs	r1, #0
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 80024c2:	b292      	uxth	r2, r2
 80024c4:	633b      	str	r3, [r7, #48]	@ 0x30
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80024c6:	f8c7 b028 	str.w	fp, [r7, #40]	@ 0x28
		for(t=0;t<size;t++)
 80024ca:	6379      	str	r1, [r7, #52]	@ 0x34
 80024cc:	e9c7 5b07 	strd	r5, fp, [r7, #28]
				count ++;
 80024d0:	1c48      	adds	r0, r1, #1
				write[count][t/2]=POINT_COLOR;
 80024d2:	fb01 f30a 	mul.w	r3, r1, sl
				y++;
 80024d6:	f104 0c01 	add.w	ip, r4, #1
				count ++;
 80024da:	b281      	uxth	r1, r0
				write[count][t/2]=POINT_COLOR;
 80024dc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
				y++;
 80024de:	fa1f fc8c 	uxth.w	ip, ip
				write[count][t/2]=POINT_COLOR;
 80024e2:	eb03 0350 	add.w	r3, r3, r0, lsr #1
				if(temp&0x80)
 80024e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80024e8:	f910 5f01 	ldrsb.w	r5, [r0, #1]!
 80024ec:	6338      	str	r0, [r7, #48]	@ 0x30
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80024ee:	ea12 0025 	ands.w	r0, r2, r5, asr #32
 80024f2:	bf38      	it	cc
 80024f4:	4630      	movcc	r0, r6
				if(count >= size) count =0;
 80024f6:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 80024f8:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
				if(count >= size) count =0;
 80024fc:	bf08      	it	eq
 80024fe:	2100      	moveq	r1, #0
				write[count][t/2]=POINT_COLOR;
 8002500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002502:	45e6      	cmp	lr, ip
				write[count][t/2]=POINT_COLOR;
 8002504:	ea4f 0353 	mov.w	r3, r3, lsr #1
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002508:	f240 80e1 	bls.w	80026ce <LCD_ShowString+0x572>
				if((y-y0)==size)
 800250c:	ebac 0c09 	sub.w	ip, ip, r9
 8002510:	f1bc 0f0c 	cmp.w	ip, #12
 8002514:	f000 80e2 	beq.w	80026dc <LCD_ShowString+0x580>
				count ++;
 8002518:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800251a:	f015 0f40 	tst.w	r5, #64	@ 0x40
				write[count][t/2]=POINT_COLOR;
 800251e:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 8002522:	f104 0c02 	add.w	ip, r4, #2
				count ++;
 8002526:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002528:	bf14      	ite	ne
 800252a:	4610      	movne	r0, r2
 800252c:	4630      	moveq	r0, r6
				y++;
 800252e:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8002532:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 8002534:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 8002538:	bf08      	it	eq
 800253a:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800253c:	45e6      	cmp	lr, ip
 800253e:	f240 80c6 	bls.w	80026ce <LCD_ShowString+0x572>
				if((y-y0)==size)
 8002542:	ebac 0c09 	sub.w	ip, ip, r9
 8002546:	f1bc 0f0c 	cmp.w	ip, #12
 800254a:	f000 80c7 	beq.w	80026dc <LCD_ShowString+0x580>
				count ++;
 800254e:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002550:	f015 0f20 	tst.w	r5, #32
				write[count][t/2]=POINT_COLOR;
 8002554:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 8002558:	f104 0c03 	add.w	ip, r4, #3
				count ++;
 800255c:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800255e:	bf14      	ite	ne
 8002560:	4610      	movne	r0, r2
 8002562:	4630      	moveq	r0, r6
				y++;
 8002564:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8002568:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 800256a:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 800256e:	bf08      	it	eq
 8002570:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002572:	45e6      	cmp	lr, ip
 8002574:	f240 80ab 	bls.w	80026ce <LCD_ShowString+0x572>
				if((y-y0)==size)
 8002578:	ebac 0c09 	sub.w	ip, ip, r9
 800257c:	f1bc 0f0c 	cmp.w	ip, #12
 8002580:	f000 80ac 	beq.w	80026dc <LCD_ShowString+0x580>
				count ++;
 8002584:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002586:	f015 0f10 	tst.w	r5, #16
				write[count][t/2]=POINT_COLOR;
 800258a:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 800258e:	f104 0c04 	add.w	ip, r4, #4
				count ++;
 8002592:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002594:	bf14      	ite	ne
 8002596:	4610      	movne	r0, r2
 8002598:	4630      	moveq	r0, r6
				y++;
 800259a:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 800259e:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 80025a0:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 80025a4:	bf08      	it	eq
 80025a6:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80025a8:	45e6      	cmp	lr, ip
 80025aa:	f240 8090 	bls.w	80026ce <LCD_ShowString+0x572>
				if((y-y0)==size)
 80025ae:	ebac 0c09 	sub.w	ip, ip, r9
 80025b2:	f1bc 0f0c 	cmp.w	ip, #12
 80025b6:	f000 8091 	beq.w	80026dc <LCD_ShowString+0x580>
				count ++;
 80025ba:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80025bc:	f015 0f08 	tst.w	r5, #8
				write[count][t/2]=POINT_COLOR;
 80025c0:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 80025c4:	f104 0c05 	add.w	ip, r4, #5
				count ++;
 80025c8:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80025ca:	bf14      	ite	ne
 80025cc:	4610      	movne	r0, r2
 80025ce:	4630      	moveq	r0, r6
				y++;
 80025d0:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 80025d4:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 80025d6:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 80025da:	bf08      	it	eq
 80025dc:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80025de:	45e6      	cmp	lr, ip
 80025e0:	d975      	bls.n	80026ce <LCD_ShowString+0x572>
				if((y-y0)==size)
 80025e2:	ebac 0c09 	sub.w	ip, ip, r9
 80025e6:	f1bc 0f0c 	cmp.w	ip, #12
 80025ea:	d077      	beq.n	80026dc <LCD_ShowString+0x580>
				count ++;
 80025ec:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80025ee:	f015 0f04 	tst.w	r5, #4
				write[count][t/2]=POINT_COLOR;
 80025f2:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 80025f6:	f104 0c06 	add.w	ip, r4, #6
				count ++;
 80025fa:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80025fc:	bf14      	ite	ne
 80025fe:	4610      	movne	r0, r2
 8002600:	4630      	moveq	r0, r6
				y++;
 8002602:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8002606:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 8002608:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 800260c:	bf08      	it	eq
 800260e:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002610:	45e6      	cmp	lr, ip
 8002612:	d95c      	bls.n	80026ce <LCD_ShowString+0x572>
				if((y-y0)==size)
 8002614:	ebac 0c09 	sub.w	ip, ip, r9
 8002618:	f1bc 0f0c 	cmp.w	ip, #12
 800261c:	d05e      	beq.n	80026dc <LCD_ShowString+0x580>
				count ++;
 800261e:	1c48      	adds	r0, r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002620:	f015 0f02 	tst.w	r5, #2
				write[count][t/2]=POINT_COLOR;
 8002624:	fb01 3b0a 	mla	fp, r1, sl, r3
				y++;
 8002628:	f104 0c07 	add.w	ip, r4, #7
				count ++;
 800262c:	b281      	uxth	r1, r0
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800262e:	bf14      	ite	ne
 8002630:	4610      	movne	r0, r2
 8002632:	4630      	moveq	r0, r6
				y++;
 8002634:	fa1f fc8c 	uxth.w	ip, ip
				if(count >= size) count =0;
 8002638:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 800263a:	f828 001b 	strh.w	r0, [r8, fp, lsl #1]
				if(count >= size) count =0;
 800263e:	bf08      	it	eq
 8002640:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002642:	45e6      	cmp	lr, ip
 8002644:	d943      	bls.n	80026ce <LCD_ShowString+0x572>
				if((y-y0)==size)
 8002646:	ebac 0c09 	sub.w	ip, ip, r9
 800264a:	f1bc 0f0c 	cmp.w	ip, #12
 800264e:	d045      	beq.n	80026dc <LCD_ShowString+0x580>
				write[count][t/2]=POINT_COLOR;
 8002650:	fb01 330a 	mla	r3, r1, sl, r3
				count ++;
 8002654:	3101      	adds	r1, #1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002656:	f015 0f01 	tst.w	r5, #1
				y++;
 800265a:	f104 0408 	add.w	r4, r4, #8
				count ++;
 800265e:	b289      	uxth	r1, r1
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 8002660:	bf14      	ite	ne
 8002662:	4610      	movne	r0, r2
 8002664:	4630      	moveq	r0, r6
				y++;
 8002666:	b2a4      	uxth	r4, r4
				if(count >= size) count =0;
 8002668:	290c      	cmp	r1, #12
				write[count][t/2]=POINT_COLOR;
 800266a:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
				if(count >= size) count =0;
 800266e:	bf08      	it	eq
 8002670:	2100      	moveq	r1, #0
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8002672:	45a6      	cmp	lr, r4
 8002674:	d92b      	bls.n	80026ce <LCD_ShowString+0x572>
				if((y-y0)==size)
 8002676:	eba4 0309 	sub.w	r3, r4, r9
 800267a:	2b0c      	cmp	r3, #12
 800267c:	d02e      	beq.n	80026dc <LCD_ShowString+0x580>
		for(t=0;t<size;t++)
 800267e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002680:	3301      	adds	r3, #1
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b0c      	cmp	r3, #12
 8002686:	637b      	str	r3, [r7, #52]	@ 0x34
 8002688:	f47f af22 	bne.w	80024d0 <LCD_ShowString+0x374>
 800268c:	e9d7 5b07 	ldrd	r5, fp, [r7, #28]
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8002690:	2206      	movs	r2, #6
 8002692:	8028      	strh	r0, [r5, #0]
 8002694:	4659      	mov	r1, fp
 8002696:	9301      	str	r3, [sp, #4]
 8002698:	4643      	mov	r3, r8
 800269a:	9200      	str	r2, [sp, #0]
 800269c:	464a      	mov	r2, r9
 800269e:	4815      	ldr	r0, [pc, #84]	@ (80026f4 <LCD_ShowString+0x598>)
 80026a0:	f000 feaa 	bl	80033f8 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 80026a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026a6:	802b      	strh	r3, [r5, #0]
 80026a8:	f8d7 d024 	ldr.w	sp, [r7, #36]	@ 0x24
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 80026ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026ae:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 80026b2:	3c20      	subs	r4, #32
 80026b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
        x+=size/2;
 80026b6:	f10b 0306 	add.w	r3, fp, #6
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 80026ba:	b2e4      	uxtb	r4, r4
        x+=size/2;
 80026bc:	fa1f fb83 	uxth.w	fp, r3
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 80026c0:	2c5e      	cmp	r4, #94	@ 0x5e
 80026c2:	f67f aecd 	bls.w	8002460 <LCD_ShowString+0x304>
}
 80026c6:	3744      	adds	r7, #68	@ 0x44
 80026c8:	46bd      	mov	sp, r7
 80026ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80026ce:	e9d7 5b07 	ldrd	r5, fp, [r7, #28]
 80026d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026d4:	802b      	strh	r3, [r5, #0]
 80026d6:	f8d7 d024 	ldr.w	sp, [r7, #36]	@ 0x24
 80026da:	e7e7      	b.n	80026ac <LCD_ShowString+0x550>
					x++;
 80026dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026de:	3301      	adds	r3, #1
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	461c      	mov	r4, r3
 80026e4:	62bb      	str	r3, [r7, #40]	@ 0x28
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 80026e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026e8:	429c      	cmp	r4, r3
 80026ea:	d2f0      	bcs.n	80026ce <LCD_ShowString+0x572>
					y=y0;
 80026ec:	464c      	mov	r4, r9
 80026ee:	e7c6      	b.n	800267e <LCD_ShowString+0x522>
 80026f0:	24000004 	.word	0x24000004
 80026f4:	24000130 	.word	0x24000130
 80026f8:	24000124 	.word	0x24000124
 80026fc:	08018154 	.word	0x08018154

08002700 <ST7735_DeInit>:
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
  (void)(pObj);

  return ST7735_OK;
}
 8002700:	2000      	movs	r0, #0
 8002702:	4770      	bx	lr

08002704 <ST7735_SetBrightness>:
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
}
 8002704:	f04f 30ff 	mov.w	r0, #4294967295
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop

0800270c <ST7735_GetBrightness>:
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
}
 800270c:	f04f 30ff 	mov.w	r0, #4294967295
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop

08002714 <ST7735_GetOrientation>:
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{

  *Orientation = ST7735Ctx.Orientation;
 8002714:	4b02      	ldr	r3, [pc, #8]	@ (8002720 <ST7735_GetOrientation+0xc>)

  return ST7735_OK;
}
 8002716:	2000      	movs	r0, #0
  *Orientation = ST7735Ctx.Orientation;
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	600b      	str	r3, [r1, #0]
}
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	24000668 	.word	0x24000668

08002724 <ST7735_GetXSize>:
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8002724:	4b02      	ldr	r3, [pc, #8]	@ (8002730 <ST7735_GetXSize+0xc>)

  return ST7735_OK;
}
 8002726:	2000      	movs	r0, #0
  *XSize = ST7735Ctx.Width;
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	600b      	str	r3, [r1, #0]
}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	24000668 	.word	0x24000668

08002734 <ST7735_GetYSize>:
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 8002734:	4b02      	ldr	r3, [pc, #8]	@ (8002740 <ST7735_GetYSize+0xc>)

  return ST7735_OK;
}
 8002736:	2000      	movs	r0, #0
  *YSize = ST7735Ctx.Height;
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	600b      	str	r3, [r1, #0]
}
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	24000668 	.word	0x24000668

08002744 <ST7735_ReadRegWrap>:
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.ReadReg(Reg, pData);
 8002744:	6903      	ldr	r3, [r0, #16]
 8002746:	4608      	mov	r0, r1
 8002748:	4611      	mov	r1, r2
 800274a:	4718      	bx	r3

0800274c <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 800274c:	b410      	push	{r4}
 800274e:	4604      	mov	r4, r0
 8002750:	4608      	mov	r0, r1
 8002752:	4611      	mov	r1, r2
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.WriteReg(Reg, pData, Length);
 8002754:	461a      	mov	r2, r3
 8002756:	68e4      	ldr	r4, [r4, #12]
 8002758:	4623      	mov	r3, r4
}
 800275a:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.WriteReg(Reg, pData, Length);
 800275e:	4718      	bx	r3

08002760 <ST7735_SendDataWrap>:
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.SendData(pData, Length);
 8002760:	6943      	ldr	r3, [r0, #20]
 8002762:	4608      	mov	r0, r1
 8002764:	4611      	mov	r1, r2
 8002766:	4718      	bx	r3

08002768 <ST7735_RecvDataWrap>:
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.RecvData(pData, Length);
 8002768:	6983      	ldr	r3, [r0, #24]
 800276a:	4608      	mov	r0, r1
 800276c:	4611      	mov	r1, r2
 800276e:	4718      	bx	r3

08002770 <ST7735_DisplayOn>:
{
 8002770:	b5f0      	push	{r4, r5, r6, r7, lr}
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002772:	f100 0520 	add.w	r5, r0, #32
{
 8002776:	b083      	sub	sp, #12
  uint8_t tmp = 0;
 8002778:	2300      	movs	r3, #0
{
 800277a:	4604      	mov	r4, r0
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 800277c:	f10d 0207 	add.w	r2, sp, #7
 8002780:	2113      	movs	r1, #19
 8002782:	4628      	mov	r0, r5
  uint8_t tmp = 0;
 8002784:	f88d 3007 	strb.w	r3, [sp, #7]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002788:	f000 ff8a 	bl	80036a0 <st7735_write_reg>
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 800278c:	69e3      	ldr	r3, [r4, #28]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 800278e:	4607      	mov	r7, r0
  tickstart = pObj->IO.GetTick();
 8002790:	4798      	blx	r3
 8002792:	4606      	mov	r6, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002794:	69e3      	ldr	r3, [r4, #28]
 8002796:	4798      	blx	r3
 8002798:	1b83      	subs	r3, r0, r6
 800279a:	2b09      	cmp	r3, #9
 800279c:	d9fa      	bls.n	8002794 <ST7735_DisplayOn+0x24>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 800279e:	2300      	movs	r3, #0
 80027a0:	f10d 0207 	add.w	r2, sp, #7
 80027a4:	2129      	movs	r1, #41	@ 0x29
 80027a6:	4628      	mov	r0, r5
 80027a8:	f000 ff7a 	bl	80036a0 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 80027ac:	69e3      	ldr	r3, [r4, #28]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 80027ae:	4407      	add	r7, r0
  tickstart = pObj->IO.GetTick();
 80027b0:	4798      	blx	r3
 80027b2:	4606      	mov	r6, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80027b4:	69e3      	ldr	r3, [r4, #28]
 80027b6:	4798      	blx	r3
 80027b8:	1b83      	subs	r3, r0, r6
 80027ba:	2b09      	cmp	r3, #9
 80027bc:	d9fa      	bls.n	80027b4 <ST7735_DisplayOn+0x44>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80027be:	2300      	movs	r3, #0
 80027c0:	f10d 0207 	add.w	r2, sp, #7
 80027c4:	2136      	movs	r1, #54	@ 0x36
 80027c6:	4628      	mov	r0, r5
 80027c8:	f000 ff6a 	bl	80036a0 <st7735_write_reg>
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027cc:	4b0f      	ldr	r3, [pc, #60]	@ (800280c <ST7735_DisplayOn+0x9c>)
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80027ce:	4407      	add	r7, r0
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027d0:	7b1a      	ldrb	r2, [r3, #12]
 80027d2:	b9aa      	cbnz	r2, 8002800 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80027d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002810 <ST7735_DisplayOn+0xa0>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027dc:	791b      	ldrb	r3, [r3, #4]
 80027de:	f043 0308 	orr.w	r3, r3, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80027e2:	2201      	movs	r2, #1
 80027e4:	f10d 0107 	add.w	r1, sp, #7
 80027e8:	4628      	mov	r0, r5
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027ea:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80027ee:	f000 ff5f 	bl	80036b0 <st7735_send_data>
  if(ret != ST7735_OK)
 80027f2:	42c7      	cmn	r7, r0
}
 80027f4:	bf14      	ite	ne
 80027f6:	f04f 30ff 	movne.w	r0, #4294967295
 80027fa:	2000      	moveq	r0, #0
 80027fc:	b003      	add	sp, #12
 80027fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002800:	4a03      	ldr	r2, [pc, #12]	@ (8002810 <ST7735_DisplayOn+0xa0>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002808:	791b      	ldrb	r3, [r3, #4]
 800280a:	e7ea      	b.n	80027e2 <ST7735_DisplayOn+0x72>
 800280c:	24000668 	.word	0x24000668
 8002810:	0801ea14 	.word	0x0801ea14

08002814 <ST7735_DisplayOff>:
{
 8002814:	b5f0      	push	{r4, r5, r6, r7, lr}
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002816:	f100 0520 	add.w	r5, r0, #32
{
 800281a:	b083      	sub	sp, #12
  uint8_t tmp = 0;
 800281c:	2300      	movs	r3, #0
{
 800281e:	4604      	mov	r4, r0
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002820:	f10d 0207 	add.w	r2, sp, #7
 8002824:	2113      	movs	r1, #19
 8002826:	4628      	mov	r0, r5
  uint8_t tmp = 0;
 8002828:	f88d 3007 	strb.w	r3, [sp, #7]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 800282c:	f000 ff38 	bl	80036a0 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 8002830:	69e3      	ldr	r3, [r4, #28]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002832:	4607      	mov	r7, r0
  tickstart = pObj->IO.GetTick();
 8002834:	4798      	blx	r3
 8002836:	4606      	mov	r6, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002838:	69e3      	ldr	r3, [r4, #28]
 800283a:	4798      	blx	r3
 800283c:	1b83      	subs	r3, r0, r6
 800283e:	2b09      	cmp	r3, #9
 8002840:	d9fa      	bls.n	8002838 <ST7735_DisplayOff+0x24>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8002842:	2300      	movs	r3, #0
 8002844:	f10d 0207 	add.w	r2, sp, #7
 8002848:	2128      	movs	r1, #40	@ 0x28
 800284a:	4628      	mov	r0, r5
 800284c:	f000 ff28 	bl	80036a0 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 8002850:	69e3      	ldr	r3, [r4, #28]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8002852:	4407      	add	r7, r0
  tickstart = pObj->IO.GetTick();
 8002854:	4798      	blx	r3
 8002856:	4606      	mov	r6, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002858:	69e3      	ldr	r3, [r4, #28]
 800285a:	4798      	blx	r3
 800285c:	1b83      	subs	r3, r0, r6
 800285e:	2b09      	cmp	r3, #9
 8002860:	d9fa      	bls.n	8002858 <ST7735_DisplayOff+0x44>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8002862:	2300      	movs	r3, #0
 8002864:	f10d 0207 	add.w	r2, sp, #7
 8002868:	2136      	movs	r1, #54	@ 0x36
 800286a:	4628      	mov	r0, r5
 800286c:	f000 ff18 	bl	80036a0 <st7735_write_reg>
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002870:	4b0f      	ldr	r3, [pc, #60]	@ (80028b0 <ST7735_DisplayOff+0x9c>)
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8002872:	4407      	add	r7, r0
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002874:	7b1a      	ldrb	r2, [r3, #12]
 8002876:	b9aa      	cbnz	r2, 80028a4 <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002878:	4a0e      	ldr	r2, [pc, #56]	@ (80028b4 <ST7735_DisplayOff+0xa0>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002880:	791b      	ldrb	r3, [r3, #4]
 8002882:	f043 0308 	orr.w	r3, r3, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002886:	2201      	movs	r2, #1
 8002888:	f10d 0107 	add.w	r1, sp, #7
 800288c:	4628      	mov	r0, r5
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800288e:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002892:	f000 ff0d 	bl	80036b0 <st7735_send_data>
  if(ret != ST7735_OK)
 8002896:	42c7      	cmn	r7, r0
}
 8002898:	bf14      	ite	ne
 800289a:	f04f 30ff 	movne.w	r0, #4294967295
 800289e:	2000      	moveq	r0, #0
 80028a0:	b003      	add	sp, #12
 80028a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80028a4:	4a03      	ldr	r2, [pc, #12]	@ (80028b4 <ST7735_DisplayOff+0xa0>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80028ac:	791b      	ldrb	r3, [r3, #4]
 80028ae:	e7ea      	b.n	8002886 <ST7735_DisplayOff+0x72>
 80028b0:	24000668 	.word	0x24000668
 80028b4:	0801ea14 	.word	0x0801ea14

080028b8 <ST7735_SetDisplayWindow>:
{
 80028b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80028bc:	4699      	mov	r9, r3
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 80028be:	4b4f      	ldr	r3, [pc, #316]	@ (80029fc <ST7735_SetDisplayWindow+0x144>)
{
 80028c0:	460f      	mov	r7, r1
 80028c2:	4616      	mov	r6, r2
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 80028c4:	6899      	ldr	r1, [r3, #8]
{
 80028c6:	b083      	sub	sp, #12
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 80028c8:	7b5a      	ldrb	r2, [r3, #13]
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 80028ca:	2901      	cmp	r1, #1
 80028cc:	d97c      	bls.n	80029c8 <ST7735_SetDisplayWindow+0x110>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80028ce:	2a01      	cmp	r2, #1
 80028d0:	d075      	beq.n	80029be <ST7735_SetDisplayWindow+0x106>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80028d2:	2a02      	cmp	r2, #2
 80028d4:	f000 8089 	beq.w	80029ea <ST7735_SetDisplayWindow+0x132>
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 80028d8:	f100 0520 	add.w	r5, r0, #32
 80028dc:	f10d 0207 	add.w	r2, sp, #7
 80028e0:	2300      	movs	r3, #0
 80028e2:	212a      	movs	r1, #42	@ 0x2a
 80028e4:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos & 0xFFU);
 80028e6:	fa5f f887 	uxtb.w	r8, r7
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 80028ea:	f000 fed9 	bl	80036a0 <st7735_write_reg>
 80028ee:	4604      	mov	r4, r0
  tmp = (uint8_t)(Xpos >> 8U);
 80028f0:	0a3b      	lsrs	r3, r7, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80028f2:	f10d 0107 	add.w	r1, sp, #7
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 80028f6:	f109 39ff 	add.w	r9, r9, #4294967295
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80028fa:	2201      	movs	r2, #1
 80028fc:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos >> 8U);
 80028fe:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002902:	f000 fed5 	bl	80036b0 <st7735_send_data>
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002906:	f10d 0107 	add.w	r1, sp, #7
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800290a:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800290c:	2201      	movs	r2, #1
 800290e:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002910:	f88d 8007 	strb.w	r8, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002914:	f000 fecc 	bl	80036b0 <st7735_send_data>
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8002918:	eb09 0107 	add.w	r1, r9, r7
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800291c:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800291e:	2201      	movs	r2, #1
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8002920:	0a09      	lsrs	r1, r1, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002922:	4628      	mov	r0, r5
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 8002924:	44c8      	add	r8, r9
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8002926:	f88d 1007 	strb.w	r1, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800292a:	f10d 0107 	add.w	r1, sp, #7
 800292e:	f000 febf 	bl	80036b0 <st7735_send_data>
 8002932:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002934:	f10d 0107 	add.w	r1, sp, #7
 8002938:	2201      	movs	r2, #1
 800293a:	4628      	mov	r0, r5
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 800293c:	f88d 8007 	strb.w	r8, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002940:	f000 feb6 	bl	80036b0 <st7735_send_data>
 8002944:	4404      	add	r4, r0
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8002946:	f10d 0207 	add.w	r2, sp, #7
 800294a:	2300      	movs	r3, #0
 800294c:	212b      	movs	r1, #43	@ 0x2b
 800294e:	4628      	mov	r0, r5
 8002950:	f000 fea6 	bl	80036a0 <st7735_write_reg>
 8002954:	4404      	add	r4, r0
  tmp = (uint8_t)(Ypos >> 8U);
 8002956:	0a33      	lsrs	r3, r6, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002958:	f10d 0107 	add.w	r1, sp, #7
  tmp = (uint8_t)(Ypos & 0xFFU);
 800295c:	fa5f f886 	uxtb.w	r8, r6
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002960:	2201      	movs	r2, #1
 8002962:	4628      	mov	r0, r5
  tmp = (uint8_t)(Ypos >> 8U);
 8002964:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002968:	f000 fea2 	bl	80036b0 <st7735_send_data>
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800296c:	f10d 0107 	add.w	r1, sp, #7
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002970:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002972:	2201      	movs	r2, #1
 8002974:	4628      	mov	r0, r5
  tmp = (uint8_t)(Ypos & 0xFFU);
 8002976:	f88d 8007 	strb.w	r8, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800297a:	f000 fe99 	bl	80036b0 <st7735_send_data>
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 800297e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002980:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002982:	f10d 0107 	add.w	r1, sp, #7
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8002986:	1e5f      	subs	r7, r3, #1
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002988:	2201      	movs	r2, #1
 800298a:	4628      	mov	r0, r5
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 800298c:	443e      	add	r6, r7
 800298e:	0a36      	lsrs	r6, r6, #8
 8002990:	f88d 6007 	strb.w	r6, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002994:	f000 fe8c 	bl	80036b0 <st7735_send_data>
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8002998:	eb08 0307 	add.w	r3, r8, r7
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800299c:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800299e:	2201      	movs	r2, #1
 80029a0:	f10d 0107 	add.w	r1, sp, #7
 80029a4:	4628      	mov	r0, r5
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 80029a6:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80029aa:	f000 fe81 	bl	80036b0 <st7735_send_data>
  if(ret != ST7735_OK)
 80029ae:	42c4      	cmn	r4, r0
}
 80029b0:	bf14      	ite	ne
 80029b2:	f04f 30ff 	movne.w	r0, #4294967295
 80029b6:	2000      	moveq	r0, #0
 80029b8:	b003      	add	sp, #12
 80029ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80029be:	7b1b      	ldrb	r3, [r3, #12]
				Xpos += 1;
 80029c0:	3701      	adds	r7, #1
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80029c2:	b95b      	cbnz	r3, 80029dc <ST7735_SetDisplayWindow+0x124>
				Ypos += 26;
 80029c4:	361a      	adds	r6, #26
 80029c6:	e787      	b.n	80028d8 <ST7735_SetDisplayWindow+0x20>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 80029c8:	2a01      	cmp	r2, #1
 80029ca:	d009      	beq.n	80029e0 <ST7735_SetDisplayWindow+0x128>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80029cc:	2a02      	cmp	r2, #2
 80029ce:	d183      	bne.n	80028d8 <ST7735_SetDisplayWindow+0x20>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80029d0:	7b1b      	ldrb	r3, [r3, #12]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d180      	bne.n	80028d8 <ST7735_SetDisplayWindow+0x20>
				Xpos += 2;
 80029d6:	3702      	adds	r7, #2
				Ypos += 1;
 80029d8:	3601      	adds	r6, #1
 80029da:	e77d      	b.n	80028d8 <ST7735_SetDisplayWindow+0x20>
				Ypos += 24;
 80029dc:	3618      	adds	r6, #24
 80029de:	e77b      	b.n	80028d8 <ST7735_SetDisplayWindow+0x20>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 80029e0:	7b1b      	ldrb	r3, [r3, #12]
 80029e2:	b94b      	cbnz	r3, 80029f8 <ST7735_SetDisplayWindow+0x140>
				Xpos += 26;
 80029e4:	371a      	adds	r7, #26
				Ypos += 1;
 80029e6:	3601      	adds	r6, #1
 80029e8:	e776      	b.n	80028d8 <ST7735_SetDisplayWindow+0x20>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80029ea:	7b1b      	ldrb	r3, [r3, #12]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	f47f af73 	bne.w	80028d8 <ST7735_SetDisplayWindow+0x20>
				Xpos += 1;
 80029f2:	3701      	adds	r7, #1
				Ypos += 2;
 80029f4:	3602      	adds	r6, #2
 80029f6:	e76f      	b.n	80028d8 <ST7735_SetDisplayWindow+0x20>
				Xpos += 24;
 80029f8:	3718      	adds	r7, #24
				Ypos += 0;
 80029fa:	e76d      	b.n	80028d8 <ST7735_SetDisplayWindow+0x20>
 80029fc:	24000668 	.word	0x24000668

08002a00 <ST7735_SetOrientation>:
  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8002a00:	688a      	ldr	r2, [r1, #8]
 8002a02:	2a01      	cmp	r2, #1
{
 8002a04:	b570      	push	{r4, r5, r6, lr}
 8002a06:	4605      	mov	r5, r0
 8002a08:	b084      	sub	sp, #16
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002a0a:	7b48      	ldrb	r0, [r1, #13]
  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8002a0c:	d938      	bls.n	8002a80 <ST7735_SetOrientation+0x80>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002a0e:	2801      	cmp	r0, #1
 8002a10:	d00a      	beq.n	8002a28 <ST7735_SetOrientation+0x28>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8002a12:	f010 0ffd 	tst.w	r0, #253	@ 0xfd
 8002a16:	d138      	bne.n	8002a8a <ST7735_SetOrientation+0x8a>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 8002a18:	4c31      	ldr	r4, [pc, #196]	@ (8002ae0 <ST7735_SetOrientation+0xe0>)
 8002a1a:	2680      	movs	r6, #128	@ 0x80
 8002a1c:	23a0      	movs	r3, #160	@ 0xa0
 8002a1e:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8002ac0 <ST7735_SetOrientation+0xc0>
 8002a22:	ed84 7b00 	vstr	d7, [r4]
 8002a26:	e006      	b.n	8002a36 <ST7735_SetOrientation+0x36>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 8002a28:	ed9f 7b27 	vldr	d7, [pc, #156]	@ 8002ac8 <ST7735_SetOrientation+0xc8>
 8002a2c:	4c2c      	ldr	r4, [pc, #176]	@ (8002ae0 <ST7735_SetOrientation+0xe0>)
 8002a2e:	2650      	movs	r6, #80	@ 0x50
 8002a30:	23a0      	movs	r3, #160	@ 0xa0
 8002a32:	ed84 7b00 	vstr	d7, [r4]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002a36:	9600      	str	r6, [sp, #0]
	ST7735Ctx.Orientation = pDriver->Orientation;
 8002a38:	60a2      	str	r2, [r4, #8]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002a3a:	2200      	movs	r2, #0
	ST7735Ctx.Panel = pDriver->Panel;
 8002a3c:	7b09      	ldrb	r1, [r1, #12]
	ST7735Ctx.Type = pDriver->Type;
 8002a3e:	7360      	strb	r0, [r4, #13]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002a40:	4628      	mov	r0, r5
	ST7735Ctx.Panel = pDriver->Panel;
 8002a42:	7321      	strb	r1, [r4, #12]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002a44:	4611      	mov	r1, r2
 8002a46:	f7ff ff37 	bl	80028b8 <ST7735_SetDisplayWindow>
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002a4a:	7b23      	ldrb	r3, [r4, #12]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002a4c:	4606      	mov	r6, r0
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002a4e:	bb03      	cbnz	r3, 8002a92 <ST7735_SetOrientation+0x92>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002a50:	4b24      	ldr	r3, [pc, #144]	@ (8002ae4 <ST7735_SetOrientation+0xe4>)
 8002a52:	68a2      	ldr	r2, [r4, #8]
 8002a54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002a58:	7919      	ldrb	r1, [r3, #4]
 8002a5a:	f041 0108 	orr.w	r1, r1, #8
 8002a5e:	f88d 100f 	strb.w	r1, [sp, #15]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 8002a62:	2301      	movs	r3, #1
 8002a64:	f10d 020f 	add.w	r2, sp, #15
 8002a68:	f105 0020 	add.w	r0, r5, #32
 8002a6c:	2136      	movs	r1, #54	@ 0x36
 8002a6e:	f000 fe17 	bl	80036a0 <st7735_write_reg>
  if(ret != ST7735_OK)
 8002a72:	42c6      	cmn	r6, r0
}
 8002a74:	bf14      	ite	ne
 8002a76:	f04f 30ff 	movne.w	r0, #4294967295
 8002a7a:	2000      	moveq	r0, #0
 8002a7c:	b004      	add	sp, #16
 8002a7e:	bd70      	pop	{r4, r5, r6, pc}
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002a80:	2801      	cmp	r0, #1
 8002a82:	d014      	beq.n	8002aae <ST7735_SetOrientation+0xae>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8002a84:	f010 0ffd 	tst.w	r0, #253	@ 0xfd
 8002a88:	d009      	beq.n	8002a9e <ST7735_SetOrientation+0x9e>
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002a8a:	4c15      	ldr	r4, [pc, #84]	@ (8002ae0 <ST7735_SetOrientation+0xe0>)
 8002a8c:	e9d4 3600 	ldrd	r3, r6, [r4]
 8002a90:	e7d1      	b.n	8002a36 <ST7735_SetOrientation+0x36>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002a92:	4b14      	ldr	r3, [pc, #80]	@ (8002ae4 <ST7735_SetOrientation+0xe4>)
 8002a94:	68a2      	ldr	r2, [r4, #8]
 8002a96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002a9a:	7919      	ldrb	r1, [r3, #4]
 8002a9c:	e7df      	b.n	8002a5e <ST7735_SetOrientation+0x5e>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 8002a9e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8002ad0 <ST7735_SetOrientation+0xd0>
 8002aa2:	4c0f      	ldr	r4, [pc, #60]	@ (8002ae0 <ST7735_SetOrientation+0xe0>)
 8002aa4:	26a0      	movs	r6, #160	@ 0xa0
 8002aa6:	2380      	movs	r3, #128	@ 0x80
 8002aa8:	ed84 7b00 	vstr	d7, [r4]
 8002aac:	e7c3      	b.n	8002a36 <ST7735_SetOrientation+0x36>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 8002aae:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8002ad8 <ST7735_SetOrientation+0xd8>
 8002ab2:	4c0b      	ldr	r4, [pc, #44]	@ (8002ae0 <ST7735_SetOrientation+0xe0>)
 8002ab4:	26a0      	movs	r6, #160	@ 0xa0
 8002ab6:	2350      	movs	r3, #80	@ 0x50
 8002ab8:	ed84 7b00 	vstr	d7, [r4]
 8002abc:	e7bb      	b.n	8002a36 <ST7735_SetOrientation+0x36>
 8002abe:	bf00      	nop
 8002ac0:	000000a0 	.word	0x000000a0
 8002ac4:	00000080 	.word	0x00000080
 8002ac8:	000000a0 	.word	0x000000a0
 8002acc:	00000050 	.word	0x00000050
 8002ad0:	00000080 	.word	0x00000080
 8002ad4:	000000a0 	.word	0x000000a0
 8002ad8:	00000050 	.word	0x00000050
 8002adc:	000000a0 	.word	0x000000a0
 8002ae0:	24000668 	.word	0x24000668
 8002ae4:	0801ea14 	.word	0x0801ea14

08002ae8 <ST7735_Init>:
{
 8002ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002aec:	b085      	sub	sp, #20
 8002aee:	e9cd 2100 	strd	r2, r1, [sp]
  if(pObj == NULL)
 8002af2:	2800      	cmp	r0, #0
 8002af4:	f000 82bc 	beq.w	8003070 <ST7735_Init+0x588>
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002af8:	f100 0520 	add.w	r5, r0, #32
    tmp = 0x00U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	4606      	mov	r6, r0
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002b00:	f10d 020f 	add.w	r2, sp, #15
 8002b04:	2101      	movs	r1, #1
 8002b06:	4628      	mov	r0, r5
    tmp = 0x00U;
 8002b08:	f88d 300f 	strb.w	r3, [sp, #15]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002b0c:	f000 fdc8 	bl	80036a0 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 8002b10:	69f3      	ldr	r3, [r6, #28]
 8002b12:	4798      	blx	r3
 8002b14:	4604      	mov	r4, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002b16:	69f3      	ldr	r3, [r6, #28]
 8002b18:	4798      	blx	r3
 8002b1a:	1b00      	subs	r0, r0, r4
 8002b1c:	2877      	cmp	r0, #119	@ 0x77
 8002b1e:	d9fa      	bls.n	8002b16 <ST7735_Init+0x2e>
		tmp = 0x00U;
 8002b20:	2300      	movs	r3, #0
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002b22:	f10d 020f 	add.w	r2, sp, #15
 8002b26:	2101      	movs	r1, #1
 8002b28:	4628      	mov	r0, r5
		tmp = 0x00U;
 8002b2a:	f88d 300f 	strb.w	r3, [sp, #15]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002b2e:	f000 fdb7 	bl	80036a0 <st7735_write_reg>
  tickstart = pObj->IO.GetTick();
 8002b32:	69f3      	ldr	r3, [r6, #28]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002b34:	4604      	mov	r4, r0
  tickstart = pObj->IO.GetTick();
 8002b36:	4798      	blx	r3
 8002b38:	4607      	mov	r7, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002b3a:	69f3      	ldr	r3, [r6, #28]
 8002b3c:	4798      	blx	r3
 8002b3e:	1bc0      	subs	r0, r0, r7
 8002b40:	2877      	cmp	r0, #119	@ 0x77
 8002b42:	d9fa      	bls.n	8002b3a <ST7735_Init+0x52>
    tmp = 0x00U;
 8002b44:	f04f 0800 	mov.w	r8, #0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 8002b48:	2301      	movs	r3, #1
 8002b4a:	f10d 020f 	add.w	r2, sp, #15
 8002b4e:	2111      	movs	r1, #17
 8002b50:	4628      	mov	r0, r5
    tmp = 0x00U;
 8002b52:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 8002b56:	f000 fda3 	bl	80036a0 <st7735_write_reg>
 8002b5a:	4404      	add	r4, r0
    tmp = 0x01U;
 8002b5c:	2701      	movs	r7, #1
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8002b5e:	4643      	mov	r3, r8
 8002b60:	f10d 020f 	add.w	r2, sp, #15
 8002b64:	21b1      	movs	r1, #177	@ 0xb1
 8002b66:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002b68:	f04f 0a2c 	mov.w	sl, #44	@ 0x2c
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8002b6c:	f000 fd98 	bl	80036a0 <st7735_write_reg>
 8002b70:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b72:	463a      	mov	r2, r7
 8002b74:	f10d 010f 	add.w	r1, sp, #15
 8002b78:	4628      	mov	r0, r5
    tmp = 0x01U;
 8002b7a:	f88d 700f 	strb.w	r7, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b7e:	f000 fd97 	bl	80036b0 <st7735_send_data>
 8002b82:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b84:	463a      	mov	r2, r7
 8002b86:	f10d 010f 	add.w	r1, sp, #15
 8002b8a:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002b8c:	f04f 092d 	mov.w	r9, #45	@ 0x2d
    tmp = 0x2CU;
 8002b90:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b94:	f000 fd8c 	bl	80036b0 <st7735_send_data>
 8002b98:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b9a:	463a      	mov	r2, r7
 8002b9c:	f10d 010f 	add.w	r1, sp, #15
 8002ba0:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002ba2:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ba6:	f000 fd83 	bl	80036b0 <st7735_send_data>
 8002baa:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8002bac:	463b      	mov	r3, r7
 8002bae:	f10d 020f 	add.w	r2, sp, #15
 8002bb2:	21b2      	movs	r1, #178	@ 0xb2
 8002bb4:	4628      	mov	r0, r5
    tmp = 0x01U;
 8002bb6:	f88d 700f 	strb.w	r7, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8002bba:	f000 fd71 	bl	80036a0 <st7735_write_reg>
 8002bbe:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002bc0:	463a      	mov	r2, r7
 8002bc2:	f10d 010f 	add.w	r1, sp, #15
 8002bc6:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002bc8:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002bcc:	f000 fd70 	bl	80036b0 <st7735_send_data>
 8002bd0:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002bd2:	463a      	mov	r2, r7
 8002bd4:	f10d 010f 	add.w	r1, sp, #15
 8002bd8:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002bda:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002bde:	f000 fd67 	bl	80036b0 <st7735_send_data>
 8002be2:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8002be4:	463b      	mov	r3, r7
 8002be6:	f10d 020f 	add.w	r2, sp, #15
 8002bea:	21b3      	movs	r1, #179	@ 0xb3
 8002bec:	4628      	mov	r0, r5
    tmp = 0x01U;
 8002bee:	f88d 700f 	strb.w	r7, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8002bf2:	f000 fd55 	bl	80036a0 <st7735_write_reg>
 8002bf6:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002bf8:	463a      	mov	r2, r7
 8002bfa:	f10d 010f 	add.w	r1, sp, #15
 8002bfe:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002c00:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c04:	f000 fd54 	bl	80036b0 <st7735_send_data>
 8002c08:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c0a:	463a      	mov	r2, r7
 8002c0c:	f10d 010f 	add.w	r1, sp, #15
 8002c10:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002c12:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c16:	f000 fd4b 	bl	80036b0 <st7735_send_data>
 8002c1a:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c1c:	463a      	mov	r2, r7
 8002c1e:	f10d 010f 	add.w	r1, sp, #15
 8002c22:	4628      	mov	r0, r5
    tmp = 0x01U;
 8002c24:	f88d 700f 	strb.w	r7, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c28:	f000 fd42 	bl	80036b0 <st7735_send_data>
 8002c2c:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c2e:	463a      	mov	r2, r7
 8002c30:	f10d 010f 	add.w	r1, sp, #15
 8002c34:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002c36:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c3a:	f000 fd39 	bl	80036b0 <st7735_send_data>
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c3e:	463a      	mov	r2, r7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c40:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c42:	f10d 010f 	add.w	r1, sp, #15
 8002c46:	4628      	mov	r0, r5
    tmp = 0x2DU;
 8002c48:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c4c:	f000 fd30 	bl	80036b0 <st7735_send_data>
    tmp = 0x07U;
 8002c50:	2307      	movs	r3, #7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c52:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002c54:	f10d 020f 	add.w	r2, sp, #15
 8002c58:	21b4      	movs	r1, #180	@ 0xb4
    tmp = 0x07U;
 8002c5a:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002c5e:	4628      	mov	r0, r5
 8002c60:	463b      	mov	r3, r7
    tmp = 0xC5U;
 8002c62:	f04f 09c5 	mov.w	r9, #197	@ 0xc5
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002c66:	f000 fd1b 	bl	80036a0 <st7735_write_reg>
    tmp = 0xA2U;
 8002c6a:	23a2      	movs	r3, #162	@ 0xa2
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002c6c:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8002c6e:	f10d 020f 	add.w	r2, sp, #15
 8002c72:	21c0      	movs	r1, #192	@ 0xc0
    tmp = 0xA2U;
 8002c74:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8002c78:	4628      	mov	r0, r5
 8002c7a:	463b      	mov	r3, r7
 8002c7c:	f000 fd10 	bl	80036a0 <st7735_write_reg>
    tmp = 0x02U;
 8002c80:	2302      	movs	r3, #2
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8002c82:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c84:	463a      	mov	r2, r7
 8002c86:	f10d 010f 	add.w	r1, sp, #15
 8002c8a:	4628      	mov	r0, r5
    tmp = 0x02U;
 8002c8c:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c90:	f000 fd0e 	bl	80036b0 <st7735_send_data>
    tmp = 0x84U;
 8002c94:	2384      	movs	r3, #132	@ 0x84
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c96:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c98:	463a      	mov	r2, r7
 8002c9a:	f10d 010f 	add.w	r1, sp, #15
 8002c9e:	4628      	mov	r0, r5
    tmp = 0x84U;
 8002ca0:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ca4:	f000 fd04 	bl	80036b0 <st7735_send_data>
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002ca8:	463b      	mov	r3, r7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002caa:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002cac:	f10d 020f 	add.w	r2, sp, #15
 8002cb0:	21c1      	movs	r1, #193	@ 0xc1
 8002cb2:	4628      	mov	r0, r5
    tmp = 0xC5U;
 8002cb4:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002cb8:	f000 fcf2 	bl	80036a0 <st7735_write_reg>
    tmp = 0x0AU;
 8002cbc:	230a      	movs	r3, #10
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002cbe:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002cc0:	f10d 020f 	add.w	r2, sp, #15
 8002cc4:	21c2      	movs	r1, #194	@ 0xc2
    tmp = 0x0AU;
 8002cc6:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002cca:	4628      	mov	r0, r5
 8002ccc:	463b      	mov	r3, r7
    tmp = 0x8AU;
 8002cce:	f04f 0a8a 	mov.w	sl, #138	@ 0x8a
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002cd2:	f000 fce5 	bl	80036a0 <st7735_write_reg>
 8002cd6:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cd8:	463a      	mov	r2, r7
 8002cda:	f10d 010f 	add.w	r1, sp, #15
 8002cde:	4628      	mov	r0, r5
    tmp = 0x00U;
 8002ce0:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ce4:	f000 fce4 	bl	80036b0 <st7735_send_data>
 8002ce8:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8002cea:	463b      	mov	r3, r7
 8002cec:	f10d 020f 	add.w	r2, sp, #15
 8002cf0:	21c3      	movs	r1, #195	@ 0xc3
 8002cf2:	4628      	mov	r0, r5
    tmp = 0x8AU;
 8002cf4:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8002cf8:	f000 fcd2 	bl	80036a0 <st7735_write_reg>
    tmp = 0x2AU;
 8002cfc:	232a      	movs	r3, #42	@ 0x2a
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8002cfe:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d00:	463a      	mov	r2, r7
 8002d02:	f10d 010f 	add.w	r1, sp, #15
 8002d06:	4628      	mov	r0, r5
    tmp = 0x2AU;
 8002d08:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d0c:	f000 fcd0 	bl	80036b0 <st7735_send_data>
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002d10:	463b      	mov	r3, r7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d12:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002d14:	f10d 020f 	add.w	r2, sp, #15
 8002d18:	21c4      	movs	r1, #196	@ 0xc4
 8002d1a:	4628      	mov	r0, r5
    tmp = 0x8AU;
 8002d1c:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002d20:	f000 fcbe 	bl	80036a0 <st7735_write_reg>
    tmp = 0xEEU;
 8002d24:	23ee      	movs	r3, #238	@ 0xee
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002d26:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d28:	463a      	mov	r2, r7
 8002d2a:	f10d 010f 	add.w	r1, sp, #15
 8002d2e:	4628      	mov	r0, r5
    tmp = 0xEEU;
 8002d30:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d34:	f000 fcbc 	bl	80036b0 <st7735_send_data>
    tmp = 0x0EU;
 8002d38:	220e      	movs	r2, #14
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d3a:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8002d3c:	463b      	mov	r3, r7
    tmp = 0x0EU;
 8002d3e:	f88d 200f 	strb.w	r2, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8002d42:	4649      	mov	r1, r9
 8002d44:	f10d 020f 	add.w	r2, sp, #15
 8002d48:	4628      	mov	r0, r5
 8002d4a:	f000 fca9 	bl	80036a0 <st7735_write_reg>
		if (pDriver->Panel == HannStar_Panel) {
 8002d4e:	9b00      	ldr	r3, [sp, #0]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8002d50:	4404      	add	r4, r0
		if (pDriver->Panel == HannStar_Panel) {
 8002d52:	7b1b      	ldrb	r3, [r3, #12]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 8183 	beq.w	8003060 <ST7735_Init+0x578>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8002d5a:	4643      	mov	r3, r8
 8002d5c:	f10d 020f 	add.w	r2, sp, #15
 8002d60:	2120      	movs	r1, #32
 8002d62:	4628      	mov	r0, r5
 8002d64:	f000 fc9c 	bl	80036a0 <st7735_write_reg>
 8002d68:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	aa01      	add	r2, sp, #4
 8002d6e:	213a      	movs	r1, #58	@ 0x3a
 8002d70:	4628      	mov	r0, r5
 8002d72:	f000 fc95 	bl	80036a0 <st7735_write_reg>
    tmp = 0x02U;
 8002d76:	f04f 0302 	mov.w	r3, #2
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8002d7a:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8002d7c:	f10d 020f 	add.w	r2, sp, #15
 8002d80:	21e0      	movs	r1, #224	@ 0xe0
    tmp = 0x02U;
 8002d82:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8002d86:	4628      	mov	r0, r5
 8002d88:	2301      	movs	r3, #1
 8002d8a:	f000 fc89 	bl	80036a0 <st7735_write_reg>
    tmp = 0x1CU;
 8002d8e:	231c      	movs	r3, #28
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8002d90:	4404      	add	r4, r0
    tmp = 0x07U;
 8002d92:	f04f 0b07 	mov.w	fp, #7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d96:	2201      	movs	r2, #1
 8002d98:	f10d 010f 	add.w	r1, sp, #15
 8002d9c:	4628      	mov	r0, r5
    tmp = 0x1CU;
 8002d9e:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002da2:	f000 fc85 	bl	80036b0 <st7735_send_data>
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002da6:	2201      	movs	r2, #1
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002da8:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002daa:	f10d 010f 	add.w	r1, sp, #15
 8002dae:	4628      	mov	r0, r5
    tmp = 0x07U;
 8002db0:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002db4:	f000 fc7c 	bl	80036b0 <st7735_send_data>
    tmp = 0x12U;
 8002db8:	2312      	movs	r3, #18
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dba:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f10d 010f 	add.w	r1, sp, #15
 8002dc2:	4628      	mov	r0, r5
    tmp = 0x12U;
 8002dc4:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dc8:	f000 fc72 	bl	80036b0 <st7735_send_data>
    tmp = 0x37U;
 8002dcc:	f04f 0237 	mov.w	r2, #55	@ 0x37
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dd0:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dd2:	f10d 010f 	add.w	r1, sp, #15
 8002dd6:	4628      	mov	r0, r5
    tmp = 0x37U;
 8002dd8:	f88d 200f 	strb.w	r2, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f000 fc67 	bl	80036b0 <st7735_send_data>
    tmp = 0x32U;
 8002de2:	2332      	movs	r3, #50	@ 0x32
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002de4:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002de6:	2201      	movs	r2, #1
 8002de8:	f10d 010f 	add.w	r1, sp, #15
 8002dec:	4628      	mov	r0, r5
    tmp = 0x32U;
 8002dee:	f88d 300f 	strb.w	r3, [sp, #15]
    tmp = 0x29U;
 8002df2:	f04f 0829 	mov.w	r8, #41	@ 0x29
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002df6:	f000 fc5b 	bl	80036b0 <st7735_send_data>
 8002dfa:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f10d 010f 	add.w	r1, sp, #15
 8002e02:	4628      	mov	r0, r5
    tmp = 0x29U;
 8002e04:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e08:	f000 fc52 	bl	80036b0 <st7735_send_data>
    tmp = 0x2DU;
 8002e0c:	f04f 012d 	mov.w	r1, #45	@ 0x2d
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e10:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e12:	f10d 000f 	add.w	r0, sp, #15
 8002e16:	2201      	movs	r2, #1
    tmp = 0x2DU;
 8002e18:	f88d 100f 	strb.w	r1, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e1c:	4601      	mov	r1, r0
 8002e1e:	4628      	mov	r0, r5
 8002e20:	f000 fc46 	bl	80036b0 <st7735_send_data>
 8002e24:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e26:	f10d 000f 	add.w	r0, sp, #15
 8002e2a:	2201      	movs	r2, #1
    tmp = 0x29U;
 8002e2c:	f88d 800f 	strb.w	r8, [sp, #15]
    tmp = 0x00U;
 8002e30:	f04f 0900 	mov.w	r9, #0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e34:	4601      	mov	r1, r0
 8002e36:	4628      	mov	r0, r5
 8002e38:	f000 fc3a 	bl	80036b0 <st7735_send_data>
 8002e3c:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e3e:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x25U;
 8002e42:	2325      	movs	r3, #37	@ 0x25
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e44:	2201      	movs	r2, #1
    tmp = 0x01U;
 8002e46:	2701      	movs	r7, #1
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e48:	4601      	mov	r1, r0
 8002e4a:	4628      	mov	r0, r5
    tmp = 0x25U;
 8002e4c:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e50:	f000 fc2e 	bl	80036b0 <st7735_send_data>
 8002e54:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e56:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x2BU;
 8002e5a:	232b      	movs	r3, #43	@ 0x2b
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	4601      	mov	r1, r0
 8002e60:	4628      	mov	r0, r5
    tmp = 0x2BU;
 8002e62:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e66:	f000 fc23 	bl	80036b0 <st7735_send_data>
 8002e6a:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e6c:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x39U;
 8002e70:	2339      	movs	r3, #57	@ 0x39
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e72:	2201      	movs	r2, #1
 8002e74:	4601      	mov	r1, r0
 8002e76:	4628      	mov	r0, r5
    tmp = 0x39U;
 8002e78:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e7c:	f000 fc18 	bl	80036b0 <st7735_send_data>
 8002e80:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e82:	f10d 000f 	add.w	r0, sp, #15
 8002e86:	2201      	movs	r2, #1
    tmp = 0x00U;
 8002e88:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e8c:	4601      	mov	r1, r0
 8002e8e:	4628      	mov	r0, r5
 8002e90:	f000 fc0e 	bl	80036b0 <st7735_send_data>
 8002e94:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e96:	f10d 000f 	add.w	r0, sp, #15
 8002e9a:	463a      	mov	r2, r7
    tmp = 0x01U;
 8002e9c:	f88d 700f 	strb.w	r7, [sp, #15]
    tmp = 0x10U;
 8002ea0:	f04f 0a10 	mov.w	sl, #16
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ea4:	4601      	mov	r1, r0
 8002ea6:	4628      	mov	r0, r5
 8002ea8:	f000 fc02 	bl	80036b0 <st7735_send_data>
 8002eac:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002eae:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x03U;
 8002eb2:	2303      	movs	r3, #3
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002eb4:	463a      	mov	r2, r7
 8002eb6:	4601      	mov	r1, r0
 8002eb8:	4628      	mov	r0, r5
    tmp = 0x03U;
 8002eba:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ebe:	f000 fbf7 	bl	80036b0 <st7735_send_data>
 8002ec2:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ec4:	f10d 000f 	add.w	r0, sp, #15
 8002ec8:	463a      	mov	r2, r7
    tmp = 0x10U;
 8002eca:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ece:	4601      	mov	r1, r0
 8002ed0:	4628      	mov	r0, r5
 8002ed2:	f000 fbed 	bl	80036b0 <st7735_send_data>
    tmp = 0x03U;
 8002ed6:	2303      	movs	r3, #3
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ed8:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8002eda:	f10d 000f 	add.w	r0, sp, #15
 8002ede:	21e1      	movs	r1, #225	@ 0xe1
    tmp = 0x03U;
 8002ee0:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	463b      	mov	r3, r7
 8002ee8:	4628      	mov	r0, r5
 8002eea:	f000 fbd9 	bl	80036a0 <st7735_write_reg>
 8002eee:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ef0:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x1DU;
 8002ef4:	231d      	movs	r3, #29
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ef6:	463a      	mov	r2, r7
 8002ef8:	4601      	mov	r1, r0
 8002efa:	4628      	mov	r0, r5
    tmp = 0x1DU;
 8002efc:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f00:	f000 fbd6 	bl	80036b0 <st7735_send_data>
 8002f04:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f06:	f10d 000f 	add.w	r0, sp, #15
 8002f0a:	463a      	mov	r2, r7
    tmp = 0x07U;
 8002f0c:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f10:	4601      	mov	r1, r0
 8002f12:	4628      	mov	r0, r5
 8002f14:	f000 fbcc 	bl	80036b0 <st7735_send_data>
 8002f18:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f1a:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x06U;
 8002f1e:	2306      	movs	r3, #6
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f20:	463a      	mov	r2, r7
    tmp = 0x2EU;
 8002f22:	f04f 0b2e 	mov.w	fp, #46	@ 0x2e
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f26:	4601      	mov	r1, r0
 8002f28:	4628      	mov	r0, r5
    tmp = 0x06U;
 8002f2a:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f2e:	f000 fbbf 	bl	80036b0 <st7735_send_data>
 8002f32:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f34:	f10d 000f 	add.w	r0, sp, #15
 8002f38:	463a      	mov	r2, r7
    tmp = 0x2EU;
 8002f3a:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f3e:	4601      	mov	r1, r0
 8002f40:	4628      	mov	r0, r5
 8002f42:	f000 fbb5 	bl	80036b0 <st7735_send_data>
 8002f46:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f48:	f10d 000f 	add.w	r0, sp, #15
    tmp = 0x2CU;
 8002f4c:	232c      	movs	r3, #44	@ 0x2c
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f4e:	463a      	mov	r2, r7
 8002f50:	4601      	mov	r1, r0
 8002f52:	4628      	mov	r0, r5
    tmp = 0x2CU;
 8002f54:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f58:	f000 fbaa 	bl	80036b0 <st7735_send_data>
 8002f5c:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f5e:	f10d 000f 	add.w	r0, sp, #15
 8002f62:	463a      	mov	r2, r7
    tmp = 0x29U;
 8002f64:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f68:	4601      	mov	r1, r0
 8002f6a:	4628      	mov	r0, r5
 8002f6c:	f000 fba0 	bl	80036b0 <st7735_send_data>
    tmp = 0x2DU;
 8002f70:	f04f 012d 	mov.w	r1, #45	@ 0x2d
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f74:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f76:	463a      	mov	r2, r7
    tmp = 0x2DU;
 8002f78:	f88d 100f 	strb.w	r1, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f7c:	4628      	mov	r0, r5
 8002f7e:	f10d 010f 	add.w	r1, sp, #15
 8002f82:	f000 fb95 	bl	80036b0 <st7735_send_data>
 8002f86:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f88:	463a      	mov	r2, r7
 8002f8a:	f10d 010f 	add.w	r1, sp, #15
 8002f8e:	4628      	mov	r0, r5
    tmp = 0x2EU;
 8002f90:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f94:	f000 fb8c 	bl	80036b0 <st7735_send_data>
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f98:	463a      	mov	r2, r7
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f9a:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f9c:	f10d 010f 	add.w	r1, sp, #15
 8002fa0:	4628      	mov	r0, r5
    tmp = 0x2EU;
 8002fa2:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fa6:	f000 fb83 	bl	80036b0 <st7735_send_data>
    tmp = 0x37U;
 8002faa:	f04f 0237 	mov.w	r2, #55	@ 0x37
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fae:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fb0:	f10d 010f 	add.w	r1, sp, #15
    tmp = 0x37U;
 8002fb4:	f88d 200f 	strb.w	r2, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fb8:	4628      	mov	r0, r5
 8002fba:	463a      	mov	r2, r7
 8002fbc:	f000 fb78 	bl	80036b0 <st7735_send_data>
    tmp = 0x3FU;
 8002fc0:	233f      	movs	r3, #63	@ 0x3f
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fc2:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fc4:	463a      	mov	r2, r7
 8002fc6:	f10d 010f 	add.w	r1, sp, #15
 8002fca:	4628      	mov	r0, r5
    tmp = 0x3FU;
 8002fcc:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fd0:	f000 fb6e 	bl	80036b0 <st7735_send_data>
 8002fd4:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fd6:	463a      	mov	r2, r7
 8002fd8:	f10d 010f 	add.w	r1, sp, #15
 8002fdc:	4628      	mov	r0, r5
    tmp = 0x00U;
 8002fde:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fe2:	f000 fb65 	bl	80036b0 <st7735_send_data>
 8002fe6:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fe8:	463a      	mov	r2, r7
 8002fea:	f10d 010f 	add.w	r1, sp, #15
 8002fee:	4628      	mov	r0, r5
    tmp = 0x00U;
 8002ff0:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ff4:	f000 fb5c 	bl	80036b0 <st7735_send_data>
    tmp = 0x02U;
 8002ff8:	f04f 0302 	mov.w	r3, #2
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ffc:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ffe:	463a      	mov	r2, r7
 8003000:	f10d 010f 	add.w	r1, sp, #15
 8003004:	4628      	mov	r0, r5
    tmp = 0x02U;
 8003006:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800300a:	f000 fb51 	bl	80036b0 <st7735_send_data>
 800300e:	4404      	add	r4, r0
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003010:	463a      	mov	r2, r7
 8003012:	f10d 010f 	add.w	r1, sp, #15
 8003016:	4628      	mov	r0, r5
    tmp = 0x10U;
 8003018:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800301c:	f000 fb48 	bl	80036b0 <st7735_send_data>
 8003020:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8003022:	463b      	mov	r3, r7
 8003024:	f10d 020f 	add.w	r2, sp, #15
 8003028:	2113      	movs	r1, #19
 800302a:	4628      	mov	r0, r5
    tmp  = 0x00U;
 800302c:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8003030:	f000 fb36 	bl	80036a0 <st7735_write_reg>
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 8003034:	463b      	mov	r3, r7
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8003036:	4404      	add	r4, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 8003038:	f10d 020f 	add.w	r2, sp, #15
 800303c:	4641      	mov	r1, r8
 800303e:	4628      	mov	r0, r5
 8003040:	f000 fb2e 	bl	80036a0 <st7735_write_reg>
 8003044:	4603      	mov	r3, r0
    ret += ST7735_SetOrientation(pObj, pDriver);
 8003046:	9900      	ldr	r1, [sp, #0]
 8003048:	4630      	mov	r0, r6
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 800304a:	441c      	add	r4, r3
    ret += ST7735_SetOrientation(pObj, pDriver);
 800304c:	f7ff fcd8 	bl	8002a00 <ST7735_SetOrientation>
  if(ret != ST7735_OK)
 8003050:	42c4      	cmn	r4, r0
 8003052:	bf14      	ite	ne
 8003054:	f04f 30ff 	movne.w	r0, #4294967295
 8003058:	4648      	moveq	r0, r9
}
 800305a:	b005      	add	sp, #20
 800305c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 8003060:	f10d 020f 	add.w	r2, sp, #15
 8003064:	2121      	movs	r1, #33	@ 0x21
 8003066:	4628      	mov	r0, r5
 8003068:	f000 fb1a 	bl	80036a0 <st7735_write_reg>
 800306c:	4404      	add	r4, r0
 800306e:	e67c      	b.n	8002d6a <ST7735_Init+0x282>
    ret = ST7735_ERROR;
 8003070:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8003074:	e7f1      	b.n	800305a <ST7735_Init+0x572>
 8003076:	bf00      	nop

08003078 <ST7735_SetCursor>:
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8003078:	4b38      	ldr	r3, [pc, #224]	@ (800315c <ST7735_SetCursor+0xe4>)
{
 800307a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800307c:	4616      	mov	r6, r2
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 800307e:	689a      	ldr	r2, [r3, #8]
{
 8003080:	b083      	sub	sp, #12
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8003082:	7b5c      	ldrb	r4, [r3, #13]
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8003084:	2a01      	cmp	r2, #1
{
 8003086:	460f      	mov	r7, r1
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8003088:	d94f      	bls.n	800312a <ST7735_SetCursor+0xb2>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 800308a:	2c01      	cmp	r4, #1
 800308c:	d048      	beq.n	8003120 <ST7735_SetCursor+0xa8>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 800308e:	2c02      	cmp	r4, #2
 8003090:	d05c      	beq.n	800314c <ST7735_SetCursor+0xd4>
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8003092:	f100 0520 	add.w	r5, r0, #32
 8003096:	f10d 0207 	add.w	r2, sp, #7
 800309a:	2300      	movs	r3, #0
 800309c:	212a      	movs	r1, #42	@ 0x2a
 800309e:	4628      	mov	r0, r5
 80030a0:	f000 fafe 	bl	80036a0 <st7735_write_reg>
 80030a4:	4604      	mov	r4, r0
  tmp = (uint8_t)(Xpos >> 8U);
 80030a6:	0a3b      	lsrs	r3, r7, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030a8:	f10d 0107 	add.w	r1, sp, #7
 80030ac:	2201      	movs	r2, #1
 80030ae:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos >> 8U);
 80030b0:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030b4:	f000 fafc 	bl	80036b0 <st7735_send_data>
 80030b8:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030ba:	f10d 0107 	add.w	r1, sp, #7
 80030be:	2201      	movs	r2, #1
 80030c0:	4628      	mov	r0, r5
  tmp = (uint8_t)(Xpos & 0xFFU);
 80030c2:	f88d 7007 	strb.w	r7, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030c6:	f000 faf3 	bl	80036b0 <st7735_send_data>
 80030ca:	4404      	add	r4, r0
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 80030cc:	f10d 0207 	add.w	r2, sp, #7
 80030d0:	2300      	movs	r3, #0
 80030d2:	212b      	movs	r1, #43	@ 0x2b
 80030d4:	4628      	mov	r0, r5
 80030d6:	f000 fae3 	bl	80036a0 <st7735_write_reg>
 80030da:	4404      	add	r4, r0
  tmp = (uint8_t)(Ypos >> 8U);
 80030dc:	0a33      	lsrs	r3, r6, #8
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030de:	f10d 0107 	add.w	r1, sp, #7
 80030e2:	2201      	movs	r2, #1
 80030e4:	4628      	mov	r0, r5
  tmp = (uint8_t)(Ypos >> 8U);
 80030e6:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030ea:	f000 fae1 	bl	80036b0 <st7735_send_data>
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030ee:	f10d 0107 	add.w	r1, sp, #7
 80030f2:	2201      	movs	r2, #1
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030f4:	4404      	add	r4, r0
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030f6:	4628      	mov	r0, r5
  tmp = (uint8_t)(Ypos & 0xFFU);
 80030f8:	f88d 6007 	strb.w	r6, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80030fc:	f000 fad8 	bl	80036b0 <st7735_send_data>
 8003100:	4601      	mov	r1, r0
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 8003102:	2300      	movs	r3, #0
 8003104:	f10d 0207 	add.w	r2, sp, #7
 8003108:	4628      	mov	r0, r5
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800310a:	440c      	add	r4, r1
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 800310c:	212c      	movs	r1, #44	@ 0x2c
 800310e:	f000 fac7 	bl	80036a0 <st7735_write_reg>
  if(ret != ST7735_OK)
 8003112:	42c4      	cmn	r4, r0
}
 8003114:	bf14      	ite	ne
 8003116:	f04f 30ff 	movne.w	r0, #4294967295
 800311a:	2000      	moveq	r0, #0
 800311c:	b003      	add	sp, #12
 800311e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8003120:	7b1b      	ldrb	r3, [r3, #12]
 8003122:	b963      	cbnz	r3, 800313e <ST7735_SetCursor+0xc6>
				Xpos += 1;
 8003124:	3701      	adds	r7, #1
				Ypos += 26;
 8003126:	361a      	adds	r6, #26
 8003128:	e7b3      	b.n	8003092 <ST7735_SetCursor+0x1a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 800312a:	2c01      	cmp	r4, #1
 800312c:	d009      	beq.n	8003142 <ST7735_SetCursor+0xca>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 800312e:	2c02      	cmp	r4, #2
 8003130:	d1af      	bne.n	8003092 <ST7735_SetCursor+0x1a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8003132:	7b1b      	ldrb	r3, [r3, #12]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d1ac      	bne.n	8003092 <ST7735_SetCursor+0x1a>
				Xpos += 2;
 8003138:	3702      	adds	r7, #2
				Ypos += 1;
 800313a:	3601      	adds	r6, #1
 800313c:	e7a9      	b.n	8003092 <ST7735_SetCursor+0x1a>
				Ypos += 24;
 800313e:	3618      	adds	r6, #24
 8003140:	e7a7      	b.n	8003092 <ST7735_SetCursor+0x1a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8003142:	7b1b      	ldrb	r3, [r3, #12]
 8003144:	b943      	cbnz	r3, 8003158 <ST7735_SetCursor+0xe0>
				Xpos += 26;
 8003146:	371a      	adds	r7, #26
				Ypos += 1;
 8003148:	3601      	adds	r6, #1
 800314a:	e7a2      	b.n	8003092 <ST7735_SetCursor+0x1a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 800314c:	7b1b      	ldrb	r3, [r3, #12]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d19f      	bne.n	8003092 <ST7735_SetCursor+0x1a>
				Xpos += 1;
 8003152:	3701      	adds	r7, #1
				Ypos += 2;
 8003154:	3602      	adds	r6, #2
 8003156:	e79c      	b.n	8003092 <ST7735_SetCursor+0x1a>
				Xpos += 24;
 8003158:	3718      	adds	r7, #24
				Ypos += 0;
 800315a:	e79a      	b.n	8003092 <ST7735_SetCursor+0x1a>
 800315c:	24000668 	.word	0x24000668

08003160 <ST7735_DrawBitmap>:
{
 8003160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  y_pos = ST7735Ctx.Height - Ypos - height;
 8003164:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 8003264 <ST7735_DrawBitmap+0x104>
{
 8003168:	b085      	sub	sp, #20
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 800316a:	f8d3 4016 	ldr.w	r4, [r3, #22]
{
 800316e:	4682      	mov	sl, r0
 8003170:	460f      	mov	r7, r1
  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8003172:	9400      	str	r4, [sp, #0]
  y_pos = ST7735Ctx.Height - Ypos - height;
 8003174:	f8d9 5004 	ldr.w	r5, [r9, #4]
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 8003178:	f8d3 8002 	ldr.w	r8, [r3, #2]
  y_pos = ST7735Ctx.Height - Ypos - height;
 800317c:	1aad      	subs	r5, r5, r2
 800317e:	1b2d      	subs	r5, r5, r4
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8003180:	f8d3 400a 	ldr.w	r4, [r3, #10]
  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8003184:	462a      	mov	r2, r5
  size = size - index;
 8003186:	eba8 0804 	sub.w	r8, r8, r4
  pbmp = pBmp + index;
 800318a:	441c      	add	r4, r3
  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 800318c:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8003190:	f7ff fb92 	bl	80028b8 <ST7735_SetDisplayWindow>
 8003194:	2800      	cmp	r0, #0
 8003196:	d15e      	bne.n	8003256 <ST7735_DrawBitmap+0xf6>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8003198:	f8df b0cc 	ldr.w	fp, [pc, #204]	@ 8003268 <ST7735_DrawBitmap+0x108>
 800319c:	f8d9 3008 	ldr.w	r3, [r9, #8]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80031a0:	f899 200c 	ldrb.w	r2, [r9, #12]
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 80031a4:	f81b 3033 	ldrb.w	r3, [fp, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80031a8:	2a00      	cmp	r2, #0
 80031aa:	d04e      	beq.n	800324a <ST7735_DrawBitmap+0xea>
    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80031ac:	f10a 0620 	add.w	r6, sl, #32
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80031b0:	f88d 300b 	strb.w	r3, [sp, #11]
    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80031b4:	2136      	movs	r1, #54	@ 0x36
 80031b6:	2301      	movs	r3, #1
 80031b8:	4630      	mov	r0, r6
 80031ba:	f10d 020b 	add.w	r2, sp, #11
 80031be:	f000 fa6f 	bl	80036a0 <st7735_write_reg>
 80031c2:	2800      	cmp	r0, #0
 80031c4:	d147      	bne.n	8003256 <ST7735_DrawBitmap+0xf6>
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 80031c6:	462a      	mov	r2, r5
 80031c8:	4639      	mov	r1, r7
 80031ca:	4650      	mov	r0, sl
 80031cc:	f7ff ff54 	bl	8003078 <ST7735_SetCursor>
 80031d0:	2800      	cmp	r0, #0
 80031d2:	d140      	bne.n	8003256 <ST7735_DrawBitmap+0xf6>
      }while(counter < size);
 80031d4:	f06f 0701 	mvn.w	r7, #1
 80031d8:	1b3f      	subs	r7, r7, r4
 80031da:	3402      	adds	r4, #2
 80031dc:	e001      	b.n	80031e2 <ST7735_DrawBitmap+0x82>
 80031de:	4598      	cmp	r8, r3
 80031e0:	d913      	bls.n	800320a <ST7735_DrawBitmap+0xaa>
        pixel_val[0] = *(pbmp + 1);
 80031e2:	f814 5c01 	ldrb.w	r5, [r4, #-1]
      }while(counter < size);
 80031e6:	3402      	adds	r4, #2
        pixel_val[1] = *(pbmp);
 80031e8:	f814 3c04 	ldrb.w	r3, [r4, #-4]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 80031ec:	2202      	movs	r2, #2
 80031ee:	a903      	add	r1, sp, #12
 80031f0:	4630      	mov	r0, r6
        pixel_val[0] = *(pbmp + 1);
 80031f2:	f88d 500c 	strb.w	r5, [sp, #12]
        pixel_val[1] = *(pbmp);
 80031f6:	f88d 300d 	strb.w	r3, [sp, #13]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 80031fa:	f000 fa59 	bl	80036b0 <st7735_send_data>
      }while(counter < size);
 80031fe:	193b      	adds	r3, r7, r4
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 8003200:	4605      	mov	r5, r0
 8003202:	2800      	cmp	r0, #0
 8003204:	d0eb      	beq.n	80031de <ST7735_DrawBitmap+0x7e>
          ret = ST7735_ERROR;
 8003206:	f04f 35ff 	mov.w	r5, #4294967295
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 800320a:	f8d9 3008 	ldr.w	r3, [r9, #8]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800320e:	f899 200c 	ldrb.w	r2, [r9, #12]
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8003212:	eb0b 0bc3 	add.w	fp, fp, r3, lsl #3
 8003216:	f89b 3004 	ldrb.w	r3, [fp, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800321a:	b1ca      	cbz	r2, 8003250 <ST7735_DrawBitmap+0xf0>
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 800321c:	f10d 020b 	add.w	r2, sp, #11
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003220:	f88d 300b 	strb.w	r3, [sp, #11]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 8003224:	4630      	mov	r0, r6
 8003226:	2301      	movs	r3, #1
 8003228:	2136      	movs	r1, #54	@ 0x36
 800322a:	f000 fa39 	bl	80036a0 <st7735_write_reg>
 800322e:	4602      	mov	r2, r0
 8003230:	b988      	cbnz	r0, 8003256 <ST7735_DrawBitmap+0xf6>
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 8003232:	4650      	mov	r0, sl
 8003234:	e9d9 3100 	ldrd	r3, r1, [r9]
 8003238:	9100      	str	r1, [sp, #0]
 800323a:	4611      	mov	r1, r2
 800323c:	f7ff fb3c 	bl	80028b8 <ST7735_SetDisplayWindow>
 8003240:	b948      	cbnz	r0, 8003256 <ST7735_DrawBitmap+0xf6>
}
 8003242:	4628      	mov	r0, r5
 8003244:	b005      	add	sp, #20
 8003246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800324a:	f043 0308 	orr.w	r3, r3, #8
 800324e:	e7ad      	b.n	80031ac <ST7735_DrawBitmap+0x4c>
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003250:	f043 0308 	orr.w	r3, r3, #8
 8003254:	e7e2      	b.n	800321c <ST7735_DrawBitmap+0xbc>
    ret = ST7735_ERROR;
 8003256:	f04f 35ff 	mov.w	r5, #4294967295
}
 800325a:	4628      	mov	r0, r5
 800325c:	b005      	add	sp, #20
 800325e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003262:	bf00      	nop
 8003264:	24000668 	.word	0x24000668
 8003268:	0801ea14 	.word	0x0801ea14

0800326c <ST7735_DrawHLine>:
{
 800326c:	b570      	push	{r4, r5, r6, lr}
  if((Xpos + Length) > ST7735Ctx.Width)
 800326e:	4e1e      	ldr	r6, [pc, #120]	@ (80032e8 <ST7735_DrawHLine+0x7c>)
{
 8003270:	461c      	mov	r4, r3
  if((Xpos + Length) > ST7735Ctx.Width)
 8003272:	18cb      	adds	r3, r1, r3
 8003274:	6836      	ldr	r6, [r6, #0]
 8003276:	42b3      	cmp	r3, r6
 8003278:	d832      	bhi.n	80032e0 <ST7735_DrawHLine+0x74>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 800327a:	4605      	mov	r5, r0
 800327c:	f7ff fefc 	bl	8003078 <ST7735_SetCursor>
 8003280:	4602      	mov	r2, r0
 8003282:	bb68      	cbnz	r0, 80032e0 <ST7735_DrawHLine+0x74>
    for(i = 0; i < Length; i++)
 8003284:	b1fc      	cbz	r4, 80032c6 <ST7735_DrawHLine+0x5a>
      pdata[2U*i] = (uint8_t)(Color >> 8);
 8003286:	9b04      	ldr	r3, [sp, #16]
 8003288:	2c01      	cmp	r4, #1
 800328a:	f3c3 2e07 	ubfx	lr, r3, #8, #8
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 800328e:	b2d8      	uxtb	r0, r3
 8003290:	d024      	beq.n	80032dc <ST7735_DrawHLine+0x70>
 8003292:	f36e 0207 	bfi	r2, lr, #0, #8
 8003296:	4915      	ldr	r1, [pc, #84]	@ (80032ec <ST7735_DrawHLine+0x80>)
 8003298:	0863      	lsrs	r3, r4, #1
 800329a:	f360 220f 	bfi	r2, r0, #8, #8
 800329e:	468c      	mov	ip, r1
 80032a0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80032a4:	f36e 4217 	bfi	r2, lr, #16, #8
 80032a8:	f360 621f 	bfi	r2, r0, #24, #8
      pdata[2U*i] = (uint8_t)(Color >> 8);
 80032ac:	f84c 2b04 	str.w	r2, [ip], #4
    for(i = 0; i < Length; i++)
 80032b0:	459c      	cmp	ip, r3
 80032b2:	d1fb      	bne.n	80032ac <ST7735_DrawHLine+0x40>
 80032b4:	07e3      	lsls	r3, r4, #31
 80032b6:	d506      	bpl.n	80032c6 <ST7735_DrawHLine+0x5a>
 80032b8:	f024 0201 	bic.w	r2, r4, #1
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 80032bc:	eb01 0342 	add.w	r3, r1, r2, lsl #1
      pdata[2U*i] = (uint8_t)(Color >> 8);
 80032c0:	f801 e012 	strb.w	lr, [r1, r2, lsl #1]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 80032c4:	7058      	strb	r0, [r3, #1]
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 80032c6:	0062      	lsls	r2, r4, #1
 80032c8:	4908      	ldr	r1, [pc, #32]	@ (80032ec <ST7735_DrawHLine+0x80>)
 80032ca:	f105 0020 	add.w	r0, r5, #32
 80032ce:	f000 f9ef 	bl	80036b0 <st7735_send_data>
 80032d2:	3800      	subs	r0, #0
 80032d4:	bf18      	it	ne
 80032d6:	2001      	movne	r0, #1
 80032d8:	4240      	negs	r0, r0
}
 80032da:	bd70      	pop	{r4, r5, r6, pc}
 80032dc:	4903      	ldr	r1, [pc, #12]	@ (80032ec <ST7735_DrawHLine+0x80>)
 80032de:	e7ed      	b.n	80032bc <ST7735_DrawHLine+0x50>
    ret = ST7735_ERROR;
 80032e0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80032e4:	bd70      	pop	{r4, r5, r6, pc}
 80032e6:	bf00      	nop
 80032e8:	24000668 	.word	0x24000668
 80032ec:	24000168 	.word	0x24000168

080032f0 <ST7735_SetPixel>:
{
 80032f0:	b570      	push	{r4, r5, r6, lr}
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 80032f2:	4c11      	ldr	r4, [pc, #68]	@ (8003338 <ST7735_SetPixel+0x48>)
  color |= (uint16_t)((uint16_t)(Color >> 8));
 80032f4:	ea4f 2c13 	mov.w	ip, r3, lsr #8
{
 80032f8:	b082      	sub	sp, #8
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 80032fa:	6826      	ldr	r6, [r4, #0]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 80032fc:	ea4c 2c03 	orr.w	ip, ip, r3, lsl #8
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8003300:	428e      	cmp	r6, r1
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8003302:	f8ad c006 	strh.w	ip, [sp, #6]
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8003306:	d913      	bls.n	8003330 <ST7735_SetPixel+0x40>
 8003308:	6864      	ldr	r4, [r4, #4]
 800330a:	4294      	cmp	r4, r2
 800330c:	d910      	bls.n	8003330 <ST7735_SetPixel+0x40>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 800330e:	4605      	mov	r5, r0
 8003310:	f7ff feb2 	bl	8003078 <ST7735_SetCursor>
 8003314:	b960      	cbnz	r0, 8003330 <ST7735_SetPixel+0x40>
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8003316:	2202      	movs	r2, #2
 8003318:	f10d 0106 	add.w	r1, sp, #6
 800331c:	f105 0020 	add.w	r0, r5, #32
 8003320:	f000 f9c6 	bl	80036b0 <st7735_send_data>
 8003324:	3800      	subs	r0, #0
 8003326:	bf18      	it	ne
 8003328:	2001      	movne	r0, #1
 800332a:	4240      	negs	r0, r0
}
 800332c:	b002      	add	sp, #8
 800332e:	bd70      	pop	{r4, r5, r6, pc}
    ret = ST7735_ERROR;
 8003330:	f04f 30ff 	mov.w	r0, #4294967295
 8003334:	e7fa      	b.n	800332c <ST7735_SetPixel+0x3c>
 8003336:	bf00      	nop
 8003338:	24000668 	.word	0x24000668

0800333c <ST7735_ReadID>:
{
 800333c:	b530      	push	{r4, r5, lr}
  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 800333e:	f100 0420 	add.w	r4, r0, #32
{
 8003342:	b083      	sub	sp, #12
 8003344:	460d      	mov	r5, r1
  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 8003346:	21da      	movs	r1, #218	@ 0xda
 8003348:	aa01      	add	r2, sp, #4
 800334a:	4620      	mov	r0, r4
 800334c:	f000 f9a4 	bl	8003698 <st7735_read_reg>
 8003350:	b9d0      	cbnz	r0, 8003388 <ST7735_ReadID+0x4c>
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 8003352:	f10d 0205 	add.w	r2, sp, #5
 8003356:	21db      	movs	r1, #219	@ 0xdb
 8003358:	4620      	mov	r0, r4
 800335a:	f000 f99d 	bl	8003698 <st7735_read_reg>
 800335e:	b998      	cbnz	r0, 8003388 <ST7735_ReadID+0x4c>
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 8003360:	f10d 0206 	add.w	r2, sp, #6
 8003364:	21dc      	movs	r1, #220	@ 0xdc
 8003366:	4620      	mov	r0, r4
 8003368:	f000 f996 	bl	8003698 <st7735_read_reg>
 800336c:	b960      	cbnz	r0, 8003388 <ST7735_ReadID+0x4c>
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 800336e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003372:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8003376:	041b      	lsls	r3, r3, #16
 8003378:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800337c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003380:	4313      	orrs	r3, r2
 8003382:	602b      	str	r3, [r5, #0]
}
 8003384:	b003      	add	sp, #12
 8003386:	bd30      	pop	{r4, r5, pc}
    ret = ST7735_ERROR;
 8003388:	f04f 30ff 	mov.w	r0, #4294967295
 800338c:	e7fa      	b.n	8003384 <ST7735_ReadID+0x48>
 800338e:	bf00      	nop

08003390 <ST7735_GetPixel>:
{
 8003390:	b570      	push	{r4, r5, r6, lr}
 8003392:	4605      	mov	r5, r0
 8003394:	b082      	sub	sp, #8
 8003396:	461e      	mov	r6, r3
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8003398:	f7ff fe6e 	bl	8003078 <ST7735_SetCursor>
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 800339c:	3520      	adds	r5, #32
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 800339e:	4604      	mov	r4, r0
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 80033a0:	f10d 0207 	add.w	r2, sp, #7
 80033a4:	212e      	movs	r1, #46	@ 0x2e
 80033a6:	4628      	mov	r0, r5
 80033a8:	f000 f976 	bl	8003698 <st7735_read_reg>
 80033ac:	4404      	add	r4, r0
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 80033ae:	f10d 0107 	add.w	r1, sp, #7
 80033b2:	2201      	movs	r2, #1
 80033b4:	4628      	mov	r0, r5
 80033b6:	f000 f97f 	bl	80036b8 <st7735_recv_data>
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 80033ba:	f10d 0105 	add.w	r1, sp, #5
 80033be:	2201      	movs	r2, #1
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 80033c0:	4404      	add	r4, r0
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 80033c2:	4628      	mov	r0, r5
 80033c4:	f000 f978 	bl	80036b8 <st7735_recv_data>
 80033c8:	4603      	mov	r3, r0
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 80033ca:	2201      	movs	r2, #1
 80033cc:	4628      	mov	r0, r5
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 80033ce:	441c      	add	r4, r3
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 80033d0:	f10d 0106 	add.w	r1, sp, #6
 80033d4:	f000 f970 	bl	80036b8 <st7735_recv_data>
  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 80033d8:	f89d 2006 	ldrb.w	r2, [sp, #6]
  if(ret != ST7735_OK)
 80033dc:	42c4      	cmn	r4, r0
  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 80033de:	f89d 3005 	ldrb.w	r3, [sp, #5]
}
 80033e2:	bf18      	it	ne
 80033e4:	f04f 30ff 	movne.w	r0, #4294967295
  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 80033e8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
}
 80033ec:	bf08      	it	eq
 80033ee:	2000      	moveq	r0, #0
  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 80033f0:	6033      	str	r3, [r6, #0]
}
 80033f2:	b002      	add	sp, #8
 80033f4:	bd70      	pop	{r4, r5, r6, pc}
 80033f6:	bf00      	nop

080033f8 <ST7735_FillRGBRect>:
{
 80033f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033fc:	b085      	sub	sp, #20
 80033fe:	468b      	mov	fp, r1
 8003400:	4614      	mov	r4, r2
  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 8003402:	4a3d      	ldr	r2, [pc, #244]	@ (80034f8 <ST7735_FillRGBRect+0x100>)
{
 8003404:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8003406:	4601      	mov	r1, r0
  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 8003408:	6810      	ldr	r0, [r2, #0]
{
 800340a:	461d      	mov	r5, r3
  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 800340c:	eb0b 0706 	add.w	r7, fp, r6
{
 8003410:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 8003412:	4287      	cmp	r7, r0
 8003414:	d86c      	bhi.n	80034f0 <ST7735_FillRGBRect+0xf8>
 8003416:	6852      	ldr	r2, [r2, #4]
 8003418:	eb04 0903 	add.w	r9, r4, r3
 800341c:	4591      	cmp	r9, r2
 800341e:	d867      	bhi.n	80034f0 <ST7735_FillRGBRect+0xf8>
    for(j = 0; j < Height; j++)
 8003420:	2b00      	cmp	r3, #0
 8003422:	d060      	beq.n	80034e6 <ST7735_FillRGBRect+0xee>
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8003424:	0073      	lsls	r3, r6, #1
 8003426:	4f35      	ldr	r7, [pc, #212]	@ (80034fc <ST7735_FillRGBRect+0x104>)
  int32_t ret = ST7735_OK;
 8003428:	f04f 0a00 	mov.w	sl, #0
 800342c:	9100      	str	r1, [sp, #0]
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 800342e:	9301      	str	r3, [sp, #4]
 8003430:	1e73      	subs	r3, r6, #1
 8003432:	f107 0801 	add.w	r8, r7, #1
 8003436:	9303      	str	r3, [sp, #12]
 8003438:	f101 0320 	add.w	r3, r1, #32
 800343c:	9302      	str	r3, [sp, #8]
 800343e:	e004      	b.n	800344a <ST7735_FillRGBRect+0x52>
    for(j = 0; j < Height; j++)
 8003440:	3401      	adds	r4, #1
        ret = ST7735_ERROR;
 8003442:	f04f 3aff 	mov.w	sl, #4294967295
    for(j = 0; j < Height; j++)
 8003446:	45a1      	cmp	r9, r4
 8003448:	d02a      	beq.n	80034a0 <ST7735_FillRGBRect+0xa8>
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 800344a:	4622      	mov	r2, r4
 800344c:	4659      	mov	r1, fp
 800344e:	9800      	ldr	r0, [sp, #0]
 8003450:	f7ff fe12 	bl	8003078 <ST7735_SetCursor>
 8003454:	2800      	cmp	r0, #0
 8003456:	d1f3      	bne.n	8003440 <ST7735_FillRGBRect+0x48>
        for(i = 0; i < Width; i++)
 8003458:	b1b6      	cbz	r6, 8003488 <ST7735_FillRGBRect+0x90>
 800345a:	9b03      	ldr	r3, [sp, #12]
 800345c:	2b02      	cmp	r3, #2
 800345e:	d940      	bls.n	80034e2 <ST7735_FillRGBRect+0xea>
 8003460:	1cea      	adds	r2, r5, #3
 8003462:	4639      	mov	r1, r7
 8003464:	1bd2      	subs	r2, r2, r7
 8003466:	2a06      	cmp	r2, #6
 8003468:	d81e      	bhi.n	80034a8 <ST7735_FillRGBRect+0xb0>
 800346a:	f105 0c01 	add.w	ip, r5, #1
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 800346e:	f815 3010 	ldrb.w	r3, [r5, r0, lsl #1]
 8003472:	f801 3010 	strb.w	r3, [r1, r0, lsl #1]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8003476:	f81c 3010 	ldrb.w	r3, [ip, r0, lsl #1]
 800347a:	f808 3010 	strb.w	r3, [r8, r0, lsl #1]
        for(i = 0; i < Width; i++)
 800347e:	3001      	adds	r0, #1
 8003480:	4286      	cmp	r6, r0
 8003482:	d1f4      	bne.n	800346e <ST7735_FillRGBRect+0x76>
 8003484:	9b01      	ldr	r3, [sp, #4]
 8003486:	441d      	add	r5, r3
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8003488:	9a01      	ldr	r2, [sp, #4]
 800348a:	4639      	mov	r1, r7
 800348c:	9802      	ldr	r0, [sp, #8]
    for(j = 0; j < Height; j++)
 800348e:	3401      	adds	r4, #1
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 8003490:	f000 f90e 	bl	80036b0 <st7735_send_data>
          ret = ST7735_ERROR;
 8003494:	2800      	cmp	r0, #0
 8003496:	bf18      	it	ne
 8003498:	f04f 3aff 	movne.w	sl, #4294967295
    for(j = 0; j < Height; j++)
 800349c:	45a1      	cmp	r9, r4
 800349e:	d1d4      	bne.n	800344a <ST7735_FillRGBRect+0x52>
}
 80034a0:	4650      	mov	r0, sl
 80034a2:	b005      	add	sp, #20
 80034a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034a8:	ea4f 0c56 	mov.w	ip, r6, lsr #1
 80034ac:	462a      	mov	r2, r5
        for(i = 0; i < Width; i++)
 80034ae:	4913      	ldr	r1, [pc, #76]	@ (80034fc <ST7735_FillRGBRect+0x104>)
 80034b0:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 80034b4:	f852 3b04 	ldr.w	r3, [r2], #4
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 80034b8:	4594      	cmp	ip, r2
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 80034ba:	f841 3b04 	str.w	r3, [r1], #4
        for(i = 0; i < Width; i++)
 80034be:	d1f9      	bne.n	80034b4 <ST7735_FillRGBRect+0xbc>
 80034c0:	f026 0101 	bic.w	r1, r6, #1
 80034c4:	07f3      	lsls	r3, r6, #31
 80034c6:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80034ca:	eb05 0c41 	add.w	ip, r5, r1, lsl #1
 80034ce:	d5d9      	bpl.n	8003484 <ST7735_FillRGBRect+0x8c>
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 80034d0:	f815 0011 	ldrb.w	r0, [r5, r1, lsl #1]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 80034d4:	443a      	add	r2, r7
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 80034d6:	f807 0011 	strb.w	r0, [r7, r1, lsl #1]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 80034da:	f89c 1001 	ldrb.w	r1, [ip, #1]
 80034de:	7051      	strb	r1, [r2, #1]
        for(i = 0; i < Width; i++)
 80034e0:	e7d0      	b.n	8003484 <ST7735_FillRGBRect+0x8c>
 80034e2:	4906      	ldr	r1, [pc, #24]	@ (80034fc <ST7735_FillRGBRect+0x104>)
 80034e4:	e7c1      	b.n	800346a <ST7735_FillRGBRect+0x72>
  int32_t ret = ST7735_OK;
 80034e6:	469a      	mov	sl, r3
}
 80034e8:	4650      	mov	r0, sl
 80034ea:	b005      	add	sp, #20
 80034ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ret = ST7735_ERROR;
 80034f0:	f04f 3aff 	mov.w	sl, #4294967295
 80034f4:	e7d4      	b.n	80034a0 <ST7735_FillRGBRect+0xa8>
 80034f6:	bf00      	nop
 80034f8:	24000668 	.word	0x24000668
 80034fc:	240003e8 	.word	0x240003e8

08003500 <ST7735_DrawVLine>:
{
 8003500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003504:	4614      	mov	r4, r2
  if((Ypos + Length) > ST7735Ctx.Height)
 8003506:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8003574 <ST7735_DrawVLine+0x74>
{
 800350a:	460d      	mov	r5, r1
 800350c:	b082      	sub	sp, #8
  if((Ypos + Length) > ST7735Ctx.Height)
 800350e:	eb04 0803 	add.w	r8, r4, r3
 8003512:	f8da 1004 	ldr.w	r1, [sl, #4]
{
 8003516:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
  if((Ypos + Length) > ST7735Ctx.Height)
 8003518:	4588      	cmp	r8, r1
 800351a:	d826      	bhi.n	800356a <ST7735_DrawVLine+0x6a>
    for(counter = 0; counter < Length; counter++)
 800351c:	b30b      	cbz	r3, 8003562 <ST7735_DrawVLine+0x62>
  color |= (uint16_t)((uint16_t)(Color >> 8));
 800351e:	0a16      	lsrs	r6, r2, #8
 8003520:	4607      	mov	r7, r0
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8003522:	f100 0920 	add.w	r9, r0, #32
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8003526:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
 800352a:	b2b6      	uxth	r6, r6
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 800352c:	f8da 3000 	ldr.w	r3, [sl]
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8003530:	4622      	mov	r2, r4
 8003532:	4629      	mov	r1, r5
 8003534:	4638      	mov	r0, r7
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8003536:	429d      	cmp	r5, r3
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8003538:	f8ad 6006 	strh.w	r6, [sp, #6]
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 800353c:	d215      	bcs.n	800356a <ST7735_DrawVLine+0x6a>
 800353e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003542:	42a3      	cmp	r3, r4
 8003544:	d911      	bls.n	800356a <ST7735_DrawVLine+0x6a>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8003546:	f7ff fd97 	bl	8003078 <ST7735_SetCursor>
 800354a:	4603      	mov	r3, r0
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 800354c:	2202      	movs	r2, #2
 800354e:	f10d 0106 	add.w	r1, sp, #6
 8003552:	4648      	mov	r0, r9
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8003554:	b94b      	cbnz	r3, 800356a <ST7735_DrawVLine+0x6a>
    for(counter = 0; counter < Length; counter++)
 8003556:	3401      	adds	r4, #1
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8003558:	f000 f8aa 	bl	80036b0 <st7735_send_data>
 800355c:	b928      	cbnz	r0, 800356a <ST7735_DrawVLine+0x6a>
    for(counter = 0; counter < Length; counter++)
 800355e:	45a0      	cmp	r8, r4
 8003560:	d1e4      	bne.n	800352c <ST7735_DrawVLine+0x2c>
  int32_t ret = ST7735_OK;
 8003562:	2000      	movs	r0, #0
}
 8003564:	b002      	add	sp, #8
 8003566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    ret = ST7735_ERROR;
 800356a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800356e:	b002      	add	sp, #8
 8003570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003574:	24000668 	.word	0x24000668

08003578 <ST7735_FillRect>:
{
 8003578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800357c:	b087      	sub	sp, #28
 800357e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	@ 0x40
  for(i = 0; i < Height; i++)
 8003582:	2c00      	cmp	r4, #0
 8003584:	d04d      	beq.n	8003622 <ST7735_FillRect+0xaa>
 8003586:	469b      	mov	fp, r3
 8003588:	1913      	adds	r3, r2, r4
 800358a:	4c2a      	ldr	r4, [pc, #168]	@ (8003634 <ST7735_FillRect+0xbc>)
      pdata[2U*i] = (uint8_t)(Color >> 8);
 800358c:	f3c5 2607 	ubfx	r6, r5, #8, #8
 8003590:	9303      	str	r3, [sp, #12]
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8003592:	ea4f 034b 	mov.w	r3, fp, lsl #1
 8003596:	ea4f 075b 	mov.w	r7, fp, lsr #1
 800359a:	4682      	mov	sl, r0
 800359c:	9302      	str	r3, [sp, #8]
  if((Xpos + Length) > ST7735Ctx.Width)
 800359e:	eb01 030b 	add.w	r3, r1, fp
 80035a2:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80035a6:	4690      	mov	r8, r2
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	f02b 0301 	bic.w	r3, fp, #1
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 80035ae:	b2ed      	uxtb	r5, r5
 80035b0:	f8df 9084 	ldr.w	r9, [pc, #132]	@ 8003638 <ST7735_FillRect+0xc0>
 80035b4:	9305      	str	r3, [sp, #20]
 80035b6:	f00b 0301 	and.w	r3, fp, #1
 80035ba:	9101      	str	r1, [sp, #4]
 80035bc:	9304      	str	r3, [sp, #16]
 80035be:	465b      	mov	r3, fp
 80035c0:	46bb      	mov	fp, r7
 80035c2:	461f      	mov	r7, r3
  if((Xpos + Length) > ST7735Ctx.Width)
 80035c4:	f8d9 2000 	ldr.w	r2, [r9]
 80035c8:	9b00      	ldr	r3, [sp, #0]
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d82d      	bhi.n	800362a <ST7735_FillRect+0xb2>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80035ce:	4642      	mov	r2, r8
 80035d0:	9901      	ldr	r1, [sp, #4]
 80035d2:	4650      	mov	r0, sl
 80035d4:	f7ff fd50 	bl	8003078 <ST7735_SetCursor>
 80035d8:	bb38      	cbnz	r0, 800362a <ST7735_FillRect+0xb2>
    for(i = 0; i < Length; i++)
 80035da:	b1b7      	cbz	r7, 800360a <ST7735_FillRect+0x92>
 80035dc:	2f01      	cmp	r7, #1
 80035de:	d00f      	beq.n	8003600 <ST7735_FillRect+0x88>
 80035e0:	f366 0007 	bfi	r0, r6, #0, #8
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 80035e4:	4a13      	ldr	r2, [pc, #76]	@ (8003634 <ST7735_FillRect+0xbc>)
 80035e6:	f365 200f 	bfi	r0, r5, #8, #8
 80035ea:	f366 4017 	bfi	r0, r6, #16, #8
 80035ee:	f365 601f 	bfi	r0, r5, #24, #8
      pdata[2U*i] = (uint8_t)(Color >> 8);
 80035f2:	f842 0b04 	str.w	r0, [r2], #4
    for(i = 0; i < Length; i++)
 80035f6:	455a      	cmp	r2, fp
 80035f8:	d1fb      	bne.n	80035f2 <ST7735_FillRect+0x7a>
 80035fa:	9b04      	ldr	r3, [sp, #16]
 80035fc:	b12b      	cbz	r3, 800360a <ST7735_FillRect+0x92>
 80035fe:	9805      	ldr	r0, [sp, #20]
      pdata[2U*i] = (uint8_t)(Color >> 8);
 8003600:	f804 6010 	strb.w	r6, [r4, r0, lsl #1]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 8003604:	eb04 0040 	add.w	r0, r4, r0, lsl #1
 8003608:	7045      	strb	r5, [r0, #1]
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 800360a:	9a02      	ldr	r2, [sp, #8]
 800360c:	4621      	mov	r1, r4
 800360e:	f10a 0020 	add.w	r0, sl, #32
 8003612:	f000 f84d 	bl	80036b0 <st7735_send_data>
 8003616:	b940      	cbnz	r0, 800362a <ST7735_FillRect+0xb2>
    y_pos++;
 8003618:	f108 0801 	add.w	r8, r8, #1
  for(i = 0; i < Height; i++)
 800361c:	9b03      	ldr	r3, [sp, #12]
 800361e:	4598      	cmp	r8, r3
 8003620:	d1d0      	bne.n	80035c4 <ST7735_FillRect+0x4c>
  int32_t ret = ST7735_OK;
 8003622:	2000      	movs	r0, #0
}
 8003624:	b007      	add	sp, #28
 8003626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ret = ST7735_ERROR;
 800362a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800362e:	b007      	add	sp, #28
 8003630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003634:	24000168 	.word	0x24000168
 8003638:	24000668 	.word	0x24000668

0800363c <ST7735_RegisterBusIO>:
  if(pObj == NULL)
 800363c:	b300      	cbz	r0, 8003680 <ST7735_RegisterBusIO+0x44>
    pObj->IO.Address   = pIO->Address;
 800363e:	890a      	ldrh	r2, [r1, #8]
{
 8003640:	b4f0      	push	{r4, r5, r6, r7}
    pObj->IO.DeInit    = pIO->DeInit;
 8003642:	e9d1 3400 	ldrd	r3, r4, [r1]
    pObj->IO.Address   = pIO->Address;
 8003646:	8102      	strh	r2, [r0, #8]
    pObj->IO.DeInit    = pIO->DeInit;
 8003648:	e9c0 3400 	strd	r3, r4, [r0]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800364c:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
 8003650:	69ca      	ldr	r2, [r1, #28]
 8003652:	e9d1 7603 	ldrd	r7, r6, [r1, #12]
 8003656:	e9c0 5206 	strd	r5, r2, [r0, #24]
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 800365a:	4a0b      	ldr	r2, [pc, #44]	@ (8003688 <ST7735_RegisterBusIO+0x4c>)
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 800365c:	490b      	ldr	r1, [pc, #44]	@ (800368c <ST7735_RegisterBusIO+0x50>)
    pObj->IO.WriteReg  = pIO->WriteReg;
 800365e:	6144      	str	r4, [r0, #20]
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 8003660:	6202      	str	r2, [r0, #32]
    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 8003662:	4c0b      	ldr	r4, [pc, #44]	@ (8003690 <ST7735_RegisterBusIO+0x54>)
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 8003664:	4a0b      	ldr	r2, [pc, #44]	@ (8003694 <ST7735_RegisterBusIO+0x58>)
    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 8003666:	6244      	str	r4, [r0, #36]	@ 0x24
    pObj->Ctx.handle    = pObj;
 8003668:	6300      	str	r0, [r0, #48]	@ 0x30
    pObj->IO.WriteReg  = pIO->WriteReg;
 800366a:	e9c0 7603 	strd	r7, r6, [r0, #12]
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 800366e:	e9c0 120a 	strd	r1, r2, [r0, #40]	@ 0x28
    if(pObj->IO.Init != NULL)
 8003672:	b10b      	cbz	r3, 8003678 <ST7735_RegisterBusIO+0x3c>
}
 8003674:	bcf0      	pop	{r4, r5, r6, r7}
      ret = pObj->IO.Init();
 8003676:	4718      	bx	r3
}
 8003678:	f04f 30ff 	mov.w	r0, #4294967295
 800367c:	bcf0      	pop	{r4, r5, r6, r7}
 800367e:	4770      	bx	lr
 8003680:	f04f 30ff 	mov.w	r0, #4294967295
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	0800274d 	.word	0x0800274d
 800368c:	08002761 	.word	0x08002761
 8003690:	08002745 	.word	0x08002745
 8003694:	08002769 	.word	0x08002769

08003698 <st7735_read_reg>:
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8003698:	6843      	ldr	r3, [r0, #4]
 800369a:	6900      	ldr	r0, [r0, #16]
 800369c:	4718      	bx	r3
 800369e:	bf00      	nop

080036a0 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 80036a0:	b410      	push	{r4}
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 80036a2:	6804      	ldr	r4, [r0, #0]
 80036a4:	6900      	ldr	r0, [r0, #16]
 80036a6:	46a4      	mov	ip, r4
}
 80036a8:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 80036ac:	4760      	bx	ip
 80036ae:	bf00      	nop

080036b0 <st7735_send_data>:
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
  return ctx->SendData(ctx->handle, pdata, length);
 80036b0:	6883      	ldr	r3, [r0, #8]
 80036b2:	6900      	ldr	r0, [r0, #16]
 80036b4:	4718      	bx	r3
 80036b6:	bf00      	nop

080036b8 <st7735_recv_data>:
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
  return ctx->RecvData(ctx->handle, pdata, length);
 80036b8:	e9d0 3003 	ldrd	r3, r0, [r0, #12]
 80036bc:	4718      	bx	r3
 80036be:	bf00      	nop

080036c0 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80036c0:	4b0f      	ldr	r3, [pc, #60]	@ (8003700 <HAL_InitTick+0x40>)
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	b90b      	cbnz	r3, 80036ca <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80036c6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80036c8:	4770      	bx	lr
{
 80036ca:	b510      	push	{r4, lr}
 80036cc:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80036ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80036d2:	4a0c      	ldr	r2, [pc, #48]	@ (8003704 <HAL_InitTick+0x44>)
 80036d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80036d8:	6810      	ldr	r0, [r2, #0]
 80036da:	fbb0 f0f3 	udiv	r0, r0, r3
 80036de:	f000 f8d3 	bl	8003888 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036e2:	2c0f      	cmp	r4, #15
 80036e4:	d800      	bhi.n	80036e8 <HAL_InitTick+0x28>
 80036e6:	b108      	cbz	r0, 80036ec <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80036e8:	2001      	movs	r0, #1
}
 80036ea:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036ec:	2200      	movs	r2, #0
 80036ee:	4621      	mov	r1, r4
 80036f0:	f04f 30ff 	mov.w	r0, #4294967295
 80036f4:	f000 f87e 	bl	80037f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036f8:	4b03      	ldr	r3, [pc, #12]	@ (8003708 <HAL_InitTick+0x48>)
 80036fa:	2000      	movs	r0, #0
 80036fc:	601c      	str	r4, [r3, #0]
}
 80036fe:	bd10      	pop	{r4, pc}
 8003700:	24000074 	.word	0x24000074
 8003704:	24000080 	.word	0x24000080
 8003708:	24000078 	.word	0x24000078

0800370c <HAL_Init>:
{
 800370c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800370e:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003710:	4c12      	ldr	r4, [pc, #72]	@ (800375c <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003712:	f000 f85d 	bl	80037d0 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003716:	f003 f9ad 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 800371a:	4b11      	ldr	r3, [pc, #68]	@ (8003760 <HAL_Init+0x54>)
 800371c:	4911      	ldr	r1, [pc, #68]	@ (8003764 <HAL_Init+0x58>)
 800371e:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003720:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003722:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003726:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800372a:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800372c:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800372e:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8003732:	490d      	ldr	r1, [pc, #52]	@ (8003768 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003734:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003738:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800373a:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 800373e:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003740:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003742:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003744:	f7ff ffbc 	bl	80036c0 <HAL_InitTick>
 8003748:	b110      	cbz	r0, 8003750 <HAL_Init+0x44>
    return HAL_ERROR;
 800374a:	2401      	movs	r4, #1
}
 800374c:	4620      	mov	r0, r4
 800374e:	bd10      	pop	{r4, pc}
 8003750:	4604      	mov	r4, r0
  HAL_MspInit();
 8003752:	f007 f8f7 	bl	800a944 <HAL_MspInit>
}
 8003756:	4620      	mov	r0, r4
 8003758:	bd10      	pop	{r4, pc}
 800375a:	bf00      	nop
 800375c:	2400007c 	.word	0x2400007c
 8003760:	58024400 	.word	0x58024400
 8003764:	0801ea70 	.word	0x0801ea70
 8003768:	24000080 	.word	0x24000080

0800376c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800376c:	4a03      	ldr	r2, [pc, #12]	@ (800377c <HAL_IncTick+0x10>)
 800376e:	4b04      	ldr	r3, [pc, #16]	@ (8003780 <HAL_IncTick+0x14>)
 8003770:	6811      	ldr	r1, [r2, #0]
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	440b      	add	r3, r1
 8003776:	6013      	str	r3, [r2, #0]
}
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	24000678 	.word	0x24000678
 8003780:	24000074 	.word	0x24000074

08003784 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003784:	4b01      	ldr	r3, [pc, #4]	@ (800378c <HAL_GetTick+0x8>)
 8003786:	6818      	ldr	r0, [r3, #0]
}
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	24000678 	.word	0x24000678

08003790 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003790:	b538      	push	{r3, r4, r5, lr}
 8003792:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003794:	f7ff fff6 	bl	8003784 <HAL_GetTick>
 8003798:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800379a:	1c63      	adds	r3, r4, #1
 800379c:	d002      	beq.n	80037a4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800379e:	4b04      	ldr	r3, [pc, #16]	@ (80037b0 <HAL_Delay+0x20>)
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80037a4:	f7ff ffee 	bl	8003784 <HAL_GetTick>
 80037a8:	1b40      	subs	r0, r0, r5
 80037aa:	42a0      	cmp	r0, r4
 80037ac:	d3fa      	bcc.n	80037a4 <HAL_Delay+0x14>
  {
  }
}
 80037ae:	bd38      	pop	{r3, r4, r5, pc}
 80037b0:	24000074 	.word	0x24000074

080037b4 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80037b4:	4b01      	ldr	r3, [pc, #4]	@ (80037bc <HAL_GetREVID+0x8>)
 80037b6:	6818      	ldr	r0, [r3, #0]
}
 80037b8:	0c00      	lsrs	r0, r0, #16
 80037ba:	4770      	bx	lr
 80037bc:	5c001000 	.word	0x5c001000

080037c0 <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80037c0:	4b02      	ldr	r3, [pc, #8]	@ (80037cc <HAL_GetDEVID+0xc>)
 80037c2:	6818      	ldr	r0, [r3, #0]
}
 80037c4:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	5c001000 	.word	0x5c001000

080037d0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037d0:	4906      	ldr	r1, [pc, #24]	@ (80037ec <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037d2:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037d6:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80037d8:	4b05      	ldr	r3, [pc, #20]	@ (80037f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037da:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037dc:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037e0:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037e4:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80037e6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80037e8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80037ea:	4770      	bx	lr
 80037ec:	e000ed00 	.word	0xe000ed00
 80037f0:	05fa0000 	.word	0x05fa0000

080037f4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003860 <HAL_NVIC_SetPriority+0x6c>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037fc:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037fe:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003802:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003806:	f1be 0f04 	cmp.w	lr, #4
 800380a:	bf28      	it	cs
 800380c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003810:	f1bc 0f06 	cmp.w	ip, #6
 8003814:	d91a      	bls.n	800384c <HAL_NVIC_SetPriority+0x58>
 8003816:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800381a:	f04f 33ff 	mov.w	r3, #4294967295
 800381e:	fa03 f30c 	lsl.w	r3, r3, ip
 8003822:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003826:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 800382a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800382c:	fa03 f30e 	lsl.w	r3, r3, lr
 8003830:	ea21 0303 	bic.w	r3, r1, r3
 8003834:	fa03 f30c 	lsl.w	r3, r3, ip
 8003838:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800383c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003840:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8003842:	db06      	blt.n	8003852 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003844:	4a07      	ldr	r2, [pc, #28]	@ (8003864 <HAL_NVIC_SetPriority+0x70>)
 8003846:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003848:	f85d fb04 	ldr.w	pc, [sp], #4
 800384c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800384e:	4694      	mov	ip, r2
 8003850:	e7e9      	b.n	8003826 <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003852:	f000 000f 	and.w	r0, r0, #15
 8003856:	4a04      	ldr	r2, [pc, #16]	@ (8003868 <HAL_NVIC_SetPriority+0x74>)
 8003858:	5413      	strb	r3, [r2, r0]
 800385a:	f85d fb04 	ldr.w	pc, [sp], #4
 800385e:	bf00      	nop
 8003860:	e000ed00 	.word	0xe000ed00
 8003864:	e000e400 	.word	0xe000e400
 8003868:	e000ed14 	.word	0xe000ed14

0800386c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800386c:	2800      	cmp	r0, #0
 800386e:	db07      	blt.n	8003880 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003870:	2301      	movs	r3, #1
 8003872:	f000 011f 	and.w	r1, r0, #31
 8003876:	4a03      	ldr	r2, [pc, #12]	@ (8003884 <HAL_NVIC_EnableIRQ+0x18>)
 8003878:	0940      	lsrs	r0, r0, #5
 800387a:	408b      	lsls	r3, r1
 800387c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	e000e100 	.word	0xe000e100

08003888 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003888:	1e43      	subs	r3, r0, #1
 800388a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800388e:	d301      	bcc.n	8003894 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003890:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003892:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003894:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003898:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800389a:	4905      	ldr	r1, [pc, #20]	@ (80038b0 <HAL_SYSTICK_Config+0x28>)
 800389c:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038a0:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038a2:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a4:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038a8:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038aa:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	e000ed00 	.word	0xe000ed00

080038b4 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80038b4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80038b8:	4b04      	ldr	r3, [pc, #16]	@ (80038cc <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80038ba:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80038bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80038c2:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 80038c4:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	e000ed00 	.word	0xe000ed00

080038d0 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80038d0:	4b06      	ldr	r3, [pc, #24]	@ (80038ec <HAL_MPU_Enable+0x1c>)
 80038d2:	f040 0001 	orr.w	r0, r0, #1
 80038d6:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80038da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038dc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80038e0:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80038e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80038e6:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80038ea:	4770      	bx	lr
 80038ec:	e000ed00 	.word	0xe000ed00

080038f0 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80038f0:	4a17      	ldr	r2, [pc, #92]	@ (8003950 <HAL_MPU_ConfigRegion+0x60>)
 80038f2:	7843      	ldrb	r3, [r0, #1]
 80038f4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  if ((MPU_Init->Enable) != 0UL)
 80038f8:	7801      	ldrb	r1, [r0, #0]
 80038fa:	b321      	cbz	r1, 8003946 <HAL_MPU_ConfigRegion+0x56>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 80038fc:	6843      	ldr	r3, [r0, #4]
{
 80038fe:	b500      	push	{lr}
    MPU->RBAR = MPU_Init->BaseAddress;
 8003900:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003904:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003906:	f890 c00c 	ldrb.w	ip, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800390a:	061b      	lsls	r3, r3, #24
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800390c:	f890 e00f 	ldrb.w	lr, [r0, #15]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003910:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003914:	f890 c00a 	ldrb.w	ip, [r0, #10]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003918:	430b      	orrs	r3, r1
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800391a:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800391c:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003920:	f890 c00d 	ldrb.w	ip, [r0, #13]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003924:	ea43 438c 	orr.w	r3, r3, ip, lsl #18
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003928:	f890 c009 	ldrb.w	ip, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800392c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003930:	7a01      	ldrb	r1, [r0, #8]
 8003932:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8003936:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800393a:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800393e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8003942:	f85d fb04 	ldr.w	pc, [sp], #4
    MPU->RBAR = 0x00;
 8003946:	f8c2 109c 	str.w	r1, [r2, #156]	@ 0x9c
    MPU->RASR = 0x00;
 800394a:	f8c2 10a0 	str.w	r1, [r2, #160]	@ 0xa0
 800394e:	4770      	bx	lr
 8003950:	e000ed00 	.word	0xe000ed00

08003954 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8003954:	b510      	push	{r4, lr}
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003956:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  if (hdcmi->XferCount != 0U)
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8003958:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
  if (hdcmi->XferCount != 0U)
 800395a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 800395c:	6803      	ldr	r3, [r0, #0]
  if (hdcmi->XferCount != 0U)
 800395e:	b16a      	cbz	r2, 800397c <DCMI_DMAXferCplt+0x28>
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8003960:	681a      	ldr	r2, [r3, #0]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8003962:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003964:	0312      	lsls	r2, r2, #12
 8003966:	d501      	bpl.n	800396c <DCMI_DMAXferCplt+0x18>
 8003968:	07c9      	lsls	r1, r1, #31
 800396a:	d532      	bpl.n	80039d2 <DCMI_DMAXferCplt+0x7e>
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
      hdcmi->XferCount--;
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	0312      	lsls	r2, r2, #12
 8003970:	d523      	bpl.n	80039ba <DCMI_DMAXferCplt+0x66>
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8003972:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003974:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003976:	4293      	cmp	r3, r2
 8003978:	d009      	beq.n	800398e <DCMI_DMAXferCplt+0x3a>
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
    }
  }
}
 800397a:	bd10      	pop	{r4, pc}
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 800397c:	6819      	ldr	r1, [r3, #0]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 800397e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 8003980:	0308      	lsls	r0, r1, #12
 8003982:	d510      	bpl.n	80039a6 <DCMI_DMAXferCplt+0x52>
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 8003984:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003986:	60d9      	str	r1, [r3, #12]
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8003988:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800398a:	4293      	cmp	r3, r2
 800398c:	d1f5      	bne.n	800397a <DCMI_DMAXferCplt+0x26>
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	f042 0201 	orr.w	r2, r2, #1
 8003996:	60da      	str	r2, [r3, #12]
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	079b      	lsls	r3, r3, #30
 800399c:	d5ed      	bpl.n	800397a <DCMI_DMAXferCplt+0x26>
      hdcmi->State = HAL_DCMI_STATE_READY;
 800399e:	2301      	movs	r3, #1
 80039a0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 80039a4:	bd10      	pop	{r4, pc}
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 80039a6:	6819      	ldr	r1, [r3, #0]
 80039a8:	0309      	lsls	r1, r1, #12
 80039aa:	d4e3      	bmi.n	8003974 <DCMI_DMAXferCplt+0x20>
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 80039ac:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80039ae:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80039b0:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 80039b4:	6119      	str	r1, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 80039b6:	63a2      	str	r2, [r4, #56]	@ 0x38
 80039b8:	e7dc      	b.n	8003974 <DCMI_DMAXferCplt+0x20>
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 80039ba:	691b      	ldr	r3, [r3, #16]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 80039bc:	2201      	movs	r2, #1
 80039be:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80039c0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80039c4:	f001 fc4a 	bl	800525c <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80039c8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 80039ca:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      hdcmi->XferCount--;
 80039cc:	3b01      	subs	r3, #1
 80039ce:	63a3      	str	r3, [r4, #56]	@ 0x38
 80039d0:	e7d0      	b.n	8003974 <DCMI_DMAXferCplt+0x20>
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 80039d2:	68db      	ldr	r3, [r3, #12]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 80039d4:	2200      	movs	r2, #0
 80039d6:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80039d8:	e7f2      	b.n	80039c0 <DCMI_DMAXferCplt+0x6c>
 80039da:	bf00      	nop

080039dc <HAL_DCMI_Init>:
  if (hdcmi == NULL)
 80039dc:	2800      	cmp	r0, #0
 80039de:	d047      	beq.n	8003a70 <HAL_DCMI_Init+0x94>
{
 80039e0:	b570      	push	{r4, r5, r6, lr}
  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80039e2:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 80039e6:	4604      	mov	r4, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d03e      	beq.n	8003a6a <HAL_DCMI_Init+0x8e>
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80039ec:	2202      	movs	r2, #2
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80039ee:	69a3      	ldr	r3, [r4, #24]
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80039f0:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d134      	bne.n	8003a62 <HAL_DCMI_Init+0x86>
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80039f8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80039fa:	6861      	ldr	r1, [r4, #4]
 80039fc:	6966      	ldr	r6, [r4, #20]
 80039fe:	430b      	orrs	r3, r1
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003a00:	6822      	ldr	r2, [r4, #0]
  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003a02:	2910      	cmp	r1, #16
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a04:	ea43 0306 	orr.w	r3, r3, r6
 8003a08:	68e6      	ldr	r6, [r4, #12]
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003a0a:	6815      	ldr	r5, [r2, #0]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a0c:	ea43 0306 	orr.w	r3, r3, r6
 8003a10:	6926      	ldr	r6, [r4, #16]
 8003a12:	ea43 0306 	orr.w	r3, r3, r6
 8003a16:	68a6      	ldr	r6, [r4, #8]
 8003a18:	ea43 0306 	orr.w	r3, r3, r6
 8003a1c:	6a26      	ldr	r6, [r4, #32]
 8003a1e:	ea43 0306 	orr.w	r3, r3, r6
 8003a22:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003a24:	ea43 0306 	orr.w	r3, r3, r6
 8003a28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003a2a:	ea43 0306 	orr.w	r3, r3, r6
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003a2e:	4e11      	ldr	r6, [pc, #68]	@ (8003a74 <HAL_DCMI_Init+0x98>)
 8003a30:	ea06 0605 	and.w	r6, r6, r5
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a34:	6b25      	ldr	r5, [r4, #48]	@ 0x30
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8003a36:	6016      	str	r6, [r2, #0]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a38:	ea43 0305 	orr.w	r3, r3, r5
 8003a3c:	6815      	ldr	r5, [r2, #0]
 8003a3e:	ea43 0305 	orr.w	r3, r3, r5
 8003a42:	ea43 0300 	orr.w	r3, r3, r0
 8003a46:	6013      	str	r3, [r2, #0]
  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003a48:	d101      	bne.n	8003a4e <HAL_DCMI_Init+0x72>
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003a4a:	69e3      	ldr	r3, [r4, #28]
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a4c:	6193      	str	r3, [r2, #24]
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003a4e:	68d3      	ldr	r3, [r2, #12]
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003a50:	2000      	movs	r0, #0
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003a52:	2101      	movs	r1, #1
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003a54:	f043 031e 	orr.w	r3, r3, #30
 8003a58:	60d3      	str	r3, [r2, #12]
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003a5a:	64e0      	str	r0, [r4, #76]	@ 0x4c
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003a5c:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
}
 8003a60:	bd70      	pop	{r4, r5, r6, pc}
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8003a62:	2200      	movs	r2, #0
 8003a64:	4610      	mov	r0, r2
 8003a66:	6262      	str	r2, [r4, #36]	@ 0x24
 8003a68:	e7c7      	b.n	80039fa <HAL_DCMI_Init+0x1e>
    HAL_DCMI_MspInit(hdcmi);
 8003a6a:	f006 f899 	bl	8009ba0 <HAL_DCMI_MspInit>
 8003a6e:	e7bd      	b.n	80039ec <HAL_DCMI_Init+0x10>
    return HAL_ERROR;
 8003a70:	2001      	movs	r0, #1
}
 8003a72:	4770      	bx	lr
 8003a74:	ffe0f007 	.word	0xffe0f007

08003a78 <HAL_DCMI_Start_DMA>:
{
 8003a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a7c:	4604      	mov	r4, r0
  __HAL_LOCK(hdcmi);
 8003a7e:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
{
 8003a82:	b082      	sub	sp, #8
  __HAL_LOCK(hdcmi);
 8003a84:	2801      	cmp	r0, #1
 8003a86:	d06e      	beq.n	8003b66 <HAL_DCMI_Start_DMA+0xee>
  __HAL_DCMI_ENABLE(hdcmi);
 8003a88:	6825      	ldr	r5, [r4, #0]
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003a8a:	2002      	movs	r0, #2
  __HAL_LOCK(hdcmi);
 8003a8c:	f04f 0801 	mov.w	r8, #1
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8003a90:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 8003b70 <HAL_DCMI_Start_DMA+0xf8>
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003a94:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
  if (Length <= 0xFFFFU)
 8003a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
  __HAL_LOCK(hdcmi);
 8003a9c:	f884 8034 	strb.w	r8, [r4, #52]	@ 0x34
  __HAL_DCMI_ENABLE(hdcmi);
 8003aa0:	6828      	ldr	r0, [r5, #0]
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8003aa2:	f8df e0d0 	ldr.w	lr, [pc, #208]	@ 8003b74 <HAL_DCMI_Start_DMA+0xfc>
  __HAL_DCMI_ENABLE(hdcmi);
 8003aa6:	f440 4080 	orr.w	r0, r0, #16384	@ 0x4000
 8003aaa:	6028      	str	r0, [r5, #0]
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8003aac:	6828      	ldr	r0, [r5, #0]
 8003aae:	f020 0002 	bic.w	r0, r0, #2
 8003ab2:	6028      	str	r0, [r5, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8003ab4:	6828      	ldr	r0, [r5, #0]
 8003ab6:	ea41 0100 	orr.w	r1, r1, r0
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8003aba:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8003abc:	6029      	str	r1, [r5, #0]
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8003abe:	f04f 0100 	mov.w	r1, #0
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8003ac2:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8003ac6:	6501      	str	r1, [r0, #80]	@ 0x50
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8003ac8:	f8c0 e04c 	str.w	lr, [r0, #76]	@ 0x4c
  hdcmi->XferCount = 0;
 8003acc:	63a1      	str	r1, [r4, #56]	@ 0x38
  hdcmi->XferTransferNumber = 0;
 8003ace:	6421      	str	r1, [r4, #64]	@ 0x40
  hdcmi->XferSize = 0;
 8003ad0:	63e1      	str	r1, [r4, #60]	@ 0x3c
  hdcmi->pBuffPtr = 0;
 8003ad2:	6461      	str	r1, [r4, #68]	@ 0x44
  if (Length <= 0xFFFFU)
 8003ad4:	d330      	bcc.n	8003b38 <HAL_DCMI_Start_DMA+0xc0>
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8003ad6:	f8c0 c044 	str.w	ip, [r0, #68]	@ 0x44
 8003ada:	4616      	mov	r6, r2
    hdcmi->XferCount = 1;
 8003adc:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
    hdcmi->XferSize = Length;
 8003ae0:	63e3      	str	r3, [r4, #60]	@ 0x3c
    while (hdcmi->XferSize > 0xFFFFU)
 8003ae2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    hdcmi->pBuffPtr = pData;
 8003ae4:	6462      	str	r2, [r4, #68]	@ 0x44
    while (hdcmi->XferSize > 0xFFFFU)
 8003ae6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aea:	d309      	bcc.n	8003b00 <HAL_DCMI_Start_DMA+0x88>
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8003aec:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003aee:	085b      	lsrs	r3, r3, #1
 8003af0:	63e3      	str	r3, [r4, #60]	@ 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8003af2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	63a3      	str	r3, [r4, #56]	@ 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 8003af8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003afa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003afe:	d2f5      	bcs.n	8003aec <HAL_DCMI_Start_DMA+0x74>
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8003b00:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8003b02:	f105 0128 	add.w	r1, r5, #40	@ 0x28
 8003b06:	4632      	mov	r2, r6
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8003b08:	3b02      	subs	r3, #2
 8003b0a:	63a3      	str	r3, [r4, #56]	@ 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8003b0c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003b0e:	6423      	str	r3, [r4, #64]	@ 0x40
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8003b10:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8003b12:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003b14:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003b18:	9500      	str	r5, [sp, #0]
 8003b1a:	f001 fa29 	bl	8004f70 <HAL_DMAEx_MultiBufferStart_IT>
 8003b1e:	b9b0      	cbnz	r0, 8003b4e <HAL_DCMI_Start_DMA+0xd6>
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8003b20:	6821      	ldr	r1, [r4, #0]
  __HAL_UNLOCK(hdcmi);
 8003b22:	2200      	movs	r2, #0
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8003b24:	680b      	ldr	r3, [r1, #0]
  return HAL_OK;
 8003b26:	4610      	mov	r0, r2
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8003b28:	f043 0301 	orr.w	r3, r3, #1
 8003b2c:	600b      	str	r3, [r1, #0]
  __HAL_UNLOCK(hdcmi);
 8003b2e:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
}
 8003b32:	b002      	add	sp, #8
 8003b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8003b38:	f105 0128 	add.w	r1, r5, #40	@ 0x28
 8003b3c:	f000 fbfa 	bl	8004334 <HAL_DMA_Start_IT>
 8003b40:	2800      	cmp	r0, #0
 8003b42:	d0ed      	beq.n	8003b20 <HAL_DCMI_Start_DMA+0xa8>
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003b44:	2340      	movs	r3, #64	@ 0x40
 8003b46:	64e3      	str	r3, [r4, #76]	@ 0x4c
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003b48:	f884 8035 	strb.w	r8, [r4, #53]	@ 0x35
      return HAL_ERROR;
 8003b4c:	e004      	b.n	8003b58 <HAL_DCMI_Start_DMA+0xe0>
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003b4e:	2240      	movs	r2, #64	@ 0x40
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003b50:	2301      	movs	r3, #1
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003b52:	64e2      	str	r2, [r4, #76]	@ 0x4c
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003b54:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdcmi);
 8003b58:	2300      	movs	r3, #0
      return HAL_ERROR;
 8003b5a:	2001      	movs	r0, #1
      __HAL_UNLOCK(hdcmi);
 8003b5c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8003b60:	b002      	add	sp, #8
 8003b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hdcmi);
 8003b66:	2002      	movs	r0, #2
}
 8003b68:	b002      	add	sp, #8
 8003b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b6e:	bf00      	nop
 8003b70:	08003955 	.word	0x08003955
 8003b74:	08003b7d 	.word	0x08003b7d

08003b78 <HAL_DCMI_ErrorCallback>:
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop

08003b7c <DCMI_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b7c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8003b7e:	b508      	push	{r3, lr}

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8003b80:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8003b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d006      	beq.n	8003b96 <DCMI_DMAError+0x1a>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8003b8e:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8003b90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b94:	64c3      	str	r3, [r0, #76]	@ 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8003b96:	f7ff ffef 	bl	8003b78 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8003b9a:	bd08      	pop	{r3, pc}

08003b9c <HAL_DCMI_LineEventCallback>:
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop

08003ba0 <HAL_DCMI_VsyncEventCallback>:
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop

08003ba4 <HAL_DCMI_IRQHandler>:
{
 8003ba4:	b538      	push	{r3, r4, r5, lr}
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003ba6:	6803      	ldr	r3, [r0, #0]
{
 8003ba8:	4604      	mov	r4, r0
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003baa:	691d      	ldr	r5, [r3, #16]
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8003bac:	0769      	lsls	r1, r5, #29
 8003bae:	d437      	bmi.n	8003c20 <HAL_DCMI_IRQHandler+0x7c>
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8003bb0:	07aa      	lsls	r2, r5, #30
 8003bb2:	d425      	bmi.n	8003c00 <HAL_DCMI_IRQHandler+0x5c>
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8003bb4:	06eb      	lsls	r3, r5, #27
 8003bb6:	d41c      	bmi.n	8003bf2 <HAL_DCMI_IRQHandler+0x4e>
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8003bb8:	0728      	lsls	r0, r5, #28
 8003bba:	d413      	bmi.n	8003be4 <HAL_DCMI_IRQHandler+0x40>
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8003bbc:	07e9      	lsls	r1, r5, #31
 8003bbe:	d510      	bpl.n	8003be2 <HAL_DCMI_IRQHandler+0x3e>
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003bc0:	6823      	ldr	r3, [r4, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	0792      	lsls	r2, r2, #30
 8003bc6:	d503      	bpl.n	8003bd0 <HAL_DCMI_IRQHandler+0x2c>
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	f022 021e 	bic.w	r2, r2, #30
 8003bce:	60da      	str	r2, [r3, #12]
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003bd0:	68da      	ldr	r2, [r3, #12]
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8003bd2:	2101      	movs	r1, #1
    HAL_DCMI_FrameEventCallback(hdcmi);
 8003bd4:	4620      	mov	r0, r4
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003bd6:	f022 0201 	bic.w	r2, r2, #1
 8003bda:	60da      	str	r2, [r3, #12]
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8003bdc:	6159      	str	r1, [r3, #20]
    HAL_DCMI_FrameEventCallback(hdcmi);
 8003bde:	f006 fa7b 	bl	800a0d8 <HAL_DCMI_FrameEventCallback>
}
 8003be2:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8003be4:	6823      	ldr	r3, [r4, #0]
 8003be6:	2208      	movs	r2, #8
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8003be8:	4620      	mov	r0, r4
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8003bea:	615a      	str	r2, [r3, #20]
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8003bec:	f7ff ffd8 	bl	8003ba0 <HAL_DCMI_VsyncEventCallback>
 8003bf0:	e7e4      	b.n	8003bbc <HAL_DCMI_IRQHandler+0x18>
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8003bf2:	6823      	ldr	r3, [r4, #0]
 8003bf4:	2210      	movs	r2, #16
    HAL_DCMI_LineEventCallback(hdcmi);
 8003bf6:	4620      	mov	r0, r4
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8003bf8:	615a      	str	r2, [r3, #20]
    HAL_DCMI_LineEventCallback(hdcmi);
 8003bfa:	f7ff ffcf 	bl	8003b9c <HAL_DCMI_LineEventCallback>
 8003bfe:	e7db      	b.n	8003bb8 <HAL_DCMI_IRQHandler+0x14>
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8003c00:	6823      	ldr	r3, [r4, #0]
 8003c02:	2102      	movs	r1, #2
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003c04:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003c06:	2204      	movs	r2, #4
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8003c08:	6159      	str	r1, [r3, #20]
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8003c0a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003c0c:	f043 0301 	orr.w	r3, r3, #1
 8003c10:	64e3      	str	r3, [r4, #76]	@ 0x4c
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003c12:	4b0a      	ldr	r3, [pc, #40]	@ (8003c3c <HAL_DCMI_IRQHandler+0x98>)
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003c14:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003c18:	6503      	str	r3, [r0, #80]	@ 0x50
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8003c1a:	f000 febf 	bl	800499c <HAL_DMA_Abort_IT>
 8003c1e:	e7c9      	b.n	8003bb4 <HAL_DCMI_IRQHandler+0x10>
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8003c20:	2204      	movs	r2, #4
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003c22:	6c80      	ldr	r0, [r0, #72]	@ 0x48
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8003c24:	615a      	str	r2, [r3, #20]
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8003c26:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003c28:	f043 0302 	orr.w	r3, r3, #2
 8003c2c:	64e3      	str	r3, [r4, #76]	@ 0x4c
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003c2e:	4b03      	ldr	r3, [pc, #12]	@ (8003c3c <HAL_DCMI_IRQHandler+0x98>)
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003c30:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003c34:	6503      	str	r3, [r0, #80]	@ 0x50
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8003c36:	f000 feb1 	bl	800499c <HAL_DMA_Abort_IT>
 8003c3a:	e7b9      	b.n	8003bb0 <HAL_DCMI_IRQHandler+0xc>
 8003c3c:	08003b7d 	.word	0x08003b7d

08003c40 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003c40:	4936      	ldr	r1, [pc, #216]	@ (8003d1c <DMA_CalcBaseAndBitshift+0xdc>)
{
 8003c42:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003c44:	6803      	ldr	r3, [r0, #0]
 8003c46:	428b      	cmp	r3, r1
 8003c48:	d033      	beq.n	8003cb2 <DMA_CalcBaseAndBitshift+0x72>
 8003c4a:	3118      	adds	r1, #24
 8003c4c:	1a59      	subs	r1, r3, r1
 8003c4e:	fab1 f181 	clz	r1, r1
 8003c52:	0949      	lsrs	r1, r1, #5
 8003c54:	bb69      	cbnz	r1, 8003cb2 <DMA_CalcBaseAndBitshift+0x72>
 8003c56:	4832      	ldr	r0, [pc, #200]	@ (8003d20 <DMA_CalcBaseAndBitshift+0xe0>)
 8003c58:	4283      	cmp	r3, r0
 8003c5a:	d03e      	beq.n	8003cda <DMA_CalcBaseAndBitshift+0x9a>
 8003c5c:	3018      	adds	r0, #24
 8003c5e:	4283      	cmp	r3, r0
 8003c60:	d03e      	beq.n	8003ce0 <DMA_CalcBaseAndBitshift+0xa0>
 8003c62:	3018      	adds	r0, #24
 8003c64:	4283      	cmp	r3, r0
 8003c66:	d034      	beq.n	8003cd2 <DMA_CalcBaseAndBitshift+0x92>
 8003c68:	3018      	adds	r0, #24
 8003c6a:	4283      	cmp	r3, r0
 8003c6c:	d03b      	beq.n	8003ce6 <DMA_CalcBaseAndBitshift+0xa6>
 8003c6e:	3018      	adds	r0, #24
 8003c70:	4283      	cmp	r3, r0
 8003c72:	d03e      	beq.n	8003cf2 <DMA_CalcBaseAndBitshift+0xb2>
 8003c74:	3018      	adds	r0, #24
 8003c76:	4283      	cmp	r3, r0
 8003c78:	d02a      	beq.n	8003cd0 <DMA_CalcBaseAndBitshift+0x90>
 8003c7a:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8003c7e:	4283      	cmp	r3, r0
 8003c80:	d035      	beq.n	8003cee <DMA_CalcBaseAndBitshift+0xae>
 8003c82:	4928      	ldr	r1, [pc, #160]	@ (8003d24 <DMA_CalcBaseAndBitshift+0xe4>)
 8003c84:	428b      	cmp	r3, r1
 8003c86:	d031      	beq.n	8003cec <DMA_CalcBaseAndBitshift+0xac>
 8003c88:	3118      	adds	r1, #24
 8003c8a:	428b      	cmp	r3, r1
 8003c8c:	d034      	beq.n	8003cf8 <DMA_CalcBaseAndBitshift+0xb8>
 8003c8e:	3118      	adds	r1, #24
 8003c90:	428b      	cmp	r3, r1
 8003c92:	d034      	beq.n	8003cfe <DMA_CalcBaseAndBitshift+0xbe>
 8003c94:	3118      	adds	r1, #24
 8003c96:	428b      	cmp	r3, r1
 8003c98:	d034      	beq.n	8003d04 <DMA_CalcBaseAndBitshift+0xc4>
 8003c9a:	3118      	adds	r1, #24
 8003c9c:	428b      	cmp	r3, r1
 8003c9e:	d034      	beq.n	8003d0a <DMA_CalcBaseAndBitshift+0xca>
 8003ca0:	3118      	adds	r1, #24
 8003ca2:	428b      	cmp	r3, r1
 8003ca4:	d034      	beq.n	8003d10 <DMA_CalcBaseAndBitshift+0xd0>
 8003ca6:	3118      	adds	r1, #24
 8003ca8:	428b      	cmp	r3, r1
 8003caa:	d034      	beq.n	8003d16 <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003cac:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 8003cb0:	e011      	b.n	8003cd6 <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	491c      	ldr	r1, [pc, #112]	@ (8003d28 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003cb6:	481d      	ldr	r0, [pc, #116]	@ (8003d2c <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003cb8:	3b10      	subs	r3, #16
 8003cba:	fba1 1303 	umull	r1, r3, r1, r3
{
 8003cbe:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003cc0:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003cc2:	4c1b      	ldr	r4, [pc, #108]	@ (8003d30 <DMA_CalcBaseAndBitshift+0xf0>)
 8003cc4:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8003cc6:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003cca:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 8003cce:	4770      	bx	lr
 8003cd0:	2116      	movs	r1, #22
 8003cd2:	4818      	ldr	r0, [pc, #96]	@ (8003d34 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003cd4:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003cd6:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8003cd8:	4770      	bx	lr
 8003cda:	2110      	movs	r1, #16
 8003cdc:	4813      	ldr	r0, [pc, #76]	@ (8003d2c <DMA_CalcBaseAndBitshift+0xec>)
 8003cde:	e7f9      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003ce0:	2116      	movs	r1, #22
 8003ce2:	4812      	ldr	r0, [pc, #72]	@ (8003d2c <DMA_CalcBaseAndBitshift+0xec>)
 8003ce4:	e7f6      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003ce6:	2106      	movs	r1, #6
 8003ce8:	4812      	ldr	r0, [pc, #72]	@ (8003d34 <DMA_CalcBaseAndBitshift+0xf4>)
 8003cea:	e7f3      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003cec:	2106      	movs	r1, #6
 8003cee:	4812      	ldr	r0, [pc, #72]	@ (8003d38 <DMA_CalcBaseAndBitshift+0xf8>)
 8003cf0:	e7f0      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003cf2:	2110      	movs	r1, #16
 8003cf4:	480f      	ldr	r0, [pc, #60]	@ (8003d34 <DMA_CalcBaseAndBitshift+0xf4>)
 8003cf6:	e7ed      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003cf8:	2110      	movs	r1, #16
 8003cfa:	480f      	ldr	r0, [pc, #60]	@ (8003d38 <DMA_CalcBaseAndBitshift+0xf8>)
 8003cfc:	e7ea      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003cfe:	2116      	movs	r1, #22
 8003d00:	480d      	ldr	r0, [pc, #52]	@ (8003d38 <DMA_CalcBaseAndBitshift+0xf8>)
 8003d02:	e7e7      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003d04:	2100      	movs	r1, #0
 8003d06:	480d      	ldr	r0, [pc, #52]	@ (8003d3c <DMA_CalcBaseAndBitshift+0xfc>)
 8003d08:	e7e4      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003d0a:	2106      	movs	r1, #6
 8003d0c:	480b      	ldr	r0, [pc, #44]	@ (8003d3c <DMA_CalcBaseAndBitshift+0xfc>)
 8003d0e:	e7e1      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003d10:	2110      	movs	r1, #16
 8003d12:	480a      	ldr	r0, [pc, #40]	@ (8003d3c <DMA_CalcBaseAndBitshift+0xfc>)
 8003d14:	e7de      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003d16:	2116      	movs	r1, #22
 8003d18:	4808      	ldr	r0, [pc, #32]	@ (8003d3c <DMA_CalcBaseAndBitshift+0xfc>)
 8003d1a:	e7db      	b.n	8003cd4 <DMA_CalcBaseAndBitshift+0x94>
 8003d1c:	40020010 	.word	0x40020010
 8003d20:	40020040 	.word	0x40020040
 8003d24:	40020428 	.word	0x40020428
 8003d28:	aaaaaaab 	.word	0xaaaaaaab
 8003d2c:	40020000 	.word	0x40020000
 8003d30:	0801ea34 	.word	0x0801ea34
 8003d34:	40020004 	.word	0x40020004
 8003d38:	40020400 	.word	0x40020400
 8003d3c:	40020404 	.word	0x40020404

08003d40 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003d40:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003d42:	4b28      	ldr	r3, [pc, #160]	@ (8003de4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8003d44:	4928      	ldr	r1, [pc, #160]	@ (8003de8 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
{
 8003d46:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003d48:	4d28      	ldr	r5, [pc, #160]	@ (8003dec <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8003d4a:	4c29      	ldr	r4, [pc, #164]	@ (8003df0 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8003d4c:	42aa      	cmp	r2, r5
 8003d4e:	bf18      	it	ne
 8003d50:	429a      	cmpne	r2, r3
 8003d52:	bf0c      	ite	eq
 8003d54:	2301      	moveq	r3, #1
 8003d56:	2300      	movne	r3, #0
 8003d58:	428a      	cmp	r2, r1
 8003d5a:	bf08      	it	eq
 8003d5c:	f043 0301 	orreq.w	r3, r3, #1
 8003d60:	3128      	adds	r1, #40	@ 0x28
 8003d62:	42a2      	cmp	r2, r4
 8003d64:	bf08      	it	eq
 8003d66:	f043 0301 	orreq.w	r3, r3, #1
 8003d6a:	3428      	adds	r4, #40	@ 0x28
 8003d6c:	428a      	cmp	r2, r1
 8003d6e:	bf08      	it	eq
 8003d70:	f043 0301 	orreq.w	r3, r3, #1
 8003d74:	3128      	adds	r1, #40	@ 0x28
 8003d76:	42a2      	cmp	r2, r4
 8003d78:	bf08      	it	eq
 8003d7a:	f043 0301 	orreq.w	r3, r3, #1
 8003d7e:	428a      	cmp	r2, r1
 8003d80:	bf08      	it	eq
 8003d82:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d86:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003d88:	b913      	cbnz	r3, 8003d90 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8003d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8003df4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d111      	bne.n	8003db4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003d90:	f1a1 0308 	sub.w	r3, r1, #8
 8003d94:	4c18      	ldr	r4, [pc, #96]	@ (8003df8 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003d96:	4a19      	ldr	r2, [pc, #100]	@ (8003dfc <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d98:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003d9a:	fba4 4303 	umull	r4, r3, r4, r3
 8003d9e:	4c18      	ldr	r4, [pc, #96]	@ (8003e00 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
 8003da0:	091d      	lsrs	r5, r3, #4
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003da2:	eb02 1313 	add.w	r3, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003da6:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003da8:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003daa:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003dac:	e9c0 3418 	strd	r3, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003db0:	bc30      	pop	{r4, r5}
 8003db2:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003db4:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003db8:	4912      	ldr	r1, [pc, #72]	@ (8003e04 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003dba:	4c13      	ldr	r4, [pc, #76]	@ (8003e08 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003dbc:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003dbe:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003dc2:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003dc4:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003dc8:	d908      	bls.n	8003ddc <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003dca:	f003 041f 	and.w	r4, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003dce:	4a0f      	ldr	r2, [pc, #60]	@ (8003e0c <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003dd0:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003dd2:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003dd4:	40a1      	lsls	r1, r4
 8003dd6:	4c0e      	ldr	r4, [pc, #56]	@ (8003e10 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003dd8:	0093      	lsls	r3, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003dda:	e7e6      	b.n	8003daa <DMA_CalcDMAMUXChannelBaseAndMask+0x6a>
      stream_number += 8U;
 8003ddc:	3308      	adds	r3, #8
 8003dde:	461c      	mov	r4, r3
 8003de0:	e7f5      	b.n	8003dce <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
 8003de2:	bf00      	nop
 8003de4:	58025408 	.word	0x58025408
 8003de8:	58025430 	.word	0x58025430
 8003dec:	5802541c 	.word	0x5802541c
 8003df0:	58025444 	.word	0x58025444
 8003df4:	58025494 	.word	0x58025494
 8003df8:	cccccccd 	.word	0xcccccccd
 8003dfc:	16009600 	.word	0x16009600
 8003e00:	58025880 	.word	0x58025880
 8003e04:	bffdfbf0 	.word	0xbffdfbf0
 8003e08:	aaaaaaab 	.word	0xaaaaaaab
 8003e0c:	10008200 	.word	0x10008200
 8003e10:	40020880 	.word	0x40020880

08003e14 <HAL_DMA_Init>:
{
 8003e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e18:	4605      	mov	r5, r0
 8003e1a:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 8003e1c:	f7ff fcb2 	bl	8003784 <HAL_GetTick>
  if(hdma == NULL)
 8003e20:	2d00      	cmp	r5, #0
 8003e22:	f000 81a1 	beq.w	8004168 <HAL_DMA_Init+0x354>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e26:	682c      	ldr	r4, [r5, #0]
 8003e28:	4606      	mov	r6, r0
 8003e2a:	4bac      	ldr	r3, [pc, #688]	@ (80040dc <HAL_DMA_Init+0x2c8>)
 8003e2c:	4aac      	ldr	r2, [pc, #688]	@ (80040e0 <HAL_DMA_Init+0x2cc>)
 8003e2e:	4294      	cmp	r4, r2
 8003e30:	bf18      	it	ne
 8003e32:	429c      	cmpne	r4, r3
 8003e34:	f102 0218 	add.w	r2, r2, #24
 8003e38:	bf0c      	ite	eq
 8003e3a:	2301      	moveq	r3, #1
 8003e3c:	2300      	movne	r3, #0
 8003e3e:	4294      	cmp	r4, r2
 8003e40:	bf08      	it	eq
 8003e42:	f043 0301 	orreq.w	r3, r3, #1
 8003e46:	3218      	adds	r2, #24
 8003e48:	4294      	cmp	r4, r2
 8003e4a:	bf08      	it	eq
 8003e4c:	f043 0301 	orreq.w	r3, r3, #1
 8003e50:	3218      	adds	r2, #24
 8003e52:	4294      	cmp	r4, r2
 8003e54:	bf08      	it	eq
 8003e56:	f043 0301 	orreq.w	r3, r3, #1
 8003e5a:	3218      	adds	r2, #24
 8003e5c:	4294      	cmp	r4, r2
 8003e5e:	bf08      	it	eq
 8003e60:	f043 0301 	orreq.w	r3, r3, #1
 8003e64:	3218      	adds	r2, #24
 8003e66:	4294      	cmp	r4, r2
 8003e68:	bf08      	it	eq
 8003e6a:	f043 0301 	orreq.w	r3, r3, #1
 8003e6e:	3218      	adds	r2, #24
 8003e70:	4294      	cmp	r4, r2
 8003e72:	bf08      	it	eq
 8003e74:	f043 0301 	orreq.w	r3, r3, #1
 8003e78:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003e7c:	4294      	cmp	r4, r2
 8003e7e:	bf08      	it	eq
 8003e80:	f043 0301 	orreq.w	r3, r3, #1
 8003e84:	3218      	adds	r2, #24
 8003e86:	4294      	cmp	r4, r2
 8003e88:	bf08      	it	eq
 8003e8a:	f043 0301 	orreq.w	r3, r3, #1
 8003e8e:	3218      	adds	r2, #24
 8003e90:	4294      	cmp	r4, r2
 8003e92:	bf08      	it	eq
 8003e94:	f043 0301 	orreq.w	r3, r3, #1
 8003e98:	3218      	adds	r2, #24
 8003e9a:	4294      	cmp	r4, r2
 8003e9c:	bf08      	it	eq
 8003e9e:	f043 0301 	orreq.w	r3, r3, #1
 8003ea2:	3218      	adds	r2, #24
 8003ea4:	4294      	cmp	r4, r2
 8003ea6:	bf08      	it	eq
 8003ea8:	f043 0301 	orreq.w	r3, r3, #1
 8003eac:	3218      	adds	r2, #24
 8003eae:	4294      	cmp	r4, r2
 8003eb0:	bf08      	it	eq
 8003eb2:	f043 0301 	orreq.w	r3, r3, #1
 8003eb6:	3218      	adds	r2, #24
 8003eb8:	4294      	cmp	r4, r2
 8003eba:	bf08      	it	eq
 8003ebc:	f043 0301 	orreq.w	r3, r3, #1
 8003ec0:	b91b      	cbnz	r3, 8003eca <HAL_DMA_Init+0xb6>
 8003ec2:	4b88      	ldr	r3, [pc, #544]	@ (80040e4 <HAL_DMA_Init+0x2d0>)
 8003ec4:	429c      	cmp	r4, r3
 8003ec6:	f040 8196 	bne.w	80041f6 <HAL_DMA_Init+0x3e2>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003eca:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 8003ecc:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ece:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8003ed2:	f885 2034 	strb.w	r2, [r5, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 8003ed6:	6823      	ldr	r3, [r4, #0]
 8003ed8:	f023 0301 	bic.w	r3, r3, #1
 8003edc:	6023      	str	r3, [r4, #0]
 8003ede:	e006      	b.n	8003eee <HAL_DMA_Init+0xda>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ee0:	f7ff fc50 	bl	8003784 <HAL_GetTick>
 8003ee4:	1b80      	subs	r0, r0, r6
 8003ee6:	2805      	cmp	r0, #5
 8003ee8:	f200 8142 	bhi.w	8004170 <HAL_DMA_Init+0x35c>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003eec:	682c      	ldr	r4, [r5, #0]
 8003eee:	6823      	ldr	r3, [r4, #0]
 8003ef0:	07df      	lsls	r7, r3, #31
 8003ef2:	d4f5      	bmi.n	8003ee0 <HAL_DMA_Init+0xcc>
    registerValue |=  hdma->Init.Direction           |
 8003ef4:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ef8:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8003efa:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003efc:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003efe:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f00:	430b      	orrs	r3, r1
 8003f02:	6969      	ldr	r1, [r5, #20]
 8003f04:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f06:	69e9      	ldr	r1, [r5, #28]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f0c:	4976      	ldr	r1, [pc, #472]	@ (80040e8 <HAL_DMA_Init+0x2d4>)
 8003f0e:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8003f10:	6a28      	ldr	r0, [r5, #32]
 8003f12:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003f14:	4875      	ldr	r0, [pc, #468]	@ (80040ec <HAL_DMA_Init+0x2d8>)
    registerValue |=  hdma->Init.Direction           |
 8003f16:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f18:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8003f1a:	2904      	cmp	r1, #4
 8003f1c:	f000 813d 	beq.w	800419a <HAL_DMA_Init+0x386>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003f20:	6800      	ldr	r0, [r0, #0]
 8003f22:	f36f 000f 	bfc	r0, #0, #16
 8003f26:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 8003f2a:	f080 80f1 	bcs.w	8004110 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003f2e:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003f30:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f32:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8003f36:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003f38:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	f7ff fe80 	bl	8003c40 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f40:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8003f42:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f44:	496a      	ldr	r1, [pc, #424]	@ (80040f0 <HAL_DMA_Init+0x2dc>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f46:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f4a:	4f6a      	ldr	r7, [pc, #424]	@ (80040f4 <HAL_DMA_Init+0x2e0>)
 8003f4c:	1a61      	subs	r1, r4, r1
 8003f4e:	4e6a      	ldr	r6, [pc, #424]	@ (80040f8 <HAL_DMA_Init+0x2e4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f50:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f52:	4a6a      	ldr	r2, [pc, #424]	@ (80040fc <HAL_DMA_Init+0x2e8>)
 8003f54:	fab1 f181 	clz	r1, r1
 8003f58:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f5a:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f5c:	eba4 0a02 	sub.w	sl, r4, r2
 8003f60:	4b67      	ldr	r3, [pc, #412]	@ (8004100 <HAL_DMA_Init+0x2ec>)
 8003f62:	0949      	lsrs	r1, r1, #5
 8003f64:	4a5e      	ldr	r2, [pc, #376]	@ (80040e0 <HAL_DMA_Init+0x2cc>)
 8003f66:	faba fa8a 	clz	sl, sl
 8003f6a:	eba4 0903 	sub.w	r9, r4, r3
 8003f6e:	4b5b      	ldr	r3, [pc, #364]	@ (80040dc <HAL_DMA_Init+0x2c8>)
 8003f70:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8003f74:	fab7 f787 	clz	r7, r7
 8003f78:	4294      	cmp	r4, r2
 8003f7a:	bf18      	it	ne
 8003f7c:	429c      	cmpne	r4, r3
 8003f7e:	f102 0218 	add.w	r2, r2, #24
 8003f82:	fab9 f989 	clz	r9, r9
 8003f86:	eba4 0606 	sub.w	r6, r4, r6
 8003f8a:	bf0c      	ite	eq
 8003f8c:	2301      	moveq	r3, #1
 8003f8e:	2300      	movne	r3, #0
 8003f90:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8003f94:	fab6 f686 	clz	r6, r6
 8003f98:	4294      	cmp	r4, r2
 8003f9a:	bf08      	it	eq
 8003f9c:	f043 0301 	orreq.w	r3, r3, #1
 8003fa0:	3218      	adds	r2, #24
 8003fa2:	097f      	lsrs	r7, r7, #5
 8003fa4:	4294      	cmp	r4, r2
 8003fa6:	bf08      	it	eq
 8003fa8:	f043 0301 	orreq.w	r3, r3, #1
 8003fac:	3218      	adds	r2, #24
 8003fae:	0976      	lsrs	r6, r6, #5
 8003fb0:	4294      	cmp	r4, r2
 8003fb2:	bf08      	it	eq
 8003fb4:	f043 0301 	orreq.w	r3, r3, #1
 8003fb8:	3218      	adds	r2, #24
 8003fba:	4294      	cmp	r4, r2
 8003fbc:	bf08      	it	eq
 8003fbe:	f043 0301 	orreq.w	r3, r3, #1
 8003fc2:	3218      	adds	r2, #24
 8003fc4:	4294      	cmp	r4, r2
 8003fc6:	bf08      	it	eq
 8003fc8:	f043 0301 	orreq.w	r3, r3, #1
 8003fcc:	3218      	adds	r2, #24
 8003fce:	4294      	cmp	r4, r2
 8003fd0:	bf08      	it	eq
 8003fd2:	f043 0301 	orreq.w	r3, r3, #1
 8003fd6:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003fda:	4294      	cmp	r4, r2
 8003fdc:	bf08      	it	eq
 8003fde:	f043 0301 	orreq.w	r3, r3, #1
 8003fe2:	3218      	adds	r2, #24
 8003fe4:	4294      	cmp	r4, r2
 8003fe6:	bf08      	it	eq
 8003fe8:	f043 0301 	orreq.w	r3, r3, #1
 8003fec:	3218      	adds	r2, #24
 8003fee:	4294      	cmp	r4, r2
 8003ff0:	bf08      	it	eq
 8003ff2:	f043 0301 	orreq.w	r3, r3, #1
 8003ff6:	3218      	adds	r2, #24
 8003ff8:	4294      	cmp	r4, r2
 8003ffa:	bf08      	it	eq
 8003ffc:	f043 0301 	orreq.w	r3, r3, #1
 8004000:	3218      	adds	r2, #24
 8004002:	4294      	cmp	r4, r2
 8004004:	bf08      	it	eq
 8004006:	f043 0301 	orreq.w	r3, r3, #1
 800400a:	3218      	adds	r2, #24
 800400c:	4294      	cmp	r4, r2
 800400e:	bf08      	it	eq
 8004010:	f043 0301 	orreq.w	r3, r3, #1
 8004014:	3218      	adds	r2, #24
 8004016:	4294      	cmp	r4, r2
 8004018:	bf08      	it	eq
 800401a:	f043 0301 	orreq.w	r3, r3, #1
 800401e:	3218      	adds	r2, #24
 8004020:	4294      	cmp	r4, r2
 8004022:	bf08      	it	eq
 8004024:	f043 0301 	orreq.w	r3, r3, #1
 8004028:	4a36      	ldr	r2, [pc, #216]	@ (8004104 <HAL_DMA_Init+0x2f0>)
 800402a:	ea4a 0303 	orr.w	r3, sl, r3
 800402e:	eba4 0802 	sub.w	r8, r4, r2
 8004032:	323c      	adds	r2, #60	@ 0x3c
 8004034:	430b      	orrs	r3, r1
 8004036:	fab8 f888 	clz	r8, r8
 800403a:	eba4 0b02 	sub.w	fp, r4, r2
 800403e:	3214      	adds	r2, #20
 8004040:	ea49 0303 	orr.w	r3, r9, r3
 8004044:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8004048:	fabb fb8b 	clz	fp, fp
 800404c:	1aa2      	subs	r2, r4, r2
 800404e:	ea48 0303 	orr.w	r3, r8, r3
 8004052:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8004056:	fab2 f282 	clz	r2, r2
 800405a:	433b      	orrs	r3, r7
 800405c:	0952      	lsrs	r2, r2, #5
 800405e:	4333      	orrs	r3, r6
 8004060:	9201      	str	r2, [sp, #4]
 8004062:	ea5b 0303 	orrs.w	r3, fp, r3
 8004066:	d100      	bne.n	800406a <HAL_DMA_Init+0x256>
 8004068:	b382      	cbz	r2, 80040cc <HAL_DMA_Init+0x2b8>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800406a:	4628      	mov	r0, r5
 800406c:	9100      	str	r1, [sp, #0]
 800406e:	f7ff fe67 	bl	8003d40 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004072:	68ab      	ldr	r3, [r5, #8]
 8004074:	9900      	ldr	r1, [sp, #0]
 8004076:	2b80      	cmp	r3, #128	@ 0x80
 8004078:	f000 8083 	beq.w	8004182 <HAL_DMA_Init+0x36e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800407c:	686a      	ldr	r2, [r5, #4]
 800407e:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8004080:	b2d0      	uxtb	r0, r2
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004082:	3a01      	subs	r2, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004084:	e9d5 4c19 	ldrd	r4, ip, [r5, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004088:	2a07      	cmp	r2, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800408a:	6018      	str	r0, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800408c:	f8c4 c004 	str.w	ip, [r4, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004090:	d87e      	bhi.n	8004190 <HAL_DMA_Init+0x37c>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004092:	ea4a 0a01 	orr.w	sl, sl, r1
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004096:	1e44      	subs	r4, r0, #1
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004098:	ea49 090a 	orr.w	r9, r9, sl
 800409c:	ea48 0809 	orr.w	r8, r8, r9
 80040a0:	ea47 0708 	orr.w	r7, r7, r8
 80040a4:	433e      	orrs	r6, r7
 80040a6:	ea5b 0606 	orrs.w	r6, fp, r6
 80040aa:	d103      	bne.n	80040b4 <HAL_DMA_Init+0x2a0>
 80040ac:	9b01      	ldr	r3, [sp, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 811d 	beq.w	80042ee <HAL_DMA_Init+0x4da>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80040b4:	4a14      	ldr	r2, [pc, #80]	@ (8004108 <HAL_DMA_Init+0x2f4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80040b6:	4915      	ldr	r1, [pc, #84]	@ (800410c <HAL_DMA_Init+0x2f8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80040b8:	4402      	add	r2, r0
 80040ba:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80040bc:	2301      	movs	r3, #1
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80040be:	2000      	movs	r0, #0
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80040c0:	40a3      	lsls	r3, r4
 80040c2:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
 80040c6:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80040c8:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040ca:	604b      	str	r3, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040cc:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80040ce:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040d0:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80040d2:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 80040d6:	b003      	add	sp, #12
 80040d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040dc:	40020010 	.word	0x40020010
 80040e0:	40020028 	.word	0x40020028
 80040e4:	400204b8 	.word	0x400204b8
 80040e8:	fe10803f 	.word	0xfe10803f
 80040ec:	5c001000 	.word	0x5c001000
 80040f0:	5802541c 	.word	0x5802541c
 80040f4:	58025458 	.word	0x58025458
 80040f8:	5802546c 	.word	0x5802546c
 80040fc:	58025408 	.word	0x58025408
 8004100:	58025430 	.word	0x58025430
 8004104:	58025444 	.word	0x58025444
 8004108:	1600963f 	.word	0x1600963f
 800410c:	58025940 	.word	0x58025940
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004110:	6868      	ldr	r0, [r5, #4]
 8004112:	282e      	cmp	r0, #46	@ 0x2e
 8004114:	d932      	bls.n	800417c <HAL_DMA_Init+0x368>
 8004116:	383f      	subs	r0, #63	@ 0x3f
 8004118:	2813      	cmp	r0, #19
 800411a:	d806      	bhi.n	800412a <HAL_DMA_Init+0x316>
 800411c:	4e7a      	ldr	r6, [pc, #488]	@ (8004308 <HAL_DMA_Init+0x4f4>)
 800411e:	fa26 f000 	lsr.w	r0, r6, r0
 8004122:	07c0      	lsls	r0, r0, #31
 8004124:	d501      	bpl.n	800412a <HAL_DMA_Init+0x316>
        registerValue |= DMA_SxCR_TRBUFF;
 8004126:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800412a:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800412c:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800412e:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004130:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8004134:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004138:	f47f aefe 	bne.w	8003f38 <HAL_DMA_Init+0x124>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800413c:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 800413e:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8004140:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004142:	2800      	cmp	r0, #0
 8004144:	f43f aef8 	beq.w	8003f38 <HAL_DMA_Init+0x124>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004148:	2a00      	cmp	r2, #0
 800414a:	d138      	bne.n	80041be <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 800414c:	2901      	cmp	r1, #1
 800414e:	d04d      	beq.n	80041ec <HAL_DMA_Init+0x3d8>
 8004150:	f031 0202 	bics.w	r2, r1, #2
 8004154:	f47f aef0 	bne.w	8003f38 <HAL_DMA_Init+0x124>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004158:	01c2      	lsls	r2, r0, #7
 800415a:	f57f aeed 	bpl.w	8003f38 <HAL_DMA_Init+0x124>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800415e:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8004160:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004162:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8004164:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8004168:	2001      	movs	r0, #1
}
 800416a:	b003      	add	sp, #12
 800416c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004170:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8004172:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004174:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8004176:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        return HAL_ERROR;
 800417a:	e7f5      	b.n	8004168 <HAL_DMA_Init+0x354>
 800417c:	2828      	cmp	r0, #40	@ 0x28
 800417e:	d9d4      	bls.n	800412a <HAL_DMA_Init+0x316>
 8004180:	e7d1      	b.n	8004126 <HAL_DMA_Init+0x312>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004182:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004184:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8004186:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800418a:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800418c:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800418e:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004196:	676b      	str	r3, [r5, #116]	@ 0x74
 8004198:	e798      	b.n	80040cc <HAL_DMA_Init+0x2b8>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800419a:	6806      	ldr	r6, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800419c:	e9d5 070b 	ldrd	r0, r7, [r5, #44]	@ 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80041a0:	f36f 060f 	bfc	r6, #0, #16
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041a4:	4307      	orrs	r7, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80041a6:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041aa:	ea43 0307 	orr.w	r3, r3, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80041ae:	d2af      	bcs.n	8004110 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80041b0:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80041b2:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041b4:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80041b8:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041bc:	e7bf      	b.n	800413e <HAL_DMA_Init+0x32a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041be:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80041c2:	d004      	beq.n	80041ce <HAL_DMA_Init+0x3ba>
    switch (hdma->Init.FIFOThreshold)
 80041c4:	2902      	cmp	r1, #2
 80041c6:	d9ca      	bls.n	800415e <HAL_DMA_Init+0x34a>
 80041c8:	2903      	cmp	r1, #3
 80041ca:	d0c5      	beq.n	8004158 <HAL_DMA_Init+0x344>
 80041cc:	e6b4      	b.n	8003f38 <HAL_DMA_Init+0x124>
    switch (hdma->Init.FIFOThreshold)
 80041ce:	2903      	cmp	r1, #3
 80041d0:	f63f aeb2 	bhi.w	8003f38 <HAL_DMA_Init+0x124>
 80041d4:	a201      	add	r2, pc, #4	@ (adr r2, 80041dc <HAL_DMA_Init+0x3c8>)
 80041d6:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 80041da:	bf00      	nop
 80041dc:	0800415f 	.word	0x0800415f
 80041e0:	08004159 	.word	0x08004159
 80041e4:	0800415f 	.word	0x0800415f
 80041e8:	080041ed 	.word	0x080041ed
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041ec:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 80041f0:	f47f aea2 	bne.w	8003f38 <HAL_DMA_Init+0x124>
 80041f4:	e7b3      	b.n	800415e <HAL_DMA_Init+0x34a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80041f6:	4a45      	ldr	r2, [pc, #276]	@ (800430c <HAL_DMA_Init+0x4f8>)
 80041f8:	4945      	ldr	r1, [pc, #276]	@ (8004310 <HAL_DMA_Init+0x4fc>)
 80041fa:	4b46      	ldr	r3, [pc, #280]	@ (8004314 <HAL_DMA_Init+0x500>)
 80041fc:	eba4 0a02 	sub.w	sl, r4, r2
 8004200:	1a61      	subs	r1, r4, r1
 8004202:	4f45      	ldr	r7, [pc, #276]	@ (8004318 <HAL_DMA_Init+0x504>)
 8004204:	eba4 0903 	sub.w	r9, r4, r3
 8004208:	faba fa8a 	clz	sl, sl
 800420c:	3314      	adds	r3, #20
 800420e:	fab1 f181 	clz	r1, r1
 8004212:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8004216:	fab9 f989 	clz	r9, r9
 800421a:	eba4 0803 	sub.w	r8, r4, r3
 800421e:	0949      	lsrs	r1, r1, #5
 8004220:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8004224:	1be7      	subs	r7, r4, r7
 8004226:	fab8 f888 	clz	r8, r8
 800422a:	ea4a 0301 	orr.w	r3, sl, r1
 800422e:	4e3b      	ldr	r6, [pc, #236]	@ (800431c <HAL_DMA_Init+0x508>)
 8004230:	3278      	adds	r2, #120	@ 0x78
 8004232:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8004236:	ea49 0303 	orr.w	r3, r9, r3
 800423a:	fab7 f787 	clz	r7, r7
 800423e:	1ba6      	subs	r6, r4, r6
 8004240:	eba4 0b02 	sub.w	fp, r4, r2
 8004244:	ea48 0303 	orr.w	r3, r8, r3
 8004248:	097f      	lsrs	r7, r7, #5
 800424a:	fab6 f686 	clz	r6, r6
 800424e:	3214      	adds	r2, #20
 8004250:	fabb fb8b 	clz	fp, fp
 8004254:	433b      	orrs	r3, r7
 8004256:	0976      	lsrs	r6, r6, #5
 8004258:	1aa2      	subs	r2, r4, r2
 800425a:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 800425e:	4333      	orrs	r3, r6
 8004260:	fab2 f282 	clz	r2, r2
 8004264:	ea5b 0303 	orrs.w	r3, fp, r3
 8004268:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800426c:	9201      	str	r2, [sp, #4]
 800426e:	d101      	bne.n	8004274 <HAL_DMA_Init+0x460>
 8004270:	2a00      	cmp	r2, #0
 8004272:	d043      	beq.n	80042fc <HAL_DMA_Init+0x4e8>
    __HAL_UNLOCK(hdma);
 8004274:	2300      	movs	r3, #0
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004276:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 8004330 <HAL_DMA_Init+0x51c>
    __HAL_UNLOCK(hdma);
 800427a:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 800427e:	2302      	movs	r3, #2
 8004280:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004284:	68ab      	ldr	r3, [r5, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004286:	6822      	ldr	r2, [r4, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004288:	2b40      	cmp	r3, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800428a:	ea02 0e0e 	and.w	lr, r2, lr
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800428e:	d033      	beq.n	80042f8 <HAL_DMA_Init+0x4e4>
 8004290:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 8004294:	fab3 f383 	clz	r3, r3
 8004298:	095b      	lsrs	r3, r3, #5
 800429a:	0398      	lsls	r0, r3, #14
 800429c:	9100      	str	r1, [sp, #0]
 800429e:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 80042a2:	ea43 0c02 	orr.w	ip, r3, r2
 80042a6:	696a      	ldr	r2, [r5, #20]
 80042a8:	69ab      	ldr	r3, [r5, #24]
 80042aa:	ea4c 0c02 	orr.w	ip, ip, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80042ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004320 <HAL_DMA_Init+0x50c>)
 80042b0:	ea4c 0c03 	orr.w	ip, ip, r3
 80042b4:	69eb      	ldr	r3, [r5, #28]
 80042b6:	4422      	add	r2, r4
 80042b8:	ea4c 0c03 	orr.w	ip, ip, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80042bc:	6a2b      	ldr	r3, [r5, #32]
 80042be:	ea4e 1313 	orr.w	r3, lr, r3, lsr #4
 80042c2:	ea43 03dc 	orr.w	r3, r3, ip, lsr #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80042c6:	4318      	orrs	r0, r3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80042c8:	4b16      	ldr	r3, [pc, #88]	@ (8004324 <HAL_DMA_Init+0x510>)
 80042ca:	fba3 2302 	umull	r2, r3, r3, r2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80042ce:	6020      	str	r0, [r4, #0]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042d0:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80042d2:	091b      	lsrs	r3, r3, #4
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	65eb      	str	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042d8:	f7ff fcb2 	bl	8003c40 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80042dc:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042de:	4602      	mov	r2, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80042e0:	9900      	ldr	r1, [sp, #0]
 80042e2:	f003 001f 	and.w	r0, r3, #31
 80042e6:	2301      	movs	r3, #1
 80042e8:	4083      	lsls	r3, r0
 80042ea:	6053      	str	r3, [r2, #4]
 80042ec:	e6bd      	b.n	800406a <HAL_DMA_Init+0x256>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80042ee:	4a0e      	ldr	r2, [pc, #56]	@ (8004328 <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80042f0:	490e      	ldr	r1, [pc, #56]	@ (800432c <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80042f2:	4402      	add	r2, r0
 80042f4:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80042f6:	e6e1      	b.n	80040bc <HAL_DMA_Init+0x2a8>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80042f8:	2010      	movs	r0, #16
 80042fa:	e7cf      	b.n	800429c <HAL_DMA_Init+0x488>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042fc:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80042fe:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004300:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004302:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8004306:	e72f      	b.n	8004168 <HAL_DMA_Init+0x354>
 8004308:	000f030f 	.word	0x000f030f
 800430c:	58025408 	.word	0x58025408
 8004310:	5802541c 	.word	0x5802541c
 8004314:	58025430 	.word	0x58025430
 8004318:	58025458 	.word	0x58025458
 800431c:	5802546c 	.word	0x5802546c
 8004320:	a7fdabf8 	.word	0xa7fdabf8
 8004324:	cccccccd 	.word	0xcccccccd
 8004328:	1000823f 	.word	0x1000823f
 800432c:	40020940 	.word	0x40020940
 8004330:	fffe000f 	.word	0xfffe000f

08004334 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8004334:	2800      	cmp	r0, #0
 8004336:	f000 8221 	beq.w	800477c <HAL_DMA_Start_IT+0x448>
{
 800433a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(hdma);
 800433e:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
 8004342:	2c01      	cmp	r4, #1
 8004344:	f000 8217 	beq.w	8004776 <HAL_DMA_Start_IT+0x442>
 8004348:	2401      	movs	r4, #1
 800434a:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800434e:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 8004352:	2c01      	cmp	r4, #1
 8004354:	d008      	beq.n	8004368 <HAL_DMA_Start_IT+0x34>
    __HAL_UNLOCK(hdma);
 8004356:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004358:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 800435c:	f880 2034 	strb.w	r2, [r0, #52]	@ 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004360:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8004362:	2001      	movs	r0, #1
}
 8004364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004368:	2402      	movs	r4, #2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800436a:	4e69      	ldr	r6, [pc, #420]	@ (8004510 <HAL_DMA_Start_IT+0x1dc>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800436c:	f8df e1a8 	ldr.w	lr, [pc, #424]	@ 8004518 <HAL_DMA_Start_IT+0x1e4>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004370:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004374:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 8004376:	4d67      	ldr	r5, [pc, #412]	@ (8004514 <HAL_DMA_Start_IT+0x1e0>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004378:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 800437a:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800437c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800452c <HAL_DMA_Start_IT+0x1f8>
 8004380:	4574      	cmp	r4, lr
 8004382:	bf18      	it	ne
 8004384:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 8004386:	f8df c1a8 	ldr.w	ip, [pc, #424]	@ 8004530 <HAL_DMA_Start_IT+0x1fc>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800438a:	f8d0 a058 	ldr.w	sl, [r0, #88]	@ 0x58
 800438e:	bf0c      	ite	eq
 8004390:	2601      	moveq	r6, #1
 8004392:	2600      	movne	r6, #0
 8004394:	4544      	cmp	r4, r8
 8004396:	bf14      	ite	ne
 8004398:	46b1      	movne	r9, r6
 800439a:	f046 0901 	orreq.w	r9, r6, #1
    __HAL_DMA_DISABLE(hdma);
 800439e:	42ac      	cmp	r4, r5
 80043a0:	bf18      	it	ne
 80043a2:	4564      	cmpne	r4, ip
 80043a4:	bf0c      	ite	eq
 80043a6:	2501      	moveq	r5, #1
 80043a8:	2500      	movne	r5, #0
 80043aa:	f040 80c3 	bne.w	8004534 <HAL_DMA_Start_IT+0x200>
 80043ae:	f8d4 c000 	ldr.w	ip, [r4]
 80043b2:	f02c 0c01 	bic.w	ip, ip, #1
 80043b6:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 80043ba:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043be:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
 80043c2:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80043c4:	f1bc 0f00 	cmp.w	ip, #0
 80043c8:	d007      	beq.n	80043da <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043ca:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80043ce:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80043d0:	b91d      	cbnz	r5, 80043da <HAL_DMA_Start_IT+0xa6>
 80043d2:	f1b9 0f00 	cmp.w	r9, #0
 80043d6:	f000 8130 	beq.w	800463a <HAL_DMA_Start_IT+0x306>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80043da:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 80043dc:	f04f 0e3f 	mov.w	lr, #63	@ 0x3f
 80043e0:	f007 081f 	and.w	r8, r7, #31
 80043e4:	fa0e fe08 	lsl.w	lr, lr, r8
 80043e8:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80043ec:	6827      	ldr	r7, [r4, #0]
 80043ee:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 80043f2:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80043f4:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043f6:	6883      	ldr	r3, [r0, #8]
 80043f8:	2b40      	cmp	r3, #64	@ 0x40
 80043fa:	f000 81c1 	beq.w	8004780 <HAL_DMA_Start_IT+0x44c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80043fe:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004400:	60e2      	str	r2, [r4, #12]
      if(hdma->XferHalfCpltCallback != NULL)
 8004402:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004404:	2d00      	cmp	r5, #0
 8004406:	f040 81a1 	bne.w	800474c <HAL_DMA_Start_IT+0x418>
 800440a:	4b43      	ldr	r3, [pc, #268]	@ (8004518 <HAL_DMA_Start_IT+0x1e4>)
 800440c:	429c      	cmp	r4, r3
 800440e:	f000 81de 	beq.w	80047ce <HAL_DMA_Start_IT+0x49a>
 8004412:	3318      	adds	r3, #24
 8004414:	429c      	cmp	r4, r3
 8004416:	f000 81f6 	beq.w	8004806 <HAL_DMA_Start_IT+0x4d2>
 800441a:	f1b9 0f00 	cmp.w	r9, #0
 800441e:	f040 81c7 	bne.w	80047b0 <HAL_DMA_Start_IT+0x47c>
 8004422:	4b3e      	ldr	r3, [pc, #248]	@ (800451c <HAL_DMA_Start_IT+0x1e8>)
 8004424:	429c      	cmp	r4, r3
 8004426:	f000 8201 	beq.w	800482c <HAL_DMA_Start_IT+0x4f8>
 800442a:	4b3d      	ldr	r3, [pc, #244]	@ (8004520 <HAL_DMA_Start_IT+0x1ec>)
 800442c:	429c      	cmp	r4, r3
 800442e:	f000 8209 	beq.w	8004844 <HAL_DMA_Start_IT+0x510>
 8004432:	3318      	adds	r3, #24
 8004434:	429c      	cmp	r4, r3
 8004436:	f000 8223 	beq.w	8004880 <HAL_DMA_Start_IT+0x54c>
 800443a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800443e:	429c      	cmp	r4, r3
 8004440:	f000 8233 	beq.w	80048aa <HAL_DMA_Start_IT+0x576>
 8004444:	3318      	adds	r3, #24
 8004446:	429c      	cmp	r4, r3
 8004448:	f000 8242 	beq.w	80048d0 <HAL_DMA_Start_IT+0x59c>
 800444c:	3318      	adds	r3, #24
 800444e:	429c      	cmp	r4, r3
 8004450:	f000 8249 	beq.w	80048e6 <HAL_DMA_Start_IT+0x5b2>
 8004454:	3318      	adds	r3, #24
 8004456:	429c      	cmp	r4, r3
 8004458:	f000 8250 	beq.w	80048fc <HAL_DMA_Start_IT+0x5c8>
 800445c:	3318      	adds	r3, #24
 800445e:	429c      	cmp	r4, r3
 8004460:	f000 8257 	beq.w	8004912 <HAL_DMA_Start_IT+0x5de>
 8004464:	3318      	adds	r3, #24
 8004466:	429c      	cmp	r4, r3
 8004468:	f000 8267 	beq.w	800493a <HAL_DMA_Start_IT+0x606>
 800446c:	3318      	adds	r3, #24
 800446e:	429c      	cmp	r4, r3
 8004470:	f000 8265 	beq.w	800493e <HAL_DMA_Start_IT+0x60a>
 8004474:	3318      	adds	r3, #24
 8004476:	429c      	cmp	r4, r3
 8004478:	f000 8275 	beq.w	8004966 <HAL_DMA_Start_IT+0x632>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800447c:	6823      	ldr	r3, [r4, #0]
 800447e:	f023 030e 	bic.w	r3, r3, #14
 8004482:	f043 030a 	orr.w	r3, r3, #10
 8004486:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004488:	b11a      	cbz	r2, 8004492 <HAL_DMA_Start_IT+0x15e>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800448a:	6823      	ldr	r3, [r4, #0]
 800448c:	f043 0304 	orr.w	r3, r3, #4
 8004490:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004492:	4b24      	ldr	r3, [pc, #144]	@ (8004524 <HAL_DMA_Start_IT+0x1f0>)
 8004494:	4a24      	ldr	r2, [pc, #144]	@ (8004528 <HAL_DMA_Start_IT+0x1f4>)
 8004496:	4294      	cmp	r4, r2
 8004498:	bf18      	it	ne
 800449a:	429c      	cmpne	r4, r3
 800449c:	f102 0214 	add.w	r2, r2, #20
 80044a0:	bf0c      	ite	eq
 80044a2:	2301      	moveq	r3, #1
 80044a4:	2300      	movne	r3, #0
 80044a6:	4294      	cmp	r4, r2
 80044a8:	bf08      	it	eq
 80044aa:	f043 0301 	orreq.w	r3, r3, #1
 80044ae:	3214      	adds	r2, #20
 80044b0:	4294      	cmp	r4, r2
 80044b2:	bf08      	it	eq
 80044b4:	f043 0301 	orreq.w	r3, r3, #1
 80044b8:	3214      	adds	r2, #20
 80044ba:	4294      	cmp	r4, r2
 80044bc:	bf08      	it	eq
 80044be:	f043 0301 	orreq.w	r3, r3, #1
 80044c2:	3214      	adds	r2, #20
 80044c4:	4294      	cmp	r4, r2
 80044c6:	bf08      	it	eq
 80044c8:	f043 0301 	orreq.w	r3, r3, #1
 80044cc:	3214      	adds	r2, #20
 80044ce:	4294      	cmp	r4, r2
 80044d0:	bf08      	it	eq
 80044d2:	f043 0301 	orreq.w	r3, r3, #1
 80044d6:	3214      	adds	r2, #20
 80044d8:	4294      	cmp	r4, r2
 80044da:	bf08      	it	eq
 80044dc:	f043 0301 	orreq.w	r3, r3, #1
 80044e0:	b17b      	cbz	r3, 8004502 <HAL_DMA_Start_IT+0x1ce>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80044e2:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80044e4:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	03d2      	lsls	r2, r2, #15
 80044ec:	f100 813e 	bmi.w	800476c <HAL_DMA_Start_IT+0x438>
      if(hdma->DMAmuxRequestGen != 0U)
 80044f0:	f1bc 0f00 	cmp.w	ip, #0
 80044f4:	d005      	beq.n	8004502 <HAL_DMA_Start_IT+0x1ce>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80044f6:	f8dc 3000 	ldr.w	r3, [ip]
 80044fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044fe:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 8004502:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004504:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004506:	f043 0301 	orr.w	r3, r3, #1
 800450a:	6023      	str	r3, [r4, #0]
}
 800450c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004510:	40020070 	.word	0x40020070
 8004514:	40020028 	.word	0x40020028
 8004518:	40020040 	.word	0x40020040
 800451c:	40020088 	.word	0x40020088
 8004520:	400200a0 	.word	0x400200a0
 8004524:	58025408 	.word	0x58025408
 8004528:	5802541c 	.word	0x5802541c
 800452c:	40020058 	.word	0x40020058
 8004530:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 8004534:	4574      	cmp	r4, lr
 8004536:	f000 8154 	beq.w	80047e2 <HAL_DMA_Start_IT+0x4ae>
 800453a:	4544      	cmp	r4, r8
 800453c:	f000 815a 	beq.w	80047f4 <HAL_DMA_Start_IT+0x4c0>
 8004540:	f1b9 0f00 	cmp.w	r9, #0
 8004544:	f040 811f 	bne.w	8004786 <HAL_DMA_Start_IT+0x452>
 8004548:	f8df c434 	ldr.w	ip, [pc, #1076]	@ 8004980 <HAL_DMA_Start_IT+0x64c>
 800454c:	4564      	cmp	r4, ip
 800454e:	f000 8164 	beq.w	800481a <HAL_DMA_Start_IT+0x4e6>
 8004552:	f10c 0c18 	add.w	ip, ip, #24
 8004556:	4564      	cmp	r4, ip
 8004558:	f000 8180 	beq.w	800485c <HAL_DMA_Start_IT+0x528>
 800455c:	f10c 0c18 	add.w	ip, ip, #24
 8004560:	4564      	cmp	r4, ip
 8004562:	f000 8184 	beq.w	800486e <HAL_DMA_Start_IT+0x53a>
 8004566:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 800456a:	4564      	cmp	r4, ip
 800456c:	f000 8194 	beq.w	8004898 <HAL_DMA_Start_IT+0x564>
 8004570:	f10c 0c18 	add.w	ip, ip, #24
 8004574:	4564      	cmp	r4, ip
 8004576:	f000 81a2 	beq.w	80048be <HAL_DMA_Start_IT+0x58a>
 800457a:	f10c 0c18 	add.w	ip, ip, #24
 800457e:	4564      	cmp	r4, ip
 8004580:	f000 81b3 	beq.w	80048ea <HAL_DMA_Start_IT+0x5b6>
 8004584:	f10c 0c18 	add.w	ip, ip, #24
 8004588:	4564      	cmp	r4, ip
 800458a:	f000 81b9 	beq.w	8004900 <HAL_DMA_Start_IT+0x5cc>
 800458e:	f10c 0c18 	add.w	ip, ip, #24
 8004592:	4564      	cmp	r4, ip
 8004594:	f000 81bf 	beq.w	8004916 <HAL_DMA_Start_IT+0x5e2>
 8004598:	f10c 0c18 	add.w	ip, ip, #24
 800459c:	4564      	cmp	r4, ip
 800459e:	f000 81c3 	beq.w	8004928 <HAL_DMA_Start_IT+0x5f4>
 80045a2:	f10c 0c18 	add.w	ip, ip, #24
 80045a6:	4564      	cmp	r4, ip
 80045a8:	f000 81cb 	beq.w	8004942 <HAL_DMA_Start_IT+0x60e>
 80045ac:	f10c 0c18 	add.w	ip, ip, #24
 80045b0:	4564      	cmp	r4, ip
 80045b2:	f000 81cf 	beq.w	8004954 <HAL_DMA_Start_IT+0x620>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045b6:	f8df c3cc 	ldr.w	ip, [pc, #972]	@ 8004984 <HAL_DMA_Start_IT+0x650>
 80045ba:	f8df e3cc 	ldr.w	lr, [pc, #972]	@ 8004988 <HAL_DMA_Start_IT+0x654>
 80045be:	4574      	cmp	r4, lr
 80045c0:	bf18      	it	ne
 80045c2:	4564      	cmpne	r4, ip
 80045c4:	f10e 0e28 	add.w	lr, lr, #40	@ 0x28
 80045c8:	bf0c      	ite	eq
 80045ca:	f04f 0c01 	moveq.w	ip, #1
 80045ce:	f04f 0c00 	movne.w	ip, #0
 80045d2:	4574      	cmp	r4, lr
 80045d4:	bf08      	it	eq
 80045d6:	f04c 0c01 	orreq.w	ip, ip, #1
 80045da:	f10e 0e14 	add.w	lr, lr, #20
 80045de:	4574      	cmp	r4, lr
 80045e0:	bf08      	it	eq
 80045e2:	f04c 0c01 	orreq.w	ip, ip, #1
 80045e6:	f10e 0e14 	add.w	lr, lr, #20
 80045ea:	4574      	cmp	r4, lr
 80045ec:	bf08      	it	eq
 80045ee:	f04c 0c01 	orreq.w	ip, ip, #1
 80045f2:	f10e 0e14 	add.w	lr, lr, #20
 80045f6:	4574      	cmp	r4, lr
 80045f8:	bf08      	it	eq
 80045fa:	f04c 0c01 	orreq.w	ip, ip, #1
    __HAL_DMA_DISABLE(hdma);
 80045fe:	f8d4 e000 	ldr.w	lr, [r4]
 8004602:	f02e 0e01 	bic.w	lr, lr, #1
 8004606:	f8c4 e000 	str.w	lr, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800460a:	f8df e380 	ldr.w	lr, [pc, #896]	@ 800498c <HAL_DMA_Start_IT+0x658>
 800460e:	4574      	cmp	r4, lr
 8004610:	bf08      	it	eq
 8004612:	f04c 0c01 	orreq.w	ip, ip, #1
 8004616:	f1bc 0f00 	cmp.w	ip, #0
 800461a:	d103      	bne.n	8004624 <HAL_DMA_Start_IT+0x2f0>
 800461c:	f8df c370 	ldr.w	ip, [pc, #880]	@ 8004990 <HAL_DMA_Start_IT+0x65c>
 8004620:	4564      	cmp	r4, ip
 8004622:	d14f      	bne.n	80046c4 <HAL_DMA_Start_IT+0x390>
    if(hdma->DMAmuxRequestGen != 0U)
 8004624:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004628:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 800462c:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800462e:	f1bc 0f00 	cmp.w	ip, #0
 8004632:	d002      	beq.n	800463a <HAL_DMA_Start_IT+0x306>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004634:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8004638:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800463a:	f8df e344 	ldr.w	lr, [pc, #836]	@ 8004980 <HAL_DMA_Start_IT+0x64c>
 800463e:	f8df 8354 	ldr.w	r8, [pc, #852]	@ 8004994 <HAL_DMA_Start_IT+0x660>
 8004642:	4544      	cmp	r4, r8
 8004644:	bf18      	it	ne
 8004646:	4574      	cmpne	r4, lr
 8004648:	f108 0818 	add.w	r8, r8, #24
 800464c:	bf0c      	ite	eq
 800464e:	f04f 0e01 	moveq.w	lr, #1
 8004652:	f04f 0e00 	movne.w	lr, #0
 8004656:	4544      	cmp	r4, r8
 8004658:	bf08      	it	eq
 800465a:	f04e 0e01 	orreq.w	lr, lr, #1
 800465e:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 8004662:	4544      	cmp	r4, r8
 8004664:	bf08      	it	eq
 8004666:	f04e 0e01 	orreq.w	lr, lr, #1
 800466a:	f108 0818 	add.w	r8, r8, #24
 800466e:	4544      	cmp	r4, r8
 8004670:	bf08      	it	eq
 8004672:	f04e 0e01 	orreq.w	lr, lr, #1
 8004676:	f108 0818 	add.w	r8, r8, #24
 800467a:	4544      	cmp	r4, r8
 800467c:	bf08      	it	eq
 800467e:	f04e 0e01 	orreq.w	lr, lr, #1
 8004682:	f108 0818 	add.w	r8, r8, #24
 8004686:	4544      	cmp	r4, r8
 8004688:	bf08      	it	eq
 800468a:	f04e 0e01 	orreq.w	lr, lr, #1
 800468e:	f108 0818 	add.w	r8, r8, #24
 8004692:	4544      	cmp	r4, r8
 8004694:	bf08      	it	eq
 8004696:	f04e 0e01 	orreq.w	lr, lr, #1
 800469a:	f108 0818 	add.w	r8, r8, #24
 800469e:	4544      	cmp	r4, r8
 80046a0:	bf08      	it	eq
 80046a2:	f04e 0e01 	orreq.w	lr, lr, #1
 80046a6:	f108 0818 	add.w	r8, r8, #24
 80046aa:	4544      	cmp	r4, r8
 80046ac:	bf08      	it	eq
 80046ae:	f04e 0e01 	orreq.w	lr, lr, #1
 80046b2:	f1be 0f00 	cmp.w	lr, #0
 80046b6:	f47f ae90 	bne.w	80043da <HAL_DMA_Start_IT+0xa6>
 80046ba:	f8df e2dc 	ldr.w	lr, [pc, #732]	@ 8004998 <HAL_DMA_Start_IT+0x664>
 80046be:	4574      	cmp	r4, lr
 80046c0:	f43f ae8b 	beq.w	80043da <HAL_DMA_Start_IT+0xa6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80046c4:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 8004988 <HAL_DMA_Start_IT+0x654>
 80046c8:	f8df e2b8 	ldr.w	lr, [pc, #696]	@ 8004984 <HAL_DMA_Start_IT+0x650>
 80046cc:	4574      	cmp	r4, lr
 80046ce:	bf18      	it	ne
 80046d0:	4564      	cmpne	r4, ip
 80046d2:	f10e 0e14 	add.w	lr, lr, #20
 80046d6:	bf0c      	ite	eq
 80046d8:	f04f 0c01 	moveq.w	ip, #1
 80046dc:	f04f 0c00 	movne.w	ip, #0
 80046e0:	4574      	cmp	r4, lr
 80046e2:	bf08      	it	eq
 80046e4:	f04c 0c01 	orreq.w	ip, ip, #1
 80046e8:	f10e 0e14 	add.w	lr, lr, #20
 80046ec:	4574      	cmp	r4, lr
 80046ee:	bf08      	it	eq
 80046f0:	f04c 0c01 	orreq.w	ip, ip, #1
 80046f4:	f10e 0e14 	add.w	lr, lr, #20
 80046f8:	4574      	cmp	r4, lr
 80046fa:	bf08      	it	eq
 80046fc:	f04c 0c01 	orreq.w	ip, ip, #1
 8004700:	f10e 0e14 	add.w	lr, lr, #20
 8004704:	4574      	cmp	r4, lr
 8004706:	bf08      	it	eq
 8004708:	f04c 0c01 	orreq.w	ip, ip, #1
 800470c:	f10e 0e14 	add.w	lr, lr, #20
 8004710:	4574      	cmp	r4, lr
 8004712:	bf08      	it	eq
 8004714:	f04c 0c01 	orreq.w	ip, ip, #1
 8004718:	f1bc 0f00 	cmp.w	ip, #0
 800471c:	d104      	bne.n	8004728 <HAL_DMA_Start_IT+0x3f4>
 800471e:	f8df c270 	ldr.w	ip, [pc, #624]	@ 8004990 <HAL_DMA_Start_IT+0x65c>
 8004722:	4564      	cmp	r4, ip
 8004724:	f040 8125 	bne.w	8004972 <HAL_DMA_Start_IT+0x63e>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004728:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 800472a:	f04f 0c01 	mov.w	ip, #1
 800472e:	f006 0e1f 	and.w	lr, r6, #31
 8004732:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004736:	f8ca c004 	str.w	ip, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800473a:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800473c:	6883      	ldr	r3, [r0, #8]
 800473e:	2b40      	cmp	r3, #64	@ 0x40
 8004740:	f000 8113 	beq.w	800496a <HAL_DMA_Start_IT+0x636>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004744:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004746:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004748:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800474a:	e65e      	b.n	800440a <HAL_DMA_Start_IT+0xd6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800474c:	6823      	ldr	r3, [r4, #0]
 800474e:	f023 031e 	bic.w	r3, r3, #30
 8004752:	f043 0316 	orr.w	r3, r3, #22
 8004756:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004758:	b11a      	cbz	r2, 8004762 <HAL_DMA_Start_IT+0x42e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800475a:	6823      	ldr	r3, [r4, #0]
 800475c:	f043 0308 	orr.w	r3, r3, #8
 8004760:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004762:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	03d2      	lsls	r2, r2, #15
 8004768:	f57f aec2 	bpl.w	80044f0 <HAL_DMA_Start_IT+0x1bc>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	e6bc      	b.n	80044f0 <HAL_DMA_Start_IT+0x1bc>
  __HAL_LOCK(hdma);
 8004776:	2002      	movs	r0, #2
}
 8004778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 800477c:	2001      	movs	r0, #1
}
 800477e:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004780:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004782:	60e1      	str	r1, [r4, #12]
 8004784:	e63d      	b.n	8004402 <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 8004786:	f8df e1f0 	ldr.w	lr, [pc, #496]	@ 8004978 <HAL_DMA_Start_IT+0x644>
 800478a:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 800478e:	f02c 0c01 	bic.w	ip, ip, #1
 8004792:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 8004796:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800479a:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 800479e:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80047a0:	f1bc 0f00 	cmp.w	ip, #0
 80047a4:	f43f ae19 	beq.w	80043da <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047a8:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80047ac:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80047ae:	e614      	b.n	80043da <HAL_DMA_Start_IT+0xa6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80047b0:	4971      	ldr	r1, [pc, #452]	@ (8004978 <HAL_DMA_Start_IT+0x644>)
 80047b2:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 80047b4:	f023 031e 	bic.w	r3, r3, #30
 80047b8:	f043 0316 	orr.w	r3, r3, #22
 80047bc:	670b      	str	r3, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 80047be:	2a00      	cmp	r2, #0
 80047c0:	f43f ae8f 	beq.w	80044e2 <HAL_DMA_Start_IT+0x1ae>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80047c4:	6823      	ldr	r3, [r4, #0]
 80047c6:	f043 0308 	orr.w	r3, r3, #8
 80047ca:	6023      	str	r3, [r4, #0]
 80047cc:	e689      	b.n	80044e2 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80047ce:	496a      	ldr	r1, [pc, #424]	@ (8004978 <HAL_DMA_Start_IT+0x644>)
 80047d0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80047d2:	f023 031e 	bic.w	r3, r3, #30
 80047d6:	f043 0316 	orr.w	r3, r3, #22
 80047da:	640b      	str	r3, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 80047dc:	2a00      	cmp	r2, #0
 80047de:	d1f1      	bne.n	80047c4 <HAL_DMA_Start_IT+0x490>
 80047e0:	e67f      	b.n	80044e2 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80047e2:	f8df e194 	ldr.w	lr, [pc, #404]	@ 8004978 <HAL_DMA_Start_IT+0x644>
 80047e6:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 80047ea:	f02c 0c01 	bic.w	ip, ip, #1
 80047ee:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80047f2:	e5e2      	b.n	80043ba <HAL_DMA_Start_IT+0x86>
    __HAL_DMA_DISABLE(hdma);
 80047f4:	f8df e180 	ldr.w	lr, [pc, #384]	@ 8004978 <HAL_DMA_Start_IT+0x644>
 80047f8:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 80047fc:	f02c 0c01 	bic.w	ip, ip, #1
 8004800:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004804:	e7c7      	b.n	8004796 <HAL_DMA_Start_IT+0x462>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004806:	495c      	ldr	r1, [pc, #368]	@ (8004978 <HAL_DMA_Start_IT+0x644>)
 8004808:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 800480a:	f023 031e 	bic.w	r3, r3, #30
 800480e:	f043 0316 	orr.w	r3, r3, #22
 8004812:	658b      	str	r3, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 8004814:	2a00      	cmp	r2, #0
 8004816:	d1d5      	bne.n	80047c4 <HAL_DMA_Start_IT+0x490>
 8004818:	e663      	b.n	80044e2 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 800481a:	f8df e15c 	ldr.w	lr, [pc, #348]	@ 8004978 <HAL_DMA_Start_IT+0x644>
 800481e:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 8004822:	f02c 0c01 	bic.w	ip, ip, #1
 8004826:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800482a:	e6fb      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800482c:	4952      	ldr	r1, [pc, #328]	@ (8004978 <HAL_DMA_Start_IT+0x644>)
 800482e:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004832:	f023 031e 	bic.w	r3, r3, #30
 8004836:	f043 0316 	orr.w	r3, r3, #22
 800483a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 800483e:	2a00      	cmp	r2, #0
 8004840:	d1c0      	bne.n	80047c4 <HAL_DMA_Start_IT+0x490>
 8004842:	e64e      	b.n	80044e2 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004844:	494c      	ldr	r1, [pc, #304]	@ (8004978 <HAL_DMA_Start_IT+0x644>)
 8004846:	f8d1 30a0 	ldr.w	r3, [r1, #160]	@ 0xa0
 800484a:	f023 031e 	bic.w	r3, r3, #30
 800484e:	f043 0316 	orr.w	r3, r3, #22
 8004852:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 8004856:	2a00      	cmp	r2, #0
 8004858:	d1b4      	bne.n	80047c4 <HAL_DMA_Start_IT+0x490>
 800485a:	e642      	b.n	80044e2 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 800485c:	f8df e118 	ldr.w	lr, [pc, #280]	@ 8004978 <HAL_DMA_Start_IT+0x644>
 8004860:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 8004864:	f02c 0c01 	bic.w	ip, ip, #1
 8004868:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800486c:	e6da      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 800486e:	f8df e108 	ldr.w	lr, [pc, #264]	@ 8004978 <HAL_DMA_Start_IT+0x644>
 8004872:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 8004876:	f02c 0c01 	bic.w	ip, ip, #1
 800487a:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800487e:	e6d1      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004880:	493d      	ldr	r1, [pc, #244]	@ (8004978 <HAL_DMA_Start_IT+0x644>)
 8004882:	f8d1 30b8 	ldr.w	r3, [r1, #184]	@ 0xb8
 8004886:	f023 031e 	bic.w	r3, r3, #30
 800488a:	f043 0316 	orr.w	r3, r3, #22
 800488e:	f8c1 30b8 	str.w	r3, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 8004892:	2a00      	cmp	r2, #0
 8004894:	d196      	bne.n	80047c4 <HAL_DMA_Start_IT+0x490>
 8004896:	e624      	b.n	80044e2 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8004898:	f8df e0e0 	ldr.w	lr, [pc, #224]	@ 800497c <HAL_DMA_Start_IT+0x648>
 800489c:	f8de c010 	ldr.w	ip, [lr, #16]
 80048a0:	f02c 0c01 	bic.w	ip, ip, #1
 80048a4:	f8ce c010 	str.w	ip, [lr, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80048a8:	e6bc      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80048aa:	4934      	ldr	r1, [pc, #208]	@ (800497c <HAL_DMA_Start_IT+0x648>)
 80048ac:	690b      	ldr	r3, [r1, #16]
 80048ae:	f023 031e 	bic.w	r3, r3, #30
 80048b2:	f043 0316 	orr.w	r3, r3, #22
 80048b6:	610b      	str	r3, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 80048b8:	2a00      	cmp	r2, #0
 80048ba:	d183      	bne.n	80047c4 <HAL_DMA_Start_IT+0x490>
 80048bc:	e611      	b.n	80044e2 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80048be:	f8df e0bc 	ldr.w	lr, [pc, #188]	@ 800497c <HAL_DMA_Start_IT+0x648>
 80048c2:	f8de c028 	ldr.w	ip, [lr, #40]	@ 0x28
 80048c6:	f02c 0c01 	bic.w	ip, ip, #1
 80048ca:	f8ce c028 	str.w	ip, [lr, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80048ce:	e6a9      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80048d0:	492a      	ldr	r1, [pc, #168]	@ (800497c <HAL_DMA_Start_IT+0x648>)
 80048d2:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80048d4:	f023 031e 	bic.w	r3, r3, #30
 80048d8:	f043 0316 	orr.w	r3, r3, #22
 80048dc:	628b      	str	r3, [r1, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 80048de:	2a00      	cmp	r2, #0
 80048e0:	f47f af70 	bne.w	80047c4 <HAL_DMA_Start_IT+0x490>
 80048e4:	e5fd      	b.n	80044e2 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80048e6:	4925      	ldr	r1, [pc, #148]	@ (800497c <HAL_DMA_Start_IT+0x648>)
 80048e8:	e772      	b.n	80047d0 <HAL_DMA_Start_IT+0x49c>
    __HAL_DMA_DISABLE(hdma);
 80048ea:	f8df e090 	ldr.w	lr, [pc, #144]	@ 800497c <HAL_DMA_Start_IT+0x648>
 80048ee:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 80048f2:	f02c 0c01 	bic.w	ip, ip, #1
 80048f6:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80048fa:	e693      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80048fc:	491f      	ldr	r1, [pc, #124]	@ (800497c <HAL_DMA_Start_IT+0x648>)
 80048fe:	e783      	b.n	8004808 <HAL_DMA_Start_IT+0x4d4>
    __HAL_DMA_DISABLE(hdma);
 8004900:	f8df e078 	ldr.w	lr, [pc, #120]	@ 800497c <HAL_DMA_Start_IT+0x648>
 8004904:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8004908:	f02c 0c01 	bic.w	ip, ip, #1
 800490c:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004910:	e688      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004912:	491a      	ldr	r1, [pc, #104]	@ (800497c <HAL_DMA_Start_IT+0x648>)
 8004914:	e74d      	b.n	80047b2 <HAL_DMA_Start_IT+0x47e>
    __HAL_DMA_DISABLE(hdma);
 8004916:	f8df e064 	ldr.w	lr, [pc, #100]	@ 800497c <HAL_DMA_Start_IT+0x648>
 800491a:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 800491e:	f02c 0c01 	bic.w	ip, ip, #1
 8004922:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004926:	e67d      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8004928:	f8df e050 	ldr.w	lr, [pc, #80]	@ 800497c <HAL_DMA_Start_IT+0x648>
 800492c:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 8004930:	f02c 0c01 	bic.w	ip, ip, #1
 8004934:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004938:	e674      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800493a:	4910      	ldr	r1, [pc, #64]	@ (800497c <HAL_DMA_Start_IT+0x648>)
 800493c:	e777      	b.n	800482e <HAL_DMA_Start_IT+0x4fa>
 800493e:	490f      	ldr	r1, [pc, #60]	@ (800497c <HAL_DMA_Start_IT+0x648>)
 8004940:	e781      	b.n	8004846 <HAL_DMA_Start_IT+0x512>
    __HAL_DMA_DISABLE(hdma);
 8004942:	f8df e038 	ldr.w	lr, [pc, #56]	@ 800497c <HAL_DMA_Start_IT+0x648>
 8004946:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 800494a:	f02c 0c01 	bic.w	ip, ip, #1
 800494e:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004952:	e667      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8004954:	f8df e024 	ldr.w	lr, [pc, #36]	@ 800497c <HAL_DMA_Start_IT+0x648>
 8004958:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 800495c:	f02c 0c01 	bic.w	ip, ip, #1
 8004960:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004964:	e65e      	b.n	8004624 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004966:	4905      	ldr	r1, [pc, #20]	@ (800497c <HAL_DMA_Start_IT+0x648>)
 8004968:	e78b      	b.n	8004882 <HAL_DMA_Start_IT+0x54e>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800496a:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800496c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800496e:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004970:	e54b      	b.n	800440a <HAL_DMA_Start_IT+0xd6>
 8004972:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004974:	e555      	b.n	8004422 <HAL_DMA_Start_IT+0xee>
 8004976:	bf00      	nop
 8004978:	40020000 	.word	0x40020000
 800497c:	40020400 	.word	0x40020400
 8004980:	40020088 	.word	0x40020088
 8004984:	5802541c 	.word	0x5802541c
 8004988:	58025408 	.word	0x58025408
 800498c:	58025480 	.word	0x58025480
 8004990:	58025494 	.word	0x58025494
 8004994:	400200a0 	.word	0x400200a0
 8004998:	400204b8 	.word	0x400204b8

0800499c <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 800499c:	2800      	cmp	r0, #0
 800499e:	d062      	beq.n	8004a66 <HAL_DMA_Abort_IT+0xca>
{
 80049a0:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049a2:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d159      	bne.n	8004a5e <HAL_DMA_Abort_IT+0xc2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80049aa:	6802      	ldr	r2, [r0, #0]
 80049ac:	4b57      	ldr	r3, [pc, #348]	@ (8004b0c <HAL_DMA_Abort_IT+0x170>)
 80049ae:	4c58      	ldr	r4, [pc, #352]	@ (8004b10 <HAL_DMA_Abort_IT+0x174>)
 80049b0:	4958      	ldr	r1, [pc, #352]	@ (8004b14 <HAL_DMA_Abort_IT+0x178>)
 80049b2:	42a2      	cmp	r2, r4
 80049b4:	bf18      	it	ne
 80049b6:	429a      	cmpne	r2, r3
 80049b8:	f104 0430 	add.w	r4, r4, #48	@ 0x30
 80049bc:	bf0c      	ite	eq
 80049be:	2301      	moveq	r3, #1
 80049c0:	2300      	movne	r3, #0
 80049c2:	428a      	cmp	r2, r1
 80049c4:	bf08      	it	eq
 80049c6:	f043 0301 	orreq.w	r3, r3, #1
 80049ca:	3130      	adds	r1, #48	@ 0x30
 80049cc:	42a2      	cmp	r2, r4
 80049ce:	bf08      	it	eq
 80049d0:	f043 0301 	orreq.w	r3, r3, #1
 80049d4:	3430      	adds	r4, #48	@ 0x30
 80049d6:	428a      	cmp	r2, r1
 80049d8:	bf08      	it	eq
 80049da:	f043 0301 	orreq.w	r3, r3, #1
 80049de:	3130      	adds	r1, #48	@ 0x30
 80049e0:	42a2      	cmp	r2, r4
 80049e2:	bf08      	it	eq
 80049e4:	f043 0301 	orreq.w	r3, r3, #1
 80049e8:	3430      	adds	r4, #48	@ 0x30
 80049ea:	428a      	cmp	r2, r1
 80049ec:	bf08      	it	eq
 80049ee:	f043 0301 	orreq.w	r3, r3, #1
 80049f2:	f501 715c 	add.w	r1, r1, #880	@ 0x370
 80049f6:	42a2      	cmp	r2, r4
 80049f8:	bf08      	it	eq
 80049fa:	f043 0301 	orreq.w	r3, r3, #1
 80049fe:	f504 745c 	add.w	r4, r4, #880	@ 0x370
 8004a02:	428a      	cmp	r2, r1
 8004a04:	bf08      	it	eq
 8004a06:	f043 0301 	orreq.w	r3, r3, #1
 8004a0a:	3130      	adds	r1, #48	@ 0x30
 8004a0c:	42a2      	cmp	r2, r4
 8004a0e:	bf08      	it	eq
 8004a10:	f043 0301 	orreq.w	r3, r3, #1
 8004a14:	3430      	adds	r4, #48	@ 0x30
 8004a16:	428a      	cmp	r2, r1
 8004a18:	bf08      	it	eq
 8004a1a:	f043 0301 	orreq.w	r3, r3, #1
 8004a1e:	3130      	adds	r1, #48	@ 0x30
 8004a20:	42a2      	cmp	r2, r4
 8004a22:	bf08      	it	eq
 8004a24:	f043 0301 	orreq.w	r3, r3, #1
 8004a28:	3430      	adds	r4, #48	@ 0x30
 8004a2a:	428a      	cmp	r2, r1
 8004a2c:	bf08      	it	eq
 8004a2e:	f043 0301 	orreq.w	r3, r3, #1
 8004a32:	3130      	adds	r1, #48	@ 0x30
 8004a34:	42a2      	cmp	r2, r4
 8004a36:	bf08      	it	eq
 8004a38:	f043 0301 	orreq.w	r3, r3, #1
 8004a3c:	428a      	cmp	r2, r1
 8004a3e:	bf08      	it	eq
 8004a40:	f043 0301 	orreq.w	r3, r3, #1
 8004a44:	b913      	cbnz	r3, 8004a4c <HAL_DMA_Abort_IT+0xb0>
 8004a46:	4b34      	ldr	r3, [pc, #208]	@ (8004b18 <HAL_DMA_Abort_IT+0x17c>)
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d10e      	bne.n	8004a6a <HAL_DMA_Abort_IT+0xce>
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a4c:	2304      	movs	r3, #4
 8004a4e:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8004a52:	6813      	ldr	r3, [r2, #0]
 8004a54:	f023 0301 	bic.w	r3, r3, #1
 8004a58:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004a5a:	2000      	movs	r0, #0
}
 8004a5c:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a5e:	2380      	movs	r3, #128	@ 0x80
 8004a60:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8004a62:	2001      	movs	r0, #1
}
 8004a64:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8004a66:	2001      	movs	r0, #1
}
 8004a68:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a6a:	4b2c      	ldr	r3, [pc, #176]	@ (8004b1c <HAL_DMA_Abort_IT+0x180>)
 8004a6c:	4d2c      	ldr	r5, [pc, #176]	@ (8004b20 <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004a6e:	6811      	ldr	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a70:	42aa      	cmp	r2, r5
 8004a72:	bf18      	it	ne
 8004a74:	429a      	cmpne	r2, r3
 8004a76:	4c2b      	ldr	r4, [pc, #172]	@ (8004b24 <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004a78:	f021 010e 	bic.w	r1, r1, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a7c:	f105 053c 	add.w	r5, r5, #60	@ 0x3c
 8004a80:	bf0c      	ite	eq
 8004a82:	2301      	moveq	r3, #1
 8004a84:	2300      	movne	r3, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004a86:	6011      	str	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a88:	42a2      	cmp	r2, r4
 8004a8a:	bf08      	it	eq
 8004a8c:	f043 0301 	orreq.w	r3, r3, #1
      __HAL_DMA_DISABLE(hdma);
 8004a90:	6811      	ldr	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a92:	3428      	adds	r4, #40	@ 0x28
 8004a94:	42aa      	cmp	r2, r5
 8004a96:	bf08      	it	eq
 8004a98:	f043 0301 	orreq.w	r3, r3, #1
      __HAL_DMA_DISABLE(hdma);
 8004a9c:	f021 0101 	bic.w	r1, r1, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004aa0:	42a2      	cmp	r2, r4
 8004aa2:	bf08      	it	eq
 8004aa4:	f043 0301 	orreq.w	r3, r3, #1
 8004aa8:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 8004aaa:	6011      	str	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004aac:	42a2      	cmp	r2, r4
 8004aae:	bf08      	it	eq
 8004ab0:	f043 0301 	orreq.w	r3, r3, #1
 8004ab4:	491c      	ldr	r1, [pc, #112]	@ (8004b28 <HAL_DMA_Abort_IT+0x18c>)
 8004ab6:	428a      	cmp	r2, r1
 8004ab8:	bf08      	it	eq
 8004aba:	f043 0301 	orreq.w	r3, r3, #1
 8004abe:	b913      	cbnz	r3, 8004ac6 <HAL_DMA_Abort_IT+0x12a>
 8004ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8004b2c <HAL_DMA_Abort_IT+0x190>)
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d117      	bne.n	8004af6 <HAL_DMA_Abort_IT+0x15a>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004ac6:	2301      	movs	r3, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ac8:	6d85      	ldr	r5, [r0, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004aca:	e9d0 1417 	ldrd	r1, r4, [r0, #92]	@ 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ace:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004ad0:	f001 011f 	and.w	r1, r1, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ad4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004ad8:	408b      	lsls	r3, r1
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ada:	6022      	str	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004adc:	606b      	str	r3, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8004ade:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ae0:	e9d0 2119 	ldrd	r2, r1, [r0, #100]	@ 0x64
 8004ae4:	6051      	str	r1, [r2, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8004ae6:	b133      	cbz	r3, 8004af6 <HAL_DMA_Abort_IT+0x15a>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004ae8:	681a      	ldr	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004aea:	e9d0 141c 	ldrd	r1, r4, [r0, #112]	@ 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004aee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004af2:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004af4:	604c      	str	r4, [r1, #4]
      __HAL_UNLOCK(hdma);
 8004af6:	2100      	movs	r1, #0
      hdma->State = HAL_DMA_STATE_READY;
 8004af8:	2201      	movs	r2, #1
      if(hdma->XferAbortCallback != NULL)
 8004afa:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      __HAL_UNLOCK(hdma);
 8004afc:	f880 1034 	strb.w	r1, [r0, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8004b00:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      if(hdma->XferAbortCallback != NULL)
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0a8      	beq.n	8004a5a <HAL_DMA_Abort_IT+0xbe>
        hdma->XferAbortCallback(hdma);
 8004b08:	4798      	blx	r3
 8004b0a:	e7a6      	b.n	8004a5a <HAL_DMA_Abort_IT+0xbe>
 8004b0c:	40020010 	.word	0x40020010
 8004b10:	40020028 	.word	0x40020028
 8004b14:	40020040 	.word	0x40020040
 8004b18:	400204b8 	.word	0x400204b8
 8004b1c:	5802541c 	.word	0x5802541c
 8004b20:	58025408 	.word	0x58025408
 8004b24:	58025430 	.word	0x58025430
 8004b28:	58025480 	.word	0x58025480
 8004b2c:	58025494 	.word	0x58025494

08004b30 <HAL_DMA_IRQHandler>:
{
 8004b30:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8004b32:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b34:	4b94      	ldr	r3, [pc, #592]	@ (8004d88 <HAL_DMA_IRQHandler+0x258>)
{
 8004b36:	b083      	sub	sp, #12
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b38:	6d85      	ldr	r5, [r0, #88]	@ 0x58
{
 8004b3a:	4607      	mov	r7, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b3c:	681e      	ldr	r6, [r3, #0]
  __IO uint32_t count = 0U;
 8004b3e:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004b40:	4b92      	ldr	r3, [pc, #584]	@ (8004d8c <HAL_DMA_IRQHandler+0x25c>)
 8004b42:	6802      	ldr	r2, [r0, #0]
 8004b44:	4892      	ldr	r0, [pc, #584]	@ (8004d90 <HAL_DMA_IRQHandler+0x260>)
  tmpisr_dma  = regs_dma->ISR;
 8004b46:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004b48:	4282      	cmp	r2, r0
 8004b4a:	bf18      	it	ne
 8004b4c:	429a      	cmpne	r2, r3
 8004b4e:	f100 0018 	add.w	r0, r0, #24
  tmpisr_bdma = regs_bdma->ISR;
 8004b52:	6829      	ldr	r1, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004b54:	bf0c      	ite	eq
 8004b56:	2301      	moveq	r3, #1
 8004b58:	2300      	movne	r3, #0
 8004b5a:	4282      	cmp	r2, r0
 8004b5c:	bf08      	it	eq
 8004b5e:	f043 0301 	orreq.w	r3, r3, #1
 8004b62:	3018      	adds	r0, #24
 8004b64:	4282      	cmp	r2, r0
 8004b66:	bf08      	it	eq
 8004b68:	f043 0301 	orreq.w	r3, r3, #1
 8004b6c:	3018      	adds	r0, #24
 8004b6e:	4282      	cmp	r2, r0
 8004b70:	bf08      	it	eq
 8004b72:	f043 0301 	orreq.w	r3, r3, #1
 8004b76:	3018      	adds	r0, #24
 8004b78:	4282      	cmp	r2, r0
 8004b7a:	bf08      	it	eq
 8004b7c:	f043 0301 	orreq.w	r3, r3, #1
 8004b80:	3018      	adds	r0, #24
 8004b82:	4282      	cmp	r2, r0
 8004b84:	bf08      	it	eq
 8004b86:	f043 0301 	orreq.w	r3, r3, #1
 8004b8a:	3018      	adds	r0, #24
 8004b8c:	4282      	cmp	r2, r0
 8004b8e:	bf08      	it	eq
 8004b90:	f043 0301 	orreq.w	r3, r3, #1
 8004b94:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8004b98:	4282      	cmp	r2, r0
 8004b9a:	bf08      	it	eq
 8004b9c:	f043 0301 	orreq.w	r3, r3, #1
 8004ba0:	3018      	adds	r0, #24
 8004ba2:	4282      	cmp	r2, r0
 8004ba4:	bf08      	it	eq
 8004ba6:	f043 0301 	orreq.w	r3, r3, #1
 8004baa:	3018      	adds	r0, #24
 8004bac:	4282      	cmp	r2, r0
 8004bae:	bf08      	it	eq
 8004bb0:	f043 0301 	orreq.w	r3, r3, #1
 8004bb4:	3018      	adds	r0, #24
 8004bb6:	4282      	cmp	r2, r0
 8004bb8:	bf08      	it	eq
 8004bba:	f043 0301 	orreq.w	r3, r3, #1
 8004bbe:	3018      	adds	r0, #24
 8004bc0:	4282      	cmp	r2, r0
 8004bc2:	bf08      	it	eq
 8004bc4:	f043 0301 	orreq.w	r3, r3, #1
 8004bc8:	3018      	adds	r0, #24
 8004bca:	4282      	cmp	r2, r0
 8004bcc:	bf08      	it	eq
 8004bce:	f043 0301 	orreq.w	r3, r3, #1
 8004bd2:	3018      	adds	r0, #24
 8004bd4:	4282      	cmp	r2, r0
 8004bd6:	bf08      	it	eq
 8004bd8:	f043 0301 	orreq.w	r3, r3, #1
 8004bdc:	b91b      	cbnz	r3, 8004be6 <HAL_DMA_IRQHandler+0xb6>
 8004bde:	4b6d      	ldr	r3, [pc, #436]	@ (8004d94 <HAL_DMA_IRQHandler+0x264>)
 8004be0:	429a      	cmp	r2, r3
 8004be2:	f040 812f 	bne.w	8004e44 <HAL_DMA_IRQHandler+0x314>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004be6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004be8:	2108      	movs	r1, #8
 8004bea:	f003 031f 	and.w	r3, r3, #31
 8004bee:	4099      	lsls	r1, r3
 8004bf0:	4221      	tst	r1, r4
 8004bf2:	d00b      	beq.n	8004c0c <HAL_DMA_IRQHandler+0xdc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004bf4:	6810      	ldr	r0, [r2, #0]
 8004bf6:	0740      	lsls	r0, r0, #29
 8004bf8:	d508      	bpl.n	8004c0c <HAL_DMA_IRQHandler+0xdc>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004bfa:	6810      	ldr	r0, [r2, #0]
 8004bfc:	f020 0004 	bic.w	r0, r0, #4
 8004c00:	6010      	str	r0, [r2, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c02:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004c04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c06:	f041 0101 	orr.w	r1, r1, #1
 8004c0a:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c0c:	fa24 f103 	lsr.w	r1, r4, r3
 8004c10:	07c8      	lsls	r0, r1, #31
 8004c12:	d509      	bpl.n	8004c28 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004c14:	6951      	ldr	r1, [r2, #20]
 8004c16:	0609      	lsls	r1, r1, #24
 8004c18:	d506      	bpl.n	8004c28 <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c1a:	2101      	movs	r1, #1
 8004c1c:	4099      	lsls	r1, r3
 8004c1e:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c20:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c22:	f041 0102 	orr.w	r1, r1, #2
 8004c26:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c28:	2104      	movs	r1, #4
 8004c2a:	4099      	lsls	r1, r3
 8004c2c:	4221      	tst	r1, r4
 8004c2e:	d007      	beq.n	8004c40 <HAL_DMA_IRQHandler+0x110>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004c30:	6810      	ldr	r0, [r2, #0]
 8004c32:	0780      	lsls	r0, r0, #30
 8004c34:	d504      	bpl.n	8004c40 <HAL_DMA_IRQHandler+0x110>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c36:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c3a:	f041 0104 	orr.w	r1, r1, #4
 8004c3e:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c40:	2110      	movs	r1, #16
 8004c42:	4099      	lsls	r1, r3
 8004c44:	4221      	tst	r1, r4
 8004c46:	f000 80b0 	beq.w	8004daa <HAL_DMA_IRQHandler+0x27a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004c4a:	6810      	ldr	r0, [r2, #0]
 8004c4c:	0700      	lsls	r0, r0, #28
 8004c4e:	f140 80ac 	bpl.w	8004daa <HAL_DMA_IRQHandler+0x27a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c52:	60a9      	str	r1, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004c54:	6811      	ldr	r1, [r2, #0]
 8004c56:	f411 2f80 	tst.w	r1, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004c5a:	6811      	ldr	r1, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004c5c:	f040 809e 	bne.w	8004d9c <HAL_DMA_IRQHandler+0x26c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004c60:	05c9      	lsls	r1, r1, #23
 8004c62:	d403      	bmi.n	8004c6c <HAL_DMA_IRQHandler+0x13c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004c64:	6811      	ldr	r1, [r2, #0]
 8004c66:	f021 0108 	bic.w	r1, r1, #8
 8004c6a:	6011      	str	r1, [r2, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8004c6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c6e:	2900      	cmp	r1, #0
 8004c70:	f000 809b 	beq.w	8004daa <HAL_DMA_IRQHandler+0x27a>
            hdma->XferHalfCpltCallback(hdma);
 8004c74:	4638      	mov	r0, r7
 8004c76:	4788      	blx	r1
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c7a:	2120      	movs	r1, #32
 8004c7c:	f003 031f 	and.w	r3, r3, #31
 8004c80:	4099      	lsls	r1, r3
 8004c82:	4221      	tst	r1, r4
 8004c84:	d053      	beq.n	8004d2e <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	4840      	ldr	r0, [pc, #256]	@ (8004d8c <HAL_DMA_IRQHandler+0x25c>)
 8004c8a:	4c41      	ldr	r4, [pc, #260]	@ (8004d90 <HAL_DMA_IRQHandler+0x260>)
 8004c8c:	42a2      	cmp	r2, r4
 8004c8e:	bf18      	it	ne
 8004c90:	4282      	cmpne	r2, r0
 8004c92:	f104 0418 	add.w	r4, r4, #24
 8004c96:	bf0c      	ite	eq
 8004c98:	2001      	moveq	r0, #1
 8004c9a:	2000      	movne	r0, #0
 8004c9c:	42a2      	cmp	r2, r4
 8004c9e:	bf08      	it	eq
 8004ca0:	f040 0001 	orreq.w	r0, r0, #1
 8004ca4:	3418      	adds	r4, #24
 8004ca6:	42a2      	cmp	r2, r4
 8004ca8:	bf08      	it	eq
 8004caa:	f040 0001 	orreq.w	r0, r0, #1
 8004cae:	3418      	adds	r4, #24
 8004cb0:	42a2      	cmp	r2, r4
 8004cb2:	bf08      	it	eq
 8004cb4:	f040 0001 	orreq.w	r0, r0, #1
 8004cb8:	3418      	adds	r4, #24
 8004cba:	42a2      	cmp	r2, r4
 8004cbc:	bf08      	it	eq
 8004cbe:	f040 0001 	orreq.w	r0, r0, #1
 8004cc2:	3418      	adds	r4, #24
 8004cc4:	42a2      	cmp	r2, r4
 8004cc6:	bf08      	it	eq
 8004cc8:	f040 0001 	orreq.w	r0, r0, #1
 8004ccc:	3418      	adds	r4, #24
 8004cce:	42a2      	cmp	r2, r4
 8004cd0:	bf08      	it	eq
 8004cd2:	f040 0001 	orreq.w	r0, r0, #1
 8004cd6:	f504 7456 	add.w	r4, r4, #856	@ 0x358
 8004cda:	42a2      	cmp	r2, r4
 8004cdc:	bf08      	it	eq
 8004cde:	f040 0001 	orreq.w	r0, r0, #1
 8004ce2:	3418      	adds	r4, #24
 8004ce4:	42a2      	cmp	r2, r4
 8004ce6:	bf08      	it	eq
 8004ce8:	f040 0001 	orreq.w	r0, r0, #1
 8004cec:	3418      	adds	r4, #24
 8004cee:	42a2      	cmp	r2, r4
 8004cf0:	bf08      	it	eq
 8004cf2:	f040 0001 	orreq.w	r0, r0, #1
 8004cf6:	3418      	adds	r4, #24
 8004cf8:	42a2      	cmp	r2, r4
 8004cfa:	bf08      	it	eq
 8004cfc:	f040 0001 	orreq.w	r0, r0, #1
 8004d00:	3418      	adds	r4, #24
 8004d02:	42a2      	cmp	r2, r4
 8004d04:	bf08      	it	eq
 8004d06:	f040 0001 	orreq.w	r0, r0, #1
 8004d0a:	3418      	adds	r4, #24
 8004d0c:	42a2      	cmp	r2, r4
 8004d0e:	bf08      	it	eq
 8004d10:	f040 0001 	orreq.w	r0, r0, #1
 8004d14:	3418      	adds	r4, #24
 8004d16:	42a2      	cmp	r2, r4
 8004d18:	bf08      	it	eq
 8004d1a:	f040 0001 	orreq.w	r0, r0, #1
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d147      	bne.n	8004db2 <HAL_DMA_IRQHandler+0x282>
 8004d22:	481c      	ldr	r0, [pc, #112]	@ (8004d94 <HAL_DMA_IRQHandler+0x264>)
 8004d24:	4282      	cmp	r2, r0
 8004d26:	d044      	beq.n	8004db2 <HAL_DMA_IRQHandler+0x282>
 8004d28:	6810      	ldr	r0, [r2, #0]
 8004d2a:	0780      	lsls	r0, r0, #30
 8004d2c:	d444      	bmi.n	8004db8 <HAL_DMA_IRQHandler+0x288>
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d070      	beq.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004d34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d36:	07dc      	lsls	r4, r3, #31
 8004d38:	d51e      	bpl.n	8004d78 <HAL_DMA_IRQHandler+0x248>
        __HAL_DMA_DISABLE(hdma);
 8004d3a:	683a      	ldr	r2, [r7, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8004d3c:	2104      	movs	r1, #4
 8004d3e:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d42:	4915      	ldr	r1, [pc, #84]	@ (8004d98 <HAL_DMA_IRQHandler+0x268>)
        __HAL_DMA_DISABLE(hdma);
 8004d44:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d46:	fba1 6106 	umull	r6, r1, r1, r6
        __HAL_DMA_DISABLE(hdma);
 8004d4a:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d4e:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8004d50:	6013      	str	r3, [r2, #0]
 8004d52:	e002      	b.n	8004d5a <HAL_DMA_IRQHandler+0x22a>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004d54:	6813      	ldr	r3, [r2, #0]
 8004d56:	07d8      	lsls	r0, r3, #31
 8004d58:	d504      	bpl.n	8004d64 <HAL_DMA_IRQHandler+0x234>
          if (++count > timeout)
 8004d5a:	9b01      	ldr	r3, [sp, #4]
 8004d5c:	3301      	adds	r3, #1
 8004d5e:	428b      	cmp	r3, r1
 8004d60:	9301      	str	r3, [sp, #4]
 8004d62:	d9f7      	bls.n	8004d54 <HAL_DMA_IRQHandler+0x224>
        __HAL_UNLOCK(hdma);
 8004d64:	2300      	movs	r3, #0
 8004d66:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004d6a:	6813      	ldr	r3, [r2, #0]
 8004d6c:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8004d6e:	bf4c      	ite	mi
 8004d70:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8004d72:	2301      	movpl	r3, #1
 8004d74:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      if(hdma->XferErrorCallback != NULL)
 8004d78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d04b      	beq.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
          hdma->XferCpltCallback(hdma);
 8004d7e:	4638      	mov	r0, r7
}
 8004d80:	b003      	add	sp, #12
 8004d82:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferCpltCallback(hdma);
 8004d86:	4718      	bx	r3
 8004d88:	24000080 	.word	0x24000080
 8004d8c:	40020010 	.word	0x40020010
 8004d90:	40020028 	.word	0x40020028
 8004d94:	400204b8 	.word	0x400204b8
 8004d98:	1b4e81b5 	.word	0x1b4e81b5
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004d9c:	0308      	lsls	r0, r1, #12
 8004d9e:	f57f af65 	bpl.w	8004c6c <HAL_DMA_IRQHandler+0x13c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004da2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004da4:	2900      	cmp	r1, #0
 8004da6:	f47f af65 	bne.w	8004c74 <HAL_DMA_IRQHandler+0x144>
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004daa:	2120      	movs	r1, #32
 8004dac:	4099      	lsls	r1, r3
 8004dae:	420c      	tst	r4, r1
 8004db0:	d0bd      	beq.n	8004d2e <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004db2:	6810      	ldr	r0, [r2, #0]
 8004db4:	06c4      	lsls	r4, r0, #27
 8004db6:	d5ba      	bpl.n	8004d2e <HAL_DMA_IRQHandler+0x1fe>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004db8:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004dba:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8004dbe:	2904      	cmp	r1, #4
 8004dc0:	d00e      	beq.n	8004de0 <HAL_DMA_IRQHandler+0x2b0>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004dc2:	6813      	ldr	r3, [r2, #0]
 8004dc4:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004dc8:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004dca:	d026      	beq.n	8004e1a <HAL_DMA_IRQHandler+0x2ea>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004dcc:	031d      	lsls	r5, r3, #12
 8004dce:	d531      	bpl.n	8004e34 <HAL_DMA_IRQHandler+0x304>
          if(hdma->XferCpltCallback != NULL)
 8004dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d0ab      	beq.n	8004d2e <HAL_DMA_IRQHandler+0x1fe>
            hdma->XferCpltCallback(hdma);
 8004dd6:	4638      	mov	r0, r7
 8004dd8:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004dda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ddc:	b1db      	cbz	r3, 8004e16 <HAL_DMA_IRQHandler+0x2e6>
 8004dde:	e7a9      	b.n	8004d34 <HAL_DMA_IRQHandler+0x204>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004de0:	6811      	ldr	r1, [r2, #0]
 8004de2:	f021 0116 	bic.w	r1, r1, #22
 8004de6:	6011      	str	r1, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004de8:	6951      	ldr	r1, [r2, #20]
 8004dea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004dee:	6151      	str	r1, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004df0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004df2:	b319      	cbz	r1, 8004e3c <HAL_DMA_IRQHandler+0x30c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004df4:	6811      	ldr	r1, [r2, #0]
 8004df6:	f021 0108 	bic.w	r1, r1, #8
 8004dfa:	6011      	str	r1, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004dfc:	223f      	movs	r2, #63	@ 0x3f
          __HAL_UNLOCK(hdma);
 8004dfe:	2100      	movs	r1, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004e00:	fa02 f303 	lsl.w	r3, r2, r3
          hdma->State = HAL_DMA_STATE_READY;
 8004e04:	2201      	movs	r2, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004e06:	60ab      	str	r3, [r5, #8]
          if(hdma->XferAbortCallback != NULL)
 8004e08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
          __HAL_UNLOCK(hdma);
 8004e0a:	f887 1034 	strb.w	r1, [r7, #52]	@ 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8004e0e:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
          if(hdma->XferAbortCallback != NULL)
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d1b3      	bne.n	8004d7e <HAL_DMA_IRQHandler+0x24e>
}
 8004e16:	b003      	add	sp, #12
 8004e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004e1a:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8004e1e:	d1d7      	bne.n	8004dd0 <HAL_DMA_IRQHandler+0x2a0>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004e20:	6811      	ldr	r1, [r2, #0]
 8004e22:	f021 0110 	bic.w	r1, r1, #16
 8004e26:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8004e28:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8004e2a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8004e2e:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
 8004e32:	e7cd      	b.n	8004dd0 <HAL_DMA_IRQHandler+0x2a0>
            if(hdma->XferM1CpltCallback != NULL)
 8004e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1cd      	bne.n	8004dd6 <HAL_DMA_IRQHandler+0x2a6>
 8004e3a:	e778      	b.n	8004d2e <HAL_DMA_IRQHandler+0x1fe>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e3c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004e3e:	2900      	cmp	r1, #0
 8004e40:	d1d8      	bne.n	8004df4 <HAL_DMA_IRQHandler+0x2c4>
 8004e42:	e7db      	b.n	8004dfc <HAL_DMA_IRQHandler+0x2cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004e44:	4b40      	ldr	r3, [pc, #256]	@ (8004f48 <HAL_DMA_IRQHandler+0x418>)
 8004e46:	4841      	ldr	r0, [pc, #260]	@ (8004f4c <HAL_DMA_IRQHandler+0x41c>)
 8004e48:	4282      	cmp	r2, r0
 8004e4a:	bf18      	it	ne
 8004e4c:	429a      	cmpne	r2, r3
 8004e4e:	f100 0014 	add.w	r0, r0, #20
 8004e52:	bf0c      	ite	eq
 8004e54:	2301      	moveq	r3, #1
 8004e56:	2300      	movne	r3, #0
 8004e58:	4282      	cmp	r2, r0
 8004e5a:	bf08      	it	eq
 8004e5c:	f043 0301 	orreq.w	r3, r3, #1
 8004e60:	3014      	adds	r0, #20
 8004e62:	4282      	cmp	r2, r0
 8004e64:	bf08      	it	eq
 8004e66:	f043 0301 	orreq.w	r3, r3, #1
 8004e6a:	3014      	adds	r0, #20
 8004e6c:	4282      	cmp	r2, r0
 8004e6e:	bf08      	it	eq
 8004e70:	f043 0301 	orreq.w	r3, r3, #1
 8004e74:	3014      	adds	r0, #20
 8004e76:	4282      	cmp	r2, r0
 8004e78:	bf08      	it	eq
 8004e7a:	f043 0301 	orreq.w	r3, r3, #1
 8004e7e:	3014      	adds	r0, #20
 8004e80:	4282      	cmp	r2, r0
 8004e82:	bf08      	it	eq
 8004e84:	f043 0301 	orreq.w	r3, r3, #1
 8004e88:	b913      	cbnz	r3, 8004e90 <HAL_DMA_IRQHandler+0x360>
 8004e8a:	4b31      	ldr	r3, [pc, #196]	@ (8004f50 <HAL_DMA_IRQHandler+0x420>)
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d1c2      	bne.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004e90:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8004e92:	2404      	movs	r4, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004e94:	6813      	ldr	r3, [r2, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004e96:	f000 001f 	and.w	r0, r0, #31
 8004e9a:	4084      	lsls	r4, r0
 8004e9c:	420c      	tst	r4, r1
 8004e9e:	d00b      	beq.n	8004eb8 <HAL_DMA_IRQHandler+0x388>
 8004ea0:	075e      	lsls	r6, r3, #29
 8004ea2:	d509      	bpl.n	8004eb8 <HAL_DMA_IRQHandler+0x388>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ea4:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004ea6:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ea8:	d532      	bpl.n	8004f10 <HAL_DMA_IRQHandler+0x3e0>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004eaa:	03da      	lsls	r2, r3, #15
 8004eac:	d436      	bmi.n	8004f1c <HAL_DMA_IRQHandler+0x3ec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004eae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	f47f af64 	bne.w	8004d7e <HAL_DMA_IRQHandler+0x24e>
 8004eb6:	e7ae      	b.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004eb8:	2402      	movs	r4, #2
 8004eba:	4084      	lsls	r4, r0
 8004ebc:	420c      	tst	r4, r1
 8004ebe:	d00b      	beq.n	8004ed8 <HAL_DMA_IRQHandler+0x3a8>
 8004ec0:	079e      	lsls	r6, r3, #30
 8004ec2:	d509      	bpl.n	8004ed8 <HAL_DMA_IRQHandler+0x3a8>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ec4:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004ec6:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ec8:	d52d      	bpl.n	8004f26 <HAL_DMA_IRQHandler+0x3f6>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004eca:	03da      	lsls	r2, r3, #15
 8004ecc:	d437      	bmi.n	8004f3e <HAL_DMA_IRQHandler+0x40e>
          if(hdma->XferM1CpltCallback != NULL)
 8004ece:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f47f af54 	bne.w	8004d7e <HAL_DMA_IRQHandler+0x24e>
 8004ed6:	e79e      	b.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004ed8:	2408      	movs	r4, #8
 8004eda:	4084      	lsls	r4, r0
 8004edc:	420c      	tst	r4, r1
 8004ede:	d09a      	beq.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
 8004ee0:	071b      	lsls	r3, r3, #28
 8004ee2:	d598      	bpl.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ee4:	6813      	ldr	r3, [r2, #0]
      __HAL_UNLOCK(hdma);
 8004ee6:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ee8:	f023 030e 	bic.w	r3, r3, #14
 8004eec:	6013      	str	r3, [r2, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004eee:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8004ef0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004ef2:	fa03 f000 	lsl.w	r0, r3, r0
 8004ef6:	6068      	str	r0, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ef8:	657b      	str	r3, [r7, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8004efa:	f887 1034 	strb.w	r1, [r7, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8004efe:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8004f02:	2a00      	cmp	r2, #0
 8004f04:	d087      	beq.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
        hdma->XferErrorCallback(hdma);
 8004f06:	4638      	mov	r0, r7
}
 8004f08:	b003      	add	sp, #12
 8004f0a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hdma->XferErrorCallback(hdma);
 8004f0e:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004f10:	069b      	lsls	r3, r3, #26
 8004f12:	d403      	bmi.n	8004f1c <HAL_DMA_IRQHandler+0x3ec>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f14:	6813      	ldr	r3, [r2, #0]
 8004f16:	f023 0304 	bic.w	r3, r3, #4
 8004f1a:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8004f1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f47f af2d 	bne.w	8004d7e <HAL_DMA_IRQHandler+0x24e>
 8004f24:	e777      	b.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004f26:	f013 0320 	ands.w	r3, r3, #32
 8004f2a:	d108      	bne.n	8004f3e <HAL_DMA_IRQHandler+0x40e>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004f2c:	6811      	ldr	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8004f2e:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004f30:	f021 010a 	bic.w	r1, r1, #10
 8004f34:	6011      	str	r1, [r2, #0]
          __HAL_UNLOCK(hdma);
 8004f36:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8004f3a:	f887 0035 	strb.w	r0, [r7, #53]	@ 0x35
        if(hdma->XferCpltCallback != NULL)
 8004f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f47f af1c 	bne.w	8004d7e <HAL_DMA_IRQHandler+0x24e>
 8004f46:	e766      	b.n	8004e16 <HAL_DMA_IRQHandler+0x2e6>
 8004f48:	58025408 	.word	0x58025408
 8004f4c:	5802541c 	.word	0x5802541c
 8004f50:	58025494 	.word	0x58025494

08004f54 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f54:	b470      	push	{r4, r5, r6}
  {
    /* Configure DMA Stream data length */
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f56:	6885      	ldr	r5, [r0, #8]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f58:	6804      	ldr	r4, [r0, #0]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f5a:	2d40      	cmp	r5, #64	@ 0x40
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 8004f5c:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f5e:	d003      	beq.n	8004f68 <DMA_MultiBufferSetConfig+0x14>
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Stream source address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 8004f60:	60a1      	str	r1, [r4, #8]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 8004f62:	60e2      	str	r2, [r4, #12]
    }
  }
}
 8004f64:	bc70      	pop	{r4, r5, r6}
 8004f66:	4770      	bx	lr
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8004f68:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 8004f6a:	60e1      	str	r1, [r4, #12]
}
 8004f6c:	bc70      	pop	{r4, r5, r6}
 8004f6e:	4770      	bx	lr

08004f70 <HAL_DMAEx_MultiBufferStart_IT>:
{
 8004f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f74:	6885      	ldr	r5, [r0, #8]
{
 8004f76:	b083      	sub	sp, #12
 8004f78:	4604      	mov	r4, r0
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f7a:	2d80      	cmp	r5, #128	@ 0x80
 8004f7c:	f000 80cc 	beq.w	8005118 <HAL_DMAEx_MultiBufferStart_IT+0x1a8>
  __HAL_LOCK(hdma);
 8004f80:	f890 5034 	ldrb.w	r5, [r0, #52]	@ 0x34
 8004f84:	2d01      	cmp	r5, #1
 8004f86:	f000 8150 	beq.w	800522a <HAL_DMAEx_MultiBufferStart_IT+0x2ba>
  if(HAL_DMA_STATE_READY == hdma->State)
 8004f8a:	f890 5035 	ldrb.w	r5, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 8004f8e:	2601      	movs	r6, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8004f90:	42b5      	cmp	r5, r6
 8004f92:	fa5f fa85 	uxtb.w	sl, r5
  __HAL_LOCK(hdma);
 8004f96:	f880 6034 	strb.w	r6, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004f9a:	d006      	beq.n	8004faa <HAL_DMAEx_MultiBufferStart_IT+0x3a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004f9c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004fa0:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8004fa2:	2001      	movs	r0, #1
}
 8004fa4:	b003      	add	sp, #12
 8004fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004faa:	6805      	ldr	r5, [r0, #0]
 8004fac:	468c      	mov	ip, r1
 8004fae:	4ea4      	ldr	r6, [pc, #656]	@ (8005240 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8004fb0:	4696      	mov	lr, r2
 8004fb2:	4fa4      	ldr	r7, [pc, #656]	@ (8005244 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 8004fb4:	f8df 8298 	ldr.w	r8, [pc, #664]	@ 8005250 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>
 8004fb8:	42bd      	cmp	r5, r7
 8004fba:	bf18      	it	ne
 8004fbc:	42b5      	cmpne	r5, r6
 8004fbe:	f107 0718 	add.w	r7, r7, #24
 8004fc2:	f8df 9290 	ldr.w	r9, [pc, #656]	@ 8005254 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 8004fc6:	bf0c      	ite	eq
 8004fc8:	2601      	moveq	r6, #1
 8004fca:	2600      	movne	r6, #0
 8004fcc:	42bd      	cmp	r5, r7
 8004fce:	bf08      	it	eq
 8004fd0:	f046 0601 	orreq.w	r6, r6, #1
 8004fd4:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8004fd8:	42bd      	cmp	r5, r7
 8004fda:	bf08      	it	eq
 8004fdc:	f046 0601 	orreq.w	r6, r6, #1
 8004fe0:	3718      	adds	r7, #24
 8004fe2:	42bd      	cmp	r5, r7
 8004fe4:	bf08      	it	eq
 8004fe6:	f046 0601 	orreq.w	r6, r6, #1
 8004fea:	3718      	adds	r7, #24
 8004fec:	42bd      	cmp	r5, r7
 8004fee:	bf08      	it	eq
 8004ff0:	f046 0601 	orreq.w	r6, r6, #1
 8004ff4:	3718      	adds	r7, #24
 8004ff6:	42bd      	cmp	r5, r7
 8004ff8:	bf08      	it	eq
 8004ffa:	f046 0601 	orreq.w	r6, r6, #1
 8004ffe:	3718      	adds	r7, #24
 8005000:	42bd      	cmp	r5, r7
 8005002:	bf08      	it	eq
 8005004:	f046 0601 	orreq.w	r6, r6, #1
 8005008:	f5a7 6783 	sub.w	r7, r7, #1048	@ 0x418
 800500c:	42bd      	cmp	r5, r7
 800500e:	bf18      	it	ne
 8005010:	4545      	cmpne	r5, r8
 8005012:	f508 6889 	add.w	r8, r8, #1096	@ 0x448
 8005016:	bf0c      	ite	eq
 8005018:	2701      	moveq	r7, #1
 800501a:	2700      	movne	r7, #0
 800501c:	4545      	cmp	r5, r8
 800501e:	bf08      	it	eq
 8005020:	f046 0601 	orreq.w	r6, r6, #1
 8005024:	f5a8 688f 	sub.w	r8, r8, #1144	@ 0x478
 8005028:	454d      	cmp	r5, r9
 800502a:	bf18      	it	ne
 800502c:	4545      	cmpne	r5, r8
 800502e:	f109 0948 	add.w	r9, r9, #72	@ 0x48
 8005032:	bf0c      	ite	eq
 8005034:	f04f 0801 	moveq.w	r8, #1
 8005038:	f04f 0800 	movne.w	r8, #0
 800503c:	454d      	cmp	r5, r9
 800503e:	bf08      	it	eq
 8005040:	f047 0701 	orreq.w	r7, r7, #1
 8005044:	f509 6986 	add.w	r9, r9, #1072	@ 0x430
 8005048:	454d      	cmp	r5, r9
 800504a:	bf08      	it	eq
 800504c:	f046 0601 	orreq.w	r6, r6, #1
 8005050:	9700      	str	r7, [sp, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8005052:	f04f 0902 	mov.w	r9, #2
 8005056:	4637      	mov	r7, r6
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005058:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
    hdma->State = HAL_DMA_STATE_BUSY;
 800505a:	f880 9035 	strb.w	r9, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800505e:	f04f 0900 	mov.w	r9, #0
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005062:	f006 0b1f 	and.w	fp, r6, #31
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 8005066:	6d86      	ldr	r6, [r0, #88]	@ 0x58
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005068:	f8c0 9054 	str.w	r9, [r0, #84]	@ 0x54
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 800506c:	9601      	str	r6, [sp, #4]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800506e:	f8df 91e8 	ldr.w	r9, [pc, #488]	@ 8005258 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>
 8005072:	9e00      	ldr	r6, [sp, #0]
 8005074:	454d      	cmp	r5, r9
 8005076:	bf08      	it	eq
 8005078:	f047 0701 	orreq.w	r7, r7, #1
 800507c:	ea58 0906 	orrs.w	r9, r8, r6
 8005080:	d101      	bne.n	8005086 <HAL_DMAEx_MultiBufferStart_IT+0x116>
 8005082:	2f00      	cmp	r7, #0
 8005084:	d04c      	beq.n	8005120 <HAL_DMAEx_MultiBufferStart_IT+0x1b0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 8005086:	6828      	ldr	r0, [r5, #0]
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005088:	4672      	mov	r2, lr
 800508a:	4661      	mov	r1, ip
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 800508c:	f440 2080 	orr.w	r0, r0, #262144	@ 0x40000
 8005090:	6028      	str	r0, [r5, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 8005092:	612b      	str	r3, [r5, #16]
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005094:	233f      	movs	r3, #63	@ 0x3f
 8005096:	9801      	ldr	r0, [sp, #4]
 8005098:	fa03 f30b 	lsl.w	r3, r3, fp
 800509c:	6083      	str	r3, [r0, #8]
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800509e:	4620      	mov	r0, r4
 80050a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80050a2:	f7ff ff57 	bl	8004f54 <DMA_MultiBufferSetConfig>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050a6:	f1b8 0f00 	cmp.w	r8, #0
 80050aa:	d04a      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x1d2>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050ac:	e9d4 3219 	ldrd	r3, r2, [r4, #100]	@ 0x64
 80050b0:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80050b2:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80050b4:	b113      	cbz	r3, 80050bc <HAL_DMAEx_MultiBufferStart_IT+0x14c>
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050b6:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	@ 0x70
 80050ba:	605a      	str	r2, [r3, #4]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80050bc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80050be:	682b      	ldr	r3, [r5, #0]
 80050c0:	f023 031e 	bic.w	r3, r3, #30
 80050c4:	f043 0316 	orr.w	r3, r3, #22
 80050c8:	602b      	str	r3, [r5, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 80050ca:	696b      	ldr	r3, [r5, #20]
 80050cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050d0:	616b      	str	r3, [r5, #20]
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050d2:	2a00      	cmp	r2, #0
 80050d4:	f000 80ab 	beq.w	800522e <HAL_DMAEx_MultiBufferStart_IT+0x2be>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80050d8:	682b      	ldr	r3, [r5, #0]
 80050da:	f043 0308 	orr.w	r3, r3, #8
 80050de:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050e0:	f1b8 0f00 	cmp.w	r8, #0
 80050e4:	d102      	bne.n	80050ec <HAL_DMAEx_MultiBufferStart_IT+0x17c>
 80050e6:	9b00      	ldr	r3, [sp, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d070      	beq.n	80051ce <HAL_DMAEx_MultiBufferStart_IT+0x25e>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80050ec:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	03d2      	lsls	r2, r2, #15
 80050f2:	d503      	bpl.n	80050fc <HAL_DMAEx_MultiBufferStart_IT+0x18c>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050fa:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 80050fc:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80050fe:	b11b      	cbz	r3, 8005108 <HAL_DMAEx_MultiBufferStart_IT+0x198>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005106:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8005108:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800510a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800510c:	f043 0301 	orr.w	r3, r3, #1
 8005110:	602b      	str	r3, [r5, #0]
}
 8005112:	b003      	add	sp, #12
 8005114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8005118:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800511c:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 800511e:	e740      	b.n	8004fa2 <HAL_DMAEx_MultiBufferStart_IT+0x32>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 8005120:	f8d5 e000 	ldr.w	lr, [r5]
 8005124:	f248 0c20 	movw	ip, #32800	@ 0x8020
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005128:	fa0a fa0b 	lsl.w	sl, sl, fp
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 800512c:	ea4e 0c0c 	orr.w	ip, lr, ip
 8005130:	f8c5 c000 	str.w	ip, [r5]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 8005134:	612b      	str	r3, [r5, #16]
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005136:	9b01      	ldr	r3, [sp, #4]
 8005138:	f8c3 a004 	str.w	sl, [r3, #4]
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800513c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800513e:	f7ff ff09 	bl	8004f54 <DMA_MultiBufferSetConfig>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005142:	4a41      	ldr	r2, [pc, #260]	@ (8005248 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>)
 8005144:	463b      	mov	r3, r7
 8005146:	4295      	cmp	r5, r2
 8005148:	bf08      	it	eq
 800514a:	f043 0301 	orreq.w	r3, r3, #1
 800514e:	3214      	adds	r2, #20
 8005150:	4295      	cmp	r5, r2
 8005152:	bf08      	it	eq
 8005154:	f043 0301 	orreq.w	r3, r3, #1
 8005158:	3214      	adds	r2, #20
 800515a:	4295      	cmp	r5, r2
 800515c:	bf08      	it	eq
 800515e:	f043 0301 	orreq.w	r3, r3, #1
 8005162:	3214      	adds	r2, #20
 8005164:	4295      	cmp	r5, r2
 8005166:	bf08      	it	eq
 8005168:	f043 0301 	orreq.w	r3, r3, #1
 800516c:	3214      	adds	r2, #20
 800516e:	4295      	cmp	r5, r2
 8005170:	bf08      	it	eq
 8005172:	f043 0301 	orreq.w	r3, r3, #1
 8005176:	3214      	adds	r2, #20
 8005178:	4295      	cmp	r5, r2
 800517a:	bf08      	it	eq
 800517c:	f043 0301 	orreq.w	r3, r3, #1
 8005180:	3214      	adds	r2, #20
 8005182:	4295      	cmp	r5, r2
 8005184:	bf08      	it	eq
 8005186:	f043 0301 	orreq.w	r3, r3, #1
 800518a:	3214      	adds	r2, #20
 800518c:	4295      	cmp	r5, r2
 800518e:	bf08      	it	eq
 8005190:	f043 0301 	orreq.w	r3, r3, #1
 8005194:	b90b      	cbnz	r3, 800519a <HAL_DMAEx_MultiBufferStart_IT+0x22a>
 8005196:	9b00      	ldr	r3, [sp, #0]
 8005198:	b153      	cbz	r3, 80051b0 <HAL_DMAEx_MultiBufferStart_IT+0x240>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800519a:	e9d4 3219 	ldrd	r3, r2, [r4, #100]	@ 0x64
 800519e:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80051a0:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80051a2:	b113      	cbz	r3, 80051aa <HAL_DMAEx_MultiBufferStart_IT+0x23a>
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051a4:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	@ 0x70
 80051a8:	605a      	str	r2, [r3, #4]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80051aa:	f1b9 0f00 	cmp.w	r9, #0
 80051ae:	d185      	bne.n	80050bc <HAL_DMAEx_MultiBufferStart_IT+0x14c>
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051b0:	6c22      	ldr	r2, [r4, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80051b2:	2f00      	cmp	r7, #0
 80051b4:	d183      	bne.n	80050be <HAL_DMAEx_MultiBufferStart_IT+0x14e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80051b6:	682b      	ldr	r3, [r5, #0]
 80051b8:	f023 030e 	bic.w	r3, r3, #14
 80051bc:	f043 030a 	orr.w	r3, r3, #10
 80051c0:	602b      	str	r3, [r5, #0]
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051c2:	2a00      	cmp	r2, #0
 80051c4:	d038      	beq.n	8005238 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80051c6:	682b      	ldr	r3, [r5, #0]
 80051c8:	f043 0304 	orr.w	r3, r3, #4
 80051cc:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80051ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005248 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>)
 80051d0:	4a1e      	ldr	r2, [pc, #120]	@ (800524c <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 80051d2:	4295      	cmp	r5, r2
 80051d4:	bf18      	it	ne
 80051d6:	429d      	cmpne	r5, r3
 80051d8:	f102 0214 	add.w	r2, r2, #20
 80051dc:	bf0c      	ite	eq
 80051de:	2301      	moveq	r3, #1
 80051e0:	2300      	movne	r3, #0
 80051e2:	4295      	cmp	r5, r2
 80051e4:	bf08      	it	eq
 80051e6:	f043 0301 	orreq.w	r3, r3, #1
 80051ea:	3214      	adds	r2, #20
 80051ec:	4295      	cmp	r5, r2
 80051ee:	bf08      	it	eq
 80051f0:	f043 0301 	orreq.w	r3, r3, #1
 80051f4:	3214      	adds	r2, #20
 80051f6:	4295      	cmp	r5, r2
 80051f8:	bf08      	it	eq
 80051fa:	f043 0301 	orreq.w	r3, r3, #1
 80051fe:	3214      	adds	r2, #20
 8005200:	4295      	cmp	r5, r2
 8005202:	bf08      	it	eq
 8005204:	f043 0301 	orreq.w	r3, r3, #1
 8005208:	3214      	adds	r2, #20
 800520a:	4295      	cmp	r5, r2
 800520c:	bf08      	it	eq
 800520e:	f043 0301 	orreq.w	r3, r3, #1
 8005212:	3214      	adds	r2, #20
 8005214:	4295      	cmp	r5, r2
 8005216:	bf08      	it	eq
 8005218:	f043 0301 	orreq.w	r3, r3, #1
 800521c:	2b00      	cmp	r3, #0
 800521e:	f47f af65 	bne.w	80050ec <HAL_DMAEx_MultiBufferStart_IT+0x17c>
 8005222:	2f00      	cmp	r7, #0
 8005224:	f47f af62 	bne.w	80050ec <HAL_DMAEx_MultiBufferStart_IT+0x17c>
 8005228:	e76e      	b.n	8005108 <HAL_DMAEx_MultiBufferStart_IT+0x198>
  __HAL_LOCK(hdma);
 800522a:	2002      	movs	r0, #2
 800522c:	e6ba      	b.n	8004fa4 <HAL_DMAEx_MultiBufferStart_IT+0x34>
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800522e:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005230:	2b00      	cmp	r3, #0
 8005232:	f47f af51 	bne.w	80050d8 <HAL_DMAEx_MultiBufferStart_IT+0x168>
 8005236:	e753      	b.n	80050e0 <HAL_DMAEx_MultiBufferStart_IT+0x170>
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005238:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1c3      	bne.n	80051c6 <HAL_DMAEx_MultiBufferStart_IT+0x256>
 800523e:	e7c6      	b.n	80051ce <HAL_DMAEx_MultiBufferStart_IT+0x25e>
 8005240:	40020088 	.word	0x40020088
 8005244:	400200a0 	.word	0x400200a0
 8005248:	58025408 	.word	0x58025408
 800524c:	5802541c 	.word	0x5802541c
 8005250:	40020040 	.word	0x40020040
 8005254:	40020028 	.word	0x40020028
 8005258:	400204b8 	.word	0x400204b8

0800525c <HAL_DMAEx_ChangeMemory>:
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800525c:	6800      	ldr	r0, [r0, #0]
{
 800525e:	b410      	push	{r4}
    if(memory == MEMORY0)
 8005260:	b922      	cbnz	r2, 800526c <HAL_DMAEx_ChangeMemory+0x10>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 8005262:	60c1      	str	r1, [r0, #12]
}
 8005264:	2000      	movs	r0, #0
 8005266:	f85d 4b04 	ldr.w	r4, [sp], #4
 800526a:	4770      	bx	lr
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 800526c:	6101      	str	r1, [r0, #16]
}
 800526e:	2000      	movs	r0, #0
 8005270:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop

08005278 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005278:	680b      	ldr	r3, [r1, #0]
 800527a:	2b00      	cmp	r3, #0
 800527c:	f000 81ed 	beq.w	800565a <HAL_GPIO_Init+0x3e2>
 8005280:	4a80      	ldr	r2, [pc, #512]	@ (8005484 <HAL_GPIO_Init+0x20c>)
 8005282:	4290      	cmp	r0, r2
  uint32_t position = 0x00U;
 8005284:	f04f 0200 	mov.w	r2, #0
{
 8005288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800528c:	f04f 0901 	mov.w	r9, #1
{
 8005290:	b085      	sub	sp, #20
 8005292:	f000 80f3 	beq.w	800547c <HAL_GPIO_Init+0x204>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005296:	f04f 48b0 	mov.w	r8, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800529a:	9301      	str	r3, [sp, #4]
 800529c:	e03c      	b.n	8005318 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR;
 800529e:	f8d0 b008 	ldr.w	fp, [r0, #8]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052a2:	2f02      	cmp	r7, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052a4:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80052a6:	ea0b 0b06 	and.w	fp, fp, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052aa:	fa03 fa0c 	lsl.w	sl, r3, ip
 80052ae:	ea4a 0a0b 	orr.w	sl, sl, fp
        GPIOx->OSPEEDR = temp;
 80052b2:	f8c0 a008 	str.w	sl, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80052b6:	ea4f 1a15 	mov.w	sl, r5, lsr #4
        temp = GPIOx->OTYPER;
 80052ba:	f8d0 b004 	ldr.w	fp, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80052be:	fa0a fa02 	lsl.w	sl, sl, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80052c2:	ea2b 0404 	bic.w	r4, fp, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80052c6:	ea4a 0404 	orr.w	r4, sl, r4
        GPIOx->OTYPER = temp;
 80052ca:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 80052cc:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80052ce:	ea04 0406 	and.w	r4, r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052d2:	ea44 040e 	orr.w	r4, r4, lr
      GPIOx->PUPDR = temp;
 80052d6:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052d8:	f040 80c7 	bne.w	800546a <HAL_GPIO_Init+0x1f2>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052dc:	fa07 f70c 	lsl.w	r7, r7, ip
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052e0:	f002 0407 	and.w	r4, r2, #7
        temp = GPIOx->AFR[position >> 3U];
 80052e4:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052e8:	690d      	ldr	r5, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052ea:	00a4      	lsls	r4, r4, #2
 80052ec:	230f      	movs	r3, #15
 80052ee:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052f2:	40a5      	lsls	r5, r4
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052f4:	fa03 f404 	lsl.w	r4, r3, r4
        temp = GPIOx->AFR[position >> 3U];
 80052f8:	f8dc e020 	ldr.w	lr, [ip, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052fc:	ea2e 0404 	bic.w	r4, lr, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005300:	4325      	orrs	r5, r4
        GPIOx->AFR[position >> 3U] = temp;
 8005302:	f8cc 5020 	str.w	r5, [ip, #32]
      temp = GPIOx->MODER;
 8005306:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005308:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800530a:	4327      	orrs	r7, r4
      GPIOx->MODER = temp;
 800530c:	6007      	str	r7, [r0, #0]
        }
        EXTI->FTSR1 = temp;
      }
    }

    position++;
 800530e:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005310:	9b01      	ldr	r3, [sp, #4]
 8005312:	fa33 f402 	lsrs.w	r4, r3, r2
 8005316:	d074      	beq.n	8005402 <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005318:	fa09 f402 	lsl.w	r4, r9, r2
    if (iocurrent != 0x00U)
 800531c:	9b01      	ldr	r3, [sp, #4]
 800531e:	ea14 0a03 	ands.w	sl, r4, r3
 8005322:	d0f4      	beq.n	800530e <HAL_GPIO_Init+0x96>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005324:	684d      	ldr	r5, [r1, #4]
 8005326:	ea4f 0c42 	mov.w	ip, r2, lsl #1
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800532a:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800532c:	2303      	movs	r3, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800532e:	f025 0710 	bic.w	r7, r5, #16
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005332:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005336:	fa03 f60c 	lsl.w	r6, r3, ip
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800533a:	f107 3bff 	add.w	fp, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800533e:	43f6      	mvns	r6, r6
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005340:	f1bb 0f01 	cmp.w	fp, #1
 8005344:	d9ab      	bls.n	800529e <HAL_GPIO_Init+0x26>
      temp = GPIOx->PUPDR;
 8005346:	68c4      	ldr	r4, [r0, #12]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005348:	00eb      	lsls	r3, r5, #3
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800534a:	ea04 0406 	and.w	r4, r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800534e:	ea44 040e 	orr.w	r4, r4, lr
      GPIOx->PUPDR = temp;
 8005352:	60c4      	str	r4, [r0, #12]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005354:	f005 0403 	and.w	r4, r5, #3
      temp = GPIOx->MODER;
 8005358:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800535a:	fa04 f40c 	lsl.w	r4, r4, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800535e:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005362:	ea44 0406 	orr.w	r4, r4, r6
      GPIOx->MODER = temp;
 8005366:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005368:	d5d1      	bpl.n	800530e <HAL_GPIO_Init+0x96>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800536a:	4e47      	ldr	r6, [pc, #284]	@ (8005488 <HAL_GPIO_Init+0x210>)
 800536c:	f022 0703 	bic.w	r7, r2, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005370:	230f      	movs	r3, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005372:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 8005376:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 800537a:	f044 0402 	orr.w	r4, r4, #2
 800537e:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8005382:	f8c6 40f4 	str.w	r4, [r6, #244]	@ 0xf4
 8005386:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800538a:	f002 0603 	and.w	r6, r2, #3
 800538e:	00b6      	lsls	r6, r6, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005390:	f004 0402 	and.w	r4, r4, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005394:	fa03 fc06 	lsl.w	ip, r3, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005398:	4b3c      	ldr	r3, [pc, #240]	@ (800548c <HAL_GPIO_Init+0x214>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800539a:	9403      	str	r4, [sp, #12]
 800539c:	9c03      	ldr	r4, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800539e:	4298      	cmp	r0, r3
        temp = SYSCFG->EXTICR[position >> 2U];
 80053a0:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80053a2:	ea24 040c 	bic.w	r4, r4, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80053a6:	d05c      	beq.n	8005462 <HAL_GPIO_Init+0x1ea>
 80053a8:	4b39      	ldr	r3, [pc, #228]	@ (8005490 <HAL_GPIO_Init+0x218>)
 80053aa:	4298      	cmp	r0, r3
 80053ac:	d02c      	beq.n	8005408 <HAL_GPIO_Init+0x190>
 80053ae:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8005494 <HAL_GPIO_Init+0x21c>
 80053b2:	4560      	cmp	r0, ip
 80053b4:	f000 8143 	beq.w	800563e <HAL_GPIO_Init+0x3c6>
 80053b8:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 8005498 <HAL_GPIO_Init+0x220>
 80053bc:	4560      	cmp	r0, ip
 80053be:	f000 814d 	beq.w	800565c <HAL_GPIO_Init+0x3e4>
 80053c2:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 800549c <HAL_GPIO_Init+0x224>
 80053c6:	4560      	cmp	r0, ip
 80053c8:	f000 8133 	beq.w	8005632 <HAL_GPIO_Init+0x3ba>
 80053cc:	f8df c0d0 	ldr.w	ip, [pc, #208]	@ 80054a0 <HAL_GPIO_Init+0x228>
 80053d0:	4560      	cmp	r0, ip
 80053d2:	f000 8149 	beq.w	8005668 <HAL_GPIO_Init+0x3f0>
 80053d6:	f8df c0cc 	ldr.w	ip, [pc, #204]	@ 80054a4 <HAL_GPIO_Init+0x22c>
 80053da:	4560      	cmp	r0, ip
 80053dc:	f000 814a 	beq.w	8005674 <HAL_GPIO_Init+0x3fc>
 80053e0:	f8df c0c4 	ldr.w	ip, [pc, #196]	@ 80054a8 <HAL_GPIO_Init+0x230>
 80053e4:	4560      	cmp	r0, ip
 80053e6:	f000 814b 	beq.w	8005680 <HAL_GPIO_Init+0x408>
 80053ea:	f8df c0c0 	ldr.w	ip, [pc, #192]	@ 80054ac <HAL_GPIO_Init+0x234>
 80053ee:	4560      	cmp	r0, ip
 80053f0:	bf0c      	ite	eq
 80053f2:	f04f 0c09 	moveq.w	ip, #9
 80053f6:	f04f 0c0a 	movne.w	ip, #10
 80053fa:	fa0c f606 	lsl.w	r6, ip, r6
 80053fe:	4334      	orrs	r4, r6
 8005400:	e007      	b.n	8005412 <HAL_GPIO_Init+0x19a>
  }
}
 8005402:	b005      	add	sp, #20
 8005404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005408:	f04f 0c02 	mov.w	ip, #2
 800540c:	fa0c f606 	lsl.w	r6, ip, r6
 8005410:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005412:	60bc      	str	r4, [r7, #8]
        temp &= ~(iocurrent);
 8005414:	ea6f 060a 	mvn.w	r6, sl
        temp = EXTI_CurrentCPU->IMR1;
 8005418:	f8d8 4080 	ldr.w	r4, [r8, #128]	@ 0x80
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800541c:	03ef      	lsls	r7, r5, #15
        temp &= ~(iocurrent);
 800541e:	bf54      	ite	pl
 8005420:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8005422:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005426:	03ab      	lsls	r3, r5, #14
        EXTI_CurrentCPU->IMR1 = temp;
 8005428:	f8c8 4080 	str.w	r4, [r8, #128]	@ 0x80
        temp = EXTI_CurrentCPU->EMR1;
 800542c:	f8d8 4084 	ldr.w	r4, [r8, #132]	@ 0x84
        temp &= ~(iocurrent);
 8005430:	bf54      	ite	pl
 8005432:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8005434:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005438:	02ef      	lsls	r7, r5, #11
        EXTI_CurrentCPU->EMR1 = temp;
 800543a:	f8c8 4084 	str.w	r4, [r8, #132]	@ 0x84
        temp = EXTI->RTSR1;
 800543e:	f8d8 4000 	ldr.w	r4, [r8]
        temp &= ~(iocurrent);
 8005442:	bf54      	ite	pl
 8005444:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8005446:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800544a:	02ad      	lsls	r5, r5, #10
        EXTI->RTSR1 = temp;
 800544c:	f8c8 4000 	str.w	r4, [r8]
        temp = EXTI->FTSR1;
 8005450:	f8d8 4004 	ldr.w	r4, [r8, #4]
        temp &= ~(iocurrent);
 8005454:	bf54      	ite	pl
 8005456:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8005458:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI->FTSR1 = temp;
 800545c:	f8c8 4004 	str.w	r4, [r8, #4]
 8005460:	e755      	b.n	800530e <HAL_GPIO_Init+0x96>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005462:	fa09 f606 	lsl.w	r6, r9, r6
 8005466:	4334      	orrs	r4, r6
 8005468:	e7d3      	b.n	8005412 <HAL_GPIO_Init+0x19a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800546a:	f005 0403 	and.w	r4, r5, #3
      temp = GPIOx->MODER;
 800546e:	6805      	ldr	r5, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005470:	fa04 f40c 	lsl.w	r4, r4, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005474:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005476:	4334      	orrs	r4, r6
      GPIOx->MODER = temp;
 8005478:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800547a:	e748      	b.n	800530e <HAL_GPIO_Init+0x96>
        temp = EXTI_CurrentCPU->IMR1;
 800547c:	f04f 47b0 	mov.w	r7, #1476395008	@ 0x58000000
 8005480:	e057      	b.n	8005532 <HAL_GPIO_Init+0x2ba>
 8005482:	bf00      	nop
 8005484:	58020000 	.word	0x58020000
 8005488:	58024400 	.word	0x58024400
 800548c:	58020400 	.word	0x58020400
 8005490:	58020800 	.word	0x58020800
 8005494:	58020c00 	.word	0x58020c00
 8005498:	58021000 	.word	0x58021000
 800549c:	58021400 	.word	0x58021400
 80054a0:	58021800 	.word	0x58021800
 80054a4:	58021c00 	.word	0x58021c00
 80054a8:	58022000 	.word	0x58022000
 80054ac:	58022400 	.word	0x58022400
        temp = GPIOx->OSPEEDR;
 80054b0:	f8d0 b008 	ldr.w	fp, [r0, #8]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054b4:	f1bc 0f02 	cmp.w	ip, #2
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80054b8:	ea06 0b0b 	and.w	fp, r6, fp
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054bc:	68ce      	ldr	r6, [r1, #12]
 80054be:	fa06 f80e 	lsl.w	r8, r6, lr
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80054c2:	9e01      	ldr	r6, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054c4:	ea48 080b 	orr.w	r8, r8, fp
        GPIOx->OSPEEDR = temp;
 80054c8:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80054cc:	ea4f 1815 	mov.w	r8, r5, lsr #4
        temp = GPIOx->OTYPER;
 80054d0:	f8d0 b004 	ldr.w	fp, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80054d4:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80054d8:	ea2b 0404 	bic.w	r4, fp, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80054dc:	ea48 0404 	orr.w	r4, r8, r4
        GPIOx->OTYPER = temp;
 80054e0:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 80054e2:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80054e4:	ea04 0406 	and.w	r4, r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054e8:	ea4a 0404 	orr.w	r4, sl, r4
      GPIOx->PUPDR = temp;
 80054ec:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054ee:	f040 80ab 	bne.w	8005648 <HAL_GPIO_Init+0x3d0>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80054f2:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80054f6:	f002 0407 	and.w	r4, r2, #7
        temp = GPIOx->AFR[position >> 3U];
 80054fa:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80054fe:	690d      	ldr	r5, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005500:	00a4      	lsls	r4, r4, #2
 8005502:	260f      	movs	r6, #15
 8005504:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005508:	40a5      	lsls	r5, r4
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800550a:	fa06 f404 	lsl.w	r4, r6, r4
        temp = GPIOx->AFR[position >> 3U];
 800550e:	f8de 8020 	ldr.w	r8, [lr, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005512:	ea28 0404 	bic.w	r4, r8, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005516:	4325      	orrs	r5, r4
        GPIOx->AFR[position >> 3U] = temp;
 8005518:	f8ce 5020 	str.w	r5, [lr, #32]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800551c:	9d01      	ldr	r5, [sp, #4]
      temp = GPIOx->MODER;
 800551e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005520:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005522:	ea4c 0404 	orr.w	r4, ip, r4
      GPIOx->MODER = temp;
 8005526:	6004      	str	r4, [r0, #0]
    position++;
 8005528:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800552a:	fa33 f402 	lsrs.w	r4, r3, r2
 800552e:	f43f af68 	beq.w	8005402 <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005532:	fa09 f402 	lsl.w	r4, r9, r2
    if (iocurrent != 0x00U)
 8005536:	ea13 0804 	ands.w	r8, r3, r4
 800553a:	d0f5      	beq.n	8005528 <HAL_GPIO_Init+0x2b0>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800553c:	ea4f 0e42 	mov.w	lr, r2, lsl #1
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005540:	688e      	ldr	r6, [r1, #8]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005542:	684d      	ldr	r5, [r1, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005544:	fa06 fa0e 	lsl.w	sl, r6, lr
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005548:	2603      	movs	r6, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800554a:	f025 0c10 	bic.w	ip, r5, #16
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800554e:	fa06 f60e 	lsl.w	r6, r6, lr
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005552:	f10c 3bff 	add.w	fp, ip, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005556:	43f6      	mvns	r6, r6
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005558:	f1bb 0f01 	cmp.w	fp, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800555c:	9601      	str	r6, [sp, #4]
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800555e:	d9a7      	bls.n	80054b0 <HAL_GPIO_Init+0x238>
      temp = GPIOx->PUPDR;
 8005560:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005562:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005564:	ea44 040a 	orr.w	r4, r4, sl
      GPIOx->PUPDR = temp;
 8005568:	60c4      	str	r4, [r0, #12]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800556a:	f005 0403 	and.w	r4, r5, #3
      temp = GPIOx->MODER;
 800556e:	f8d0 c000 	ldr.w	ip, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005572:	fa04 f40e 	lsl.w	r4, r4, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005576:	ea0c 0606 	and.w	r6, ip, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800557a:	4334      	orrs	r4, r6
      GPIOx->MODER = temp;
 800557c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800557e:	00ec      	lsls	r4, r5, #3
 8005580:	d5d2      	bpl.n	8005528 <HAL_GPIO_Init+0x2b0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005582:	4e42      	ldr	r6, [pc, #264]	@ (800568c <HAL_GPIO_Init+0x414>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005584:	f04f 0c0f 	mov.w	ip, #15
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005588:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800558c:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 8005590:	f044 0402 	orr.w	r4, r4, #2
 8005594:	f8c6 40f4 	str.w	r4, [r6, #244]	@ 0xf4
 8005598:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 800559c:	f022 0603 	bic.w	r6, r2, #3
 80055a0:	f004 0402 	and.w	r4, r4, #2
 80055a4:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
 80055a8:	9403      	str	r4, [sp, #12]
 80055aa:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80055ae:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80055b0:	f002 0403 	and.w	r4, r2, #3
 80055b4:	ea4f 0484 	mov.w	r4, r4, lsl #2
 80055b8:	fa0c f404 	lsl.w	r4, ip, r4
        temp = SYSCFG->EXTICR[position >> 2U];
 80055bc:	f8d6 c008 	ldr.w	ip, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80055c0:	ea2c 0404 	bic.w	r4, ip, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055c4:	60b4      	str	r4, [r6, #8]
        temp &= ~(iocurrent);
 80055c6:	ea6f 0608 	mvn.w	r6, r8
        temp = EXTI_CurrentCPU->IMR1;
 80055ca:	f8d7 4080 	ldr.w	r4, [r7, #128]	@ 0x80
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80055ce:	d116      	bne.n	80055fe <HAL_GPIO_Init+0x386>
        temp &= ~(iocurrent);
 80055d0:	4034      	ands	r4, r6
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80055d2:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI_CurrentCPU->IMR1 = temp;
 80055d6:	f8c7 4080 	str.w	r4, [r7, #128]	@ 0x80
        temp = EXTI_CurrentCPU->EMR1;
 80055da:	f8d7 4084 	ldr.w	r4, [r7, #132]	@ 0x84
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80055de:	d117      	bne.n	8005610 <HAL_GPIO_Init+0x398>
        temp &= ~(iocurrent);
 80055e0:	4034      	ands	r4, r6
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80055e2:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        EXTI_CurrentCPU->EMR1 = temp;
 80055e6:	f8c7 4084 	str.w	r4, [r7, #132]	@ 0x84
        temp = EXTI->RTSR1;
 80055ea:	683c      	ldr	r4, [r7, #0]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80055ec:	d118      	bne.n	8005620 <HAL_GPIO_Init+0x3a8>
        temp &= ~(iocurrent);
 80055ee:	4034      	ands	r4, r6
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80055f0:	02ad      	lsls	r5, r5, #10
        EXTI->RTSR1 = temp;
 80055f2:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 80055f4:	687c      	ldr	r4, [r7, #4]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80055f6:	d419      	bmi.n	800562c <HAL_GPIO_Init+0x3b4>
        temp &= ~(iocurrent);
 80055f8:	4034      	ands	r4, r6
        EXTI->FTSR1 = temp;
 80055fa:	607c      	str	r4, [r7, #4]
 80055fc:	e794      	b.n	8005528 <HAL_GPIO_Init+0x2b0>
          temp |= iocurrent;
 80055fe:	ea44 0408 	orr.w	r4, r4, r8
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005602:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI_CurrentCPU->IMR1 = temp;
 8005606:	f8c7 4080 	str.w	r4, [r7, #128]	@ 0x80
        temp = EXTI_CurrentCPU->EMR1;
 800560a:	f8d7 4084 	ldr.w	r4, [r7, #132]	@ 0x84
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800560e:	d0e7      	beq.n	80055e0 <HAL_GPIO_Init+0x368>
          temp |= iocurrent;
 8005610:	ea44 0408 	orr.w	r4, r4, r8
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005614:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        EXTI_CurrentCPU->EMR1 = temp;
 8005618:	f8c7 4084 	str.w	r4, [r7, #132]	@ 0x84
        temp = EXTI->RTSR1;
 800561c:	683c      	ldr	r4, [r7, #0]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800561e:	d0e6      	beq.n	80055ee <HAL_GPIO_Init+0x376>
          temp |= iocurrent;
 8005620:	ea48 0404 	orr.w	r4, r8, r4
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005624:	02ad      	lsls	r5, r5, #10
        EXTI->RTSR1 = temp;
 8005626:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 8005628:	687c      	ldr	r4, [r7, #4]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800562a:	d5e5      	bpl.n	80055f8 <HAL_GPIO_Init+0x380>
          temp |= iocurrent;
 800562c:	ea48 0404 	orr.w	r4, r8, r4
 8005630:	e7e3      	b.n	80055fa <HAL_GPIO_Init+0x382>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005632:	f04f 0c05 	mov.w	ip, #5
 8005636:	fa0c f606 	lsl.w	r6, ip, r6
 800563a:	4334      	orrs	r4, r6
 800563c:	e6e9      	b.n	8005412 <HAL_GPIO_Init+0x19a>
 800563e:	2303      	movs	r3, #3
 8005640:	fa03 f606 	lsl.w	r6, r3, r6
 8005644:	4334      	orrs	r4, r6
 8005646:	e6e4      	b.n	8005412 <HAL_GPIO_Init+0x19a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005648:	f005 0403 	and.w	r4, r5, #3
      temp = GPIOx->MODER;
 800564c:	6805      	ldr	r5, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800564e:	fa04 f40e 	lsl.w	r4, r4, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005652:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005654:	4334      	orrs	r4, r6
      GPIOx->MODER = temp;
 8005656:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005658:	e766      	b.n	8005528 <HAL_GPIO_Init+0x2b0>
 800565a:	4770      	bx	lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800565c:	f04f 0c04 	mov.w	ip, #4
 8005660:	fa0c f606 	lsl.w	r6, ip, r6
 8005664:	4334      	orrs	r4, r6
 8005666:	e6d4      	b.n	8005412 <HAL_GPIO_Init+0x19a>
 8005668:	f04f 0c06 	mov.w	ip, #6
 800566c:	fa0c f606 	lsl.w	r6, ip, r6
 8005670:	4334      	orrs	r4, r6
 8005672:	e6ce      	b.n	8005412 <HAL_GPIO_Init+0x19a>
 8005674:	f04f 0c07 	mov.w	ip, #7
 8005678:	fa0c f606 	lsl.w	r6, ip, r6
 800567c:	4334      	orrs	r4, r6
 800567e:	e6c8      	b.n	8005412 <HAL_GPIO_Init+0x19a>
 8005680:	f04f 0c08 	mov.w	ip, #8
 8005684:	fa0c f606 	lsl.w	r6, ip, r6
 8005688:	4334      	orrs	r4, r6
 800568a:	e6c2      	b.n	8005412 <HAL_GPIO_Init+0x19a>
 800568c:	58024400 	.word	0x58024400

08005690 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005690:	6903      	ldr	r3, [r0, #16]
 8005692:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8005694:	bf14      	ite	ne
 8005696:	2001      	movne	r0, #1
 8005698:	2000      	moveq	r0, #0
 800569a:	4770      	bx	lr

0800569c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800569c:	b902      	cbnz	r2, 80056a0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800569e:	0409      	lsls	r1, r1, #16
 80056a0:	6181      	str	r1, [r0, #24]
  }
}
 80056a2:	4770      	bx	lr

080056a4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80056a4:	1c4b      	adds	r3, r1, #1
{
 80056a6:	b570      	push	{r4, r5, r6, lr}
 80056a8:	4604      	mov	r4, r0
 80056aa:	d12e      	bne.n	800570a <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80056ac:	6801      	ldr	r1, [r0, #0]
 80056ae:	698b      	ldr	r3, [r1, #24]
 80056b0:	079e      	lsls	r6, r3, #30
 80056b2:	d428      	bmi.n	8005706 <I2C_WaitOnTXISFlagUntilTimeout+0x62>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056b4:	698b      	ldr	r3, [r1, #24]
 80056b6:	06dd      	lsls	r5, r3, #27
 80056b8:	d5f9      	bpl.n	80056ae <I2C_WaitOnTXISFlagUntilTimeout+0xa>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056ba:	698b      	ldr	r3, [r1, #24]
 80056bc:	069a      	lsls	r2, r3, #26
 80056be:	d5fc      	bpl.n	80056ba <I2C_WaitOnTXISFlagUntilTimeout+0x16>

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056c0:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056c2:	2210      	movs	r2, #16
 80056c4:	61ca      	str	r2, [r1, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056c6:	61cb      	str	r3, [r1, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80056c8:	698b      	ldr	r3, [r1, #24]
 80056ca:	0798      	lsls	r0, r3, #30
 80056cc:	d501      	bpl.n	80056d2 <I2C_WaitOnTXISFlagUntilTimeout+0x2e>
    hi2c->Instance->TXDR = 0x00U;
 80056ce:	2300      	movs	r3, #0
 80056d0:	628b      	str	r3, [r1, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056d2:	698b      	ldr	r3, [r1, #24]
 80056d4:	07da      	lsls	r2, r3, #31
 80056d6:	d403      	bmi.n	80056e0 <I2C_WaitOnTXISFlagUntilTimeout+0x3c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80056d8:	698b      	ldr	r3, [r1, #24]
 80056da:	f043 0301 	orr.w	r3, r3, #1
 80056de:	618b      	str	r3, [r1, #24]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056e0:	684b      	ldr	r3, [r1, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
    hi2c->State = HAL_I2C_STATE_READY;
 80056e2:	2020      	movs	r0, #32
    I2C_RESET_CR2(hi2c);
 80056e4:	4d1d      	ldr	r5, [pc, #116]	@ (800575c <I2C_WaitOnTXISFlagUntilTimeout+0xb8>)
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056e6:	2200      	movs	r2, #0
    I2C_RESET_CR2(hi2c);
 80056e8:	402b      	ands	r3, r5
 80056ea:	604b      	str	r3, [r1, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80056ec:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80056ee:	f043 0304 	orr.w	r3, r3, #4
 80056f2:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80056f4:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056f8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 80056fc:	2300      	movs	r3, #0
      return HAL_ERROR;
 80056fe:	2001      	movs	r0, #1
        __HAL_UNLOCK(hi2c);
 8005700:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8005704:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8005706:	2000      	movs	r0, #0
}
 8005708:	bd70      	pop	{r4, r5, r6, pc}
 800570a:	460d      	mov	r5, r1
 800570c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800570e:	6821      	ldr	r1, [r4, #0]
 8005710:	698b      	ldr	r3, [r1, #24]
 8005712:	079b      	lsls	r3, r3, #30
 8005714:	d4f7      	bmi.n	8005706 <I2C_WaitOnTXISFlagUntilTimeout+0x62>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005716:	698b      	ldr	r3, [r1, #24]
 8005718:	06d8      	lsls	r0, r3, #27
 800571a:	d410      	bmi.n	800573e <I2C_WaitOnTXISFlagUntilTimeout+0x9a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800571c:	f7fe f832 	bl	8003784 <HAL_GetTick>
 8005720:	1b83      	subs	r3, r0, r6
 8005722:	42ab      	cmp	r3, r5
 8005724:	d801      	bhi.n	800572a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
 8005726:	2d00      	cmp	r5, #0
 8005728:	d1f1      	bne.n	800570e <I2C_WaitOnTXISFlagUntilTimeout+0x6a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800572a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800572c:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800572e:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005730:	430b      	orrs	r3, r1
 8005732:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005734:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005738:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        return HAL_ERROR;
 800573c:	e7de      	b.n	80056fc <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800573e:	698b      	ldr	r3, [r1, #24]
 8005740:	069b      	lsls	r3, r3, #26
 8005742:	d4bd      	bmi.n	80056c0 <I2C_WaitOnTXISFlagUntilTimeout+0x1c>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005744:	f7fe f81e 	bl	8003784 <HAL_GetTick>
 8005748:	1b83      	subs	r3, r0, r6
 800574a:	429d      	cmp	r5, r3
 800574c:	d3ed      	bcc.n	800572a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
 800574e:	2d00      	cmp	r5, #0
 8005750:	d0eb      	beq.n	800572a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005752:	6821      	ldr	r1, [r4, #0]
 8005754:	698b      	ldr	r3, [r1, #24]
 8005756:	069b      	lsls	r3, r3, #26
 8005758:	d5f4      	bpl.n	8005744 <I2C_WaitOnTXISFlagUntilTimeout+0xa0>
 800575a:	e7b1      	b.n	80056c0 <I2C_WaitOnTXISFlagUntilTimeout+0x1c>
 800575c:	fe00e800 	.word	0xfe00e800

08005760 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8005760:	b570      	push	{r4, r5, r6, lr}
 8005762:	4604      	mov	r4, r0
 8005764:	460d      	mov	r5, r1
 8005766:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005768:	6822      	ldr	r2, [r4, #0]
 800576a:	6993      	ldr	r3, [r2, #24]
 800576c:	069b      	lsls	r3, r3, #26
 800576e:	d446      	bmi.n	80057fe <I2C_WaitOnSTOPFlagUntilTimeout+0x9e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005770:	6993      	ldr	r3, [r2, #24]
 8005772:	06db      	lsls	r3, r3, #27
 8005774:	d532      	bpl.n	80057dc <I2C_WaitOnSTOPFlagUntilTimeout+0x7c>
 8005776:	1c68      	adds	r0, r5, #1
 8005778:	d12c      	bne.n	80057d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x74>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800577a:	6993      	ldr	r3, [r2, #24]
 800577c:	0699      	lsls	r1, r3, #26
 800577e:	d5fc      	bpl.n	800577a <I2C_WaitOnSTOPFlagUntilTimeout+0x1a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005780:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005782:	2110      	movs	r1, #16
 8005784:	61d1      	str	r1, [r2, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005786:	61d3      	str	r3, [r2, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005788:	6993      	ldr	r3, [r2, #24]
 800578a:	0798      	lsls	r0, r3, #30
 800578c:	d501      	bpl.n	8005792 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
    hi2c->Instance->TXDR = 0x00U;
 800578e:	2300      	movs	r3, #0
 8005790:	6293      	str	r3, [r2, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005792:	6993      	ldr	r3, [r2, #24]
 8005794:	07d9      	lsls	r1, r3, #31
 8005796:	d403      	bmi.n	80057a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005798:	6993      	ldr	r3, [r2, #24]
 800579a:	f043 0301 	orr.w	r3, r3, #1
 800579e:	6193      	str	r3, [r2, #24]
    I2C_RESET_CR2(hi2c);
 80057a0:	6853      	ldr	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80057a2:	2020      	movs	r0, #32
    I2C_RESET_CR2(hi2c);
 80057a4:	4d17      	ldr	r5, [pc, #92]	@ (8005804 <I2C_WaitOnSTOPFlagUntilTimeout+0xa4>)
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057a6:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 80057a8:	402b      	ands	r3, r5
 80057aa:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80057ac:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80057ae:	f043 0304 	orr.w	r3, r3, #4
 80057b2:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80057b4:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057b8:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80057bc:	2300      	movs	r3, #0
      return HAL_ERROR;
 80057be:	2001      	movs	r0, #1
      __HAL_UNLOCK(hi2c);
 80057c0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 80057c4:	bd70      	pop	{r4, r5, r6, pc}
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057c6:	f7fd ffdd 	bl	8003784 <HAL_GetTick>
 80057ca:	1b83      	subs	r3, r0, r6
 80057cc:	429d      	cmp	r5, r3
 80057ce:	d30c      	bcc.n	80057ea <I2C_WaitOnSTOPFlagUntilTimeout+0x8a>
 80057d0:	b15d      	cbz	r5, 80057ea <I2C_WaitOnSTOPFlagUntilTimeout+0x8a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057d2:	6822      	ldr	r2, [r4, #0]
 80057d4:	6993      	ldr	r3, [r2, #24]
 80057d6:	069b      	lsls	r3, r3, #26
 80057d8:	d5f5      	bpl.n	80057c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
 80057da:	e7d1      	b.n	8005780 <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057dc:	f7fd ffd2 	bl	8003784 <HAL_GetTick>
 80057e0:	1b80      	subs	r0, r0, r6
 80057e2:	42a8      	cmp	r0, r5
 80057e4:	d801      	bhi.n	80057ea <I2C_WaitOnSTOPFlagUntilTimeout+0x8a>
 80057e6:	2d00      	cmp	r5, #0
 80057e8:	d1be      	bne.n	8005768 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057ea:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80057ec:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ee:	2200      	movs	r2, #0
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057f0:	430b      	orrs	r3, r1
 80057f2:	6463      	str	r3, [r4, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80057f4:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057f8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      return HAL_ERROR;
 80057fc:	e7de      	b.n	80057bc <I2C_WaitOnSTOPFlagUntilTimeout+0x5c>
  return HAL_OK;
 80057fe:	2000      	movs	r0, #0
}
 8005800:	bd70      	pop	{r4, r5, r6, pc}
 8005802:	bf00      	nop
 8005804:	fe00e800 	.word	0xfe00e800

08005808 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8005808:	b570      	push	{r4, r5, r6, lr}
 800580a:	4604      	mov	r4, r0
 800580c:	460d      	mov	r5, r1
 800580e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005810:	6822      	ldr	r2, [r4, #0]
 8005812:	6993      	ldr	r3, [r2, #24]
 8005814:	075b      	lsls	r3, r3, #29
 8005816:	d451      	bmi.n	80058bc <I2C_WaitOnRXNEFlagUntilTimeout+0xb4>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005818:	6993      	ldr	r3, [r2, #24]
 800581a:	f013 0310 	ands.w	r3, r3, #16
 800581e:	d032      	beq.n	8005886 <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
 8005820:	1c68      	adds	r0, r5, #1
 8005822:	d12c      	bne.n	800587e <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005824:	6993      	ldr	r3, [r2, #24]
 8005826:	0699      	lsls	r1, r3, #26
 8005828:	d5fc      	bpl.n	8005824 <I2C_WaitOnRXNEFlagUntilTimeout+0x1c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800582a:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800582c:	2110      	movs	r1, #16
 800582e:	61d1      	str	r1, [r2, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005830:	61d3      	str	r3, [r2, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005832:	6993      	ldr	r3, [r2, #24]
 8005834:	079e      	lsls	r6, r3, #30
 8005836:	d501      	bpl.n	800583c <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
    hi2c->Instance->TXDR = 0x00U;
 8005838:	2300      	movs	r3, #0
 800583a:	6293      	str	r3, [r2, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800583c:	6993      	ldr	r3, [r2, #24]
 800583e:	07dd      	lsls	r5, r3, #31
 8005840:	d403      	bmi.n	800584a <I2C_WaitOnRXNEFlagUntilTimeout+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005842:	6993      	ldr	r3, [r2, #24]
 8005844:	f043 0301 	orr.w	r3, r3, #1
 8005848:	6193      	str	r3, [r2, #24]
    I2C_RESET_CR2(hi2c);
 800584a:	6853      	ldr	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800584c:	2020      	movs	r0, #32
    I2C_RESET_CR2(hi2c);
 800584e:	4d26      	ldr	r5, [pc, #152]	@ (80058e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe0>)
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005850:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8005852:	402b      	ands	r3, r5
 8005854:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005856:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005858:	f043 0304 	orr.w	r3, r3, #4
 800585c:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800585e:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005862:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 8005866:	2300      	movs	r3, #0
      return HAL_ERROR;
 8005868:	2001      	movs	r0, #1
        __HAL_UNLOCK(hi2c);
 800586a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 800586e:	bd70      	pop	{r4, r5, r6, pc}
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005870:	f7fd ff88 	bl	8003784 <HAL_GetTick>
 8005874:	1b83      	subs	r3, r0, r6
 8005876:	429d      	cmp	r5, r3
 8005878:	d316      	bcc.n	80058a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
 800587a:	b1ad      	cbz	r5, 80058a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800587c:	6822      	ldr	r2, [r4, #0]
 800587e:	6993      	ldr	r3, [r2, #24]
 8005880:	069b      	lsls	r3, r3, #26
 8005882:	d5f5      	bpl.n	8005870 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
 8005884:	e7d1      	b.n	800582a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005886:	6991      	ldr	r1, [r2, #24]
 8005888:	0688      	lsls	r0, r1, #26
 800588a:	d419      	bmi.n	80058c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800588c:	f7fd ff7a 	bl	8003784 <HAL_GetTick>
 8005890:	1b80      	subs	r0, r0, r6
 8005892:	42a8      	cmp	r0, r5
 8005894:	d801      	bhi.n	800589a <I2C_WaitOnRXNEFlagUntilTimeout+0x92>
 8005896:	2d00      	cmp	r5, #0
 8005898:	d1ba      	bne.n	8005810 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800589a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800589c:	2220      	movs	r2, #32
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800589e:	4313      	orrs	r3, r2
 80058a0:	6463      	str	r3, [r4, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80058a2:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
      return HAL_ERROR;
 80058a6:	e7de      	b.n	8005866 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058a8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80058aa:	2120      	movs	r1, #32
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ac:	2200      	movs	r2, #0
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058ae:	430b      	orrs	r3, r1
 80058b0:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80058b2:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b6:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          return HAL_ERROR;
 80058ba:	e7d4      	b.n	8005866 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
        return HAL_OK;
 80058bc:	2000      	movs	r0, #0
}
 80058be:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80058c0:	6991      	ldr	r1, [r2, #24]
 80058c2:	0749      	lsls	r1, r1, #29
 80058c4:	d503      	bpl.n	80058ce <I2C_WaitOnRXNEFlagUntilTimeout+0xc6>
 80058c6:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 80058c8:	b109      	cbz	r1, 80058ce <I2C_WaitOnRXNEFlagUntilTimeout+0xc6>
        return HAL_OK;
 80058ca:	4618      	mov	r0, r3
}
 80058cc:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058ce:	2020      	movs	r0, #32
        I2C_RESET_CR2(hi2c);
 80058d0:	4d05      	ldr	r5, [pc, #20]	@ (80058e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe0>)
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058d2:	2100      	movs	r1, #0
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058d4:	61d0      	str	r0, [r2, #28]
        I2C_RESET_CR2(hi2c);
 80058d6:	6853      	ldr	r3, [r2, #4]
 80058d8:	402b      	ands	r3, r5
 80058da:	6053      	str	r3, [r2, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058dc:	6461      	str	r1, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80058de:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058e2:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
        return HAL_ERROR;
 80058e6:	e7be      	b.n	8005866 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
 80058e8:	fe00e800 	.word	0xfe00e800

080058ec <HAL_I2C_Init>:
  if (hi2c == NULL)
 80058ec:	2800      	cmp	r0, #0
 80058ee:	d04e      	beq.n	800598e <HAL_I2C_Init+0xa2>
{
 80058f0:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80058f2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80058f6:	4604      	mov	r4, r0
 80058f8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d041      	beq.n	8005984 <HAL_I2C_Init+0x98>
  __HAL_I2C_DISABLE(hi2c);
 8005900:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005902:	2124      	movs	r1, #36	@ 0x24
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005904:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005906:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 800590a:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800590c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005910:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8005912:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005916:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 8005918:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800591a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800591c:	689a      	ldr	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800591e:	68a1      	ldr	r1, [r4, #8]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005920:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005924:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005926:	d029      	beq.n	800597c <HAL_I2C_Init+0x90>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005928:	f441 4104 	orr.w	r1, r1, #33792	@ 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800592c:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800592e:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005930:	d102      	bne.n	8005938 <HAL_I2C_Init+0x4c>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005932:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005936:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005938:	6858      	ldr	r0, [r3, #4]
  hi2c->State = HAL_I2C_STATE_READY;
 800593a:	f04f 0c20 	mov.w	ip, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800593e:	4915      	ldr	r1, [pc, #84]	@ (8005994 <HAL_I2C_Init+0xa8>)
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005940:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005942:	4301      	orrs	r1, r0
 8005944:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005946:	68d9      	ldr	r1, [r3, #12]
 8005948:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 800594c:	60d9      	str	r1, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800594e:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
 8005952:	4302      	orrs	r2, r0
 8005954:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005958:	e9d4 1007 	ldrd	r1, r0, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800595c:	60da      	str	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800595e:	2200      	movs	r2, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005960:	4301      	orrs	r1, r0
  return HAL_OK;
 8005962:	4610      	mov	r0, r2
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005964:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8005966:	6819      	ldr	r1, [r3, #0]
 8005968:	f041 0101 	orr.w	r1, r1, #1
 800596c:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800596e:	6462      	str	r2, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005970:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005974:	6322      	str	r2, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005976:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
}
 800597a:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800597c:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8005980:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005982:	e7d9      	b.n	8005938 <HAL_I2C_Init+0x4c>
    hi2c->Lock = HAL_UNLOCKED;
 8005984:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8005988:	f004 fad2 	bl	8009f30 <HAL_I2C_MspInit>
 800598c:	e7b8      	b.n	8005900 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 800598e:	2001      	movs	r0, #1
}
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	02008000 	.word	0x02008000

08005998 <HAL_I2C_Master_Transmit>:
{
 8005998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800599c:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800599e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 80059a2:	9e08      	ldr	r6, [sp, #32]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80059a4:	2b20      	cmp	r3, #32
 80059a6:	f040 8084 	bne.w	8005ab2 <HAL_I2C_Master_Transmit+0x11a>
    __HAL_LOCK(hi2c);
 80059aa:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80059ae:	4604      	mov	r4, r0
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d07e      	beq.n	8005ab2 <HAL_I2C_Master_Transmit+0x11a>
 80059b4:	2301      	movs	r3, #1
 80059b6:	460f      	mov	r7, r1
 80059b8:	4691      	mov	r9, r2
 80059ba:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 80059be:	f7fd fee1 	bl	8003784 <HAL_GetTick>
 80059c2:	4605      	mov	r5, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059c4:	e004      	b.n	80059d0 <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059c6:	f7fd fedd 	bl	8003784 <HAL_GetTick>
 80059ca:	1b40      	subs	r0, r0, r5
 80059cc:	2819      	cmp	r0, #25
 80059ce:	d87d      	bhi.n	8005acc <HAL_I2C_Master_Transmit+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059d0:	6823      	ldr	r3, [r4, #0]
 80059d2:	6998      	ldr	r0, [r3, #24]
 80059d4:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 80059d8:	d1f5      	bne.n	80059c6 <HAL_I2C_Master_Transmit+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80059da:	2221      	movs	r2, #33	@ 0x21
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80059dc:	f3c7 0709 	ubfx	r7, r7, #0, #10
    hi2c->pBuffPtr  = pData;
 80059e0:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80059e4:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80059e8:	2210      	movs	r2, #16
    hi2c->XferISR   = NULL;
 80059ea:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80059ec:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059f0:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 80059f2:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059f6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80059f8:	b292      	uxth	r2, r2
 80059fa:	2aff      	cmp	r2, #255	@ 0xff
 80059fc:	d874      	bhi.n	8005ae8 <HAL_I2C_Master_Transmit+0x150>
      hi2c->XferSize = hi2c->XferCount;
 80059fe:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005a00:	4845      	ldr	r0, [pc, #276]	@ (8005b18 <HAL_I2C_Master_Transmit+0x180>)
      hi2c->XferSize = hi2c->XferCount;
 8005a02:	b292      	uxth	r2, r2
  MODIFY_REG(hi2c->Instance->CR2,
 8005a04:	6859      	ldr	r1, [r3, #4]
      hi2c->XferSize = hi2c->XferCount;
 8005a06:	8522      	strh	r2, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005a08:	b2d2      	uxtb	r2, r2
 8005a0a:	4001      	ands	r1, r0
 8005a0c:	ea47 4202 	orr.w	r2, r7, r2, lsl #16
 8005a10:	430a      	orrs	r2, r1
 8005a12:	4942      	ldr	r1, [pc, #264]	@ (8005b1c <HAL_I2C_Master_Transmit+0x184>)
 8005a14:	4311      	orrs	r1, r2
 8005a16:	6059      	str	r1, [r3, #4]
    while (hi2c->XferCount > 0U)
 8005a18:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a1a:	462a      	mov	r2, r5
 8005a1c:	4631      	mov	r1, r6
 8005a1e:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d034      	beq.n	8005a90 <HAL_I2C_Master_Transmit+0xf8>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a26:	f7ff fe3d 	bl	80056a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005a2a:	2800      	cmp	r0, #0
 8005a2c:	d159      	bne.n	8005ae2 <HAL_I2C_Master_Transmit+0x14a>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005a2e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005a30:	6822      	ldr	r2, [r4, #0]
 8005a32:	f811 0b01 	ldrb.w	r0, [r1], #1
      hi2c->XferSize--;
 8005a36:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005a38:	6290      	str	r0, [r2, #40]	@ 0x28
      hi2c->XferCount--;
 8005a3a:	f8b4 c02a 	ldrh.w	ip, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005a3e:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8005a40:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005a42:	f10c 3cff 	add.w	ip, ip, #4294967295
      hi2c->XferSize--;
 8005a46:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8005a48:	fa1f fc8c 	uxth.w	ip, ip
      hi2c->XferSize--;
 8005a4c:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8005a4e:	f8a4 c02a 	strh.w	ip, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a52:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8005a54:	b289      	uxth	r1, r1
 8005a56:	2900      	cmp	r1, #0
 8005a58:	d0de      	beq.n	8005a18 <HAL_I2C_Master_Transmit+0x80>
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1dc      	bne.n	8005a18 <HAL_I2C_Master_Transmit+0x80>
 8005a5e:	1c70      	adds	r0, r6, #1
 8005a60:	d12c      	bne.n	8005abc <HAL_I2C_Master_Transmit+0x124>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a62:	6993      	ldr	r3, [r2, #24]
 8005a64:	0619      	lsls	r1, r3, #24
 8005a66:	d5fc      	bpl.n	8005a62 <HAL_I2C_Master_Transmit+0xca>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a68:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	2bff      	cmp	r3, #255	@ 0xff
 8005a6e:	d945      	bls.n	8005afc <HAL_I2C_Master_Transmit+0x164>
  MODIFY_REG(hi2c->Instance->CR2,
 8005a70:	6853      	ldr	r3, [r2, #4]
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a72:	4620      	mov	r0, r4
  MODIFY_REG(hi2c->Instance->CR2,
 8005a74:	492a      	ldr	r1, [pc, #168]	@ (8005b20 <HAL_I2C_Master_Transmit+0x188>)
 8005a76:	400b      	ands	r3, r1
 8005a78:	492a      	ldr	r1, [pc, #168]	@ (8005b24 <HAL_I2C_Master_Transmit+0x18c>)
 8005a7a:	433b      	orrs	r3, r7
 8005a7c:	4319      	orrs	r1, r3
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a7e:	23ff      	movs	r3, #255	@ 0xff
 8005a80:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005a82:	6051      	str	r1, [r2, #4]
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a84:	462a      	mov	r2, r5
    while (hi2c->XferCount > 0U)
 8005a86:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a88:	4631      	mov	r1, r6
    while (hi2c->XferCount > 0U)
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1ca      	bne.n	8005a26 <HAL_I2C_Master_Transmit+0x8e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a90:	f7ff fe66 	bl	8005760 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a94:	bb28      	cbnz	r0, 8005ae2 <HAL_I2C_Master_Transmit+0x14a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a96:	6823      	ldr	r3, [r4, #0]
 8005a98:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8005a9a:	4d23      	ldr	r5, [pc, #140]	@ (8005b28 <HAL_I2C_Master_Transmit+0x190>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a9c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	402a      	ands	r2, r5
 8005aa2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005aa4:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8005aa8:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005aac:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8005ab0:	e000      	b.n	8005ab4 <HAL_I2C_Master_Transmit+0x11c>
    __HAL_LOCK(hi2c);
 8005ab2:	2002      	movs	r0, #2
}
 8005ab4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ab8:	b146      	cbz	r6, 8005acc <HAL_I2C_Master_Transmit+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005aba:	6822      	ldr	r2, [r4, #0]
 8005abc:	6993      	ldr	r3, [r2, #24]
 8005abe:	061b      	lsls	r3, r3, #24
 8005ac0:	d4d2      	bmi.n	8005a68 <HAL_I2C_Master_Transmit+0xd0>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ac2:	f7fd fe5f 	bl	8003784 <HAL_GetTick>
 8005ac6:	1b43      	subs	r3, r0, r5
 8005ac8:	429e      	cmp	r6, r3
 8005aca:	d2f5      	bcs.n	8005ab8 <HAL_I2C_Master_Transmit+0x120>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005acc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005ace:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ad0:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ad2:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8005ad4:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ad8:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005ada:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ade:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8005ae2:	2001      	movs	r0, #1
}
 8005ae4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  MODIFY_REG(hi2c->Instance->CR2,
 8005ae8:	685a      	ldr	r2, [r3, #4]
 8005aea:	490b      	ldr	r1, [pc, #44]	@ (8005b18 <HAL_I2C_Master_Transmit+0x180>)
 8005aec:	400a      	ands	r2, r1
 8005aee:	490f      	ldr	r1, [pc, #60]	@ (8005b2c <HAL_I2C_Master_Transmit+0x194>)
 8005af0:	433a      	orrs	r2, r7
 8005af2:	4311      	orrs	r1, r2
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005af4:	22ff      	movs	r2, #255	@ 0xff
 8005af6:	8522      	strh	r2, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005af8:	6059      	str	r1, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005afa:	e78d      	b.n	8005a18 <HAL_I2C_Master_Transmit+0x80>
          hi2c->XferSize = hi2c->XferCount;
 8005afc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005afe:	4808      	ldr	r0, [pc, #32]	@ (8005b20 <HAL_I2C_Master_Transmit+0x188>)
          hi2c->XferSize = hi2c->XferCount;
 8005b00:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8005b02:	b2d9      	uxtb	r1, r3
          hi2c->XferSize = hi2c->XferCount;
 8005b04:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005b06:	6853      	ldr	r3, [r2, #4]
 8005b08:	4003      	ands	r3, r0
 8005b0a:	433b      	orrs	r3, r7
 8005b0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8005b10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005b14:	6053      	str	r3, [r2, #4]
}
 8005b16:	e77f      	b.n	8005a18 <HAL_I2C_Master_Transmit+0x80>
 8005b18:	fc009800 	.word	0xfc009800
 8005b1c:	82002000 	.word	0x82002000
 8005b20:	fc009c00 	.word	0xfc009c00
 8005b24:	01ff0000 	.word	0x01ff0000
 8005b28:	fe00e800 	.word	0xfe00e800
 8005b2c:	81ff2000 	.word	0x81ff2000

08005b30 <HAL_I2C_Master_Receive>:
{
 8005b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b34:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b36:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8005b3a:	9e08      	ldr	r6, [sp, #32]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b3c:	2b20      	cmp	r3, #32
 8005b3e:	f040 8088 	bne.w	8005c52 <HAL_I2C_Master_Receive+0x122>
    __HAL_LOCK(hi2c);
 8005b42:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8005b46:	4604      	mov	r4, r0
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	f000 8082 	beq.w	8005c52 <HAL_I2C_Master_Receive+0x122>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	460f      	mov	r7, r1
 8005b52:	4691      	mov	r9, r2
 8005b54:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8005b58:	f7fd fe14 	bl	8003784 <HAL_GetTick>
 8005b5c:	4605      	mov	r5, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b5e:	e005      	b.n	8005b6c <HAL_I2C_Master_Receive+0x3c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b60:	f7fd fe10 	bl	8003784 <HAL_GetTick>
 8005b64:	1b40      	subs	r0, r0, r5
 8005b66:	2819      	cmp	r0, #25
 8005b68:	f200 8081 	bhi.w	8005c6e <HAL_I2C_Master_Receive+0x13e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b6c:	6823      	ldr	r3, [r4, #0]
 8005b6e:	6998      	ldr	r0, [r3, #24]
 8005b70:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 8005b74:	d1f4      	bne.n	8005b60 <HAL_I2C_Master_Receive+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005b76:	2222      	movs	r2, #34	@ 0x22
  MODIFY_REG(hi2c->Instance->CR2,
 8005b78:	f3c7 0709 	ubfx	r7, r7, #0, #10
    hi2c->pBuffPtr  = pData;
 8005b7c:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005b80:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005b84:	2210      	movs	r2, #16
    hi2c->XferISR   = NULL;
 8005b86:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005b88:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b8c:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 8005b8e:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b92:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005b94:	b292      	uxth	r2, r2
 8005b96:	2aff      	cmp	r2, #255	@ 0xff
 8005b98:	d877      	bhi.n	8005c8a <HAL_I2C_Master_Receive+0x15a>
      hi2c->XferSize = hi2c->XferCount;
 8005b9a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005b9c:	4847      	ldr	r0, [pc, #284]	@ (8005cbc <HAL_I2C_Master_Receive+0x18c>)
      hi2c->XferSize = hi2c->XferCount;
 8005b9e:	b292      	uxth	r2, r2
  MODIFY_REG(hi2c->Instance->CR2,
 8005ba0:	6859      	ldr	r1, [r3, #4]
      hi2c->XferSize = hi2c->XferCount;
 8005ba2:	8522      	strh	r2, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	4001      	ands	r1, r0
 8005ba8:	ea47 4202 	orr.w	r2, r7, r2, lsl #16
 8005bac:	430a      	orrs	r2, r1
 8005bae:	4944      	ldr	r1, [pc, #272]	@ (8005cc0 <HAL_I2C_Master_Receive+0x190>)
 8005bb0:	4311      	orrs	r1, r2
 8005bb2:	6059      	str	r1, [r3, #4]
    while (hi2c->XferCount > 0U)
 8005bb4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bb6:	462a      	mov	r2, r5
 8005bb8:	4631      	mov	r1, r6
 8005bba:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d036      	beq.n	8005c30 <HAL_I2C_Master_Receive+0x100>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bc2:	f7ff fe21 	bl	8005808 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	d15c      	bne.n	8005c84 <HAL_I2C_Master_Receive+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005bca:	6822      	ldr	r2, [r4, #0]
 8005bcc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005bce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005bd0:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8005bd2:	f8b4 c02a 	ldrh.w	ip, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8005bd6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005bd8:	f10c 3cff 	add.w	ip, ip, #4294967295
      hi2c->XferSize--;
 8005bdc:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8005bde:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8005be0:	fa1f fc8c 	uxth.w	ip, ip
      hi2c->XferSize--;
 8005be4:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8005be6:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005be8:	f8a4 c02a 	strh.w	ip, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005bec:	b29b      	uxth	r3, r3
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005bee:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005bf0:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005bf2:	b292      	uxth	r2, r2
 8005bf4:	2a00      	cmp	r2, #0
 8005bf6:	d0dd      	beq.n	8005bb4 <HAL_I2C_Master_Receive+0x84>
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1db      	bne.n	8005bb4 <HAL_I2C_Master_Receive+0x84>
 8005bfc:	1c70      	adds	r0, r6, #1
 8005bfe:	d12b      	bne.n	8005c58 <HAL_I2C_Master_Receive+0x128>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c00:	6822      	ldr	r2, [r4, #0]
 8005c02:	6993      	ldr	r3, [r2, #24]
 8005c04:	0619      	lsls	r1, r3, #24
 8005c06:	d5fc      	bpl.n	8005c02 <HAL_I2C_Master_Receive+0xd2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c08:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	2bff      	cmp	r3, #255	@ 0xff
 8005c0e:	d946      	bls.n	8005c9e <HAL_I2C_Master_Receive+0x16e>
  MODIFY_REG(hi2c->Instance->CR2,
 8005c10:	6853      	ldr	r3, [r2, #4]
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c12:	4620      	mov	r0, r4
  MODIFY_REG(hi2c->Instance->CR2,
 8005c14:	492b      	ldr	r1, [pc, #172]	@ (8005cc4 <HAL_I2C_Master_Receive+0x194>)
 8005c16:	400b      	ands	r3, r1
 8005c18:	492b      	ldr	r1, [pc, #172]	@ (8005cc8 <HAL_I2C_Master_Receive+0x198>)
 8005c1a:	433b      	orrs	r3, r7
 8005c1c:	4319      	orrs	r1, r3
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c1e:	23ff      	movs	r3, #255	@ 0xff
 8005c20:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005c22:	6051      	str	r1, [r2, #4]
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c24:	462a      	mov	r2, r5
    while (hi2c->XferCount > 0U)
 8005c26:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c28:	4631      	mov	r1, r6
    while (hi2c->XferCount > 0U)
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1c8      	bne.n	8005bc2 <HAL_I2C_Master_Receive+0x92>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c30:	f7ff fd96 	bl	8005760 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c34:	bb30      	cbnz	r0, 8005c84 <HAL_I2C_Master_Receive+0x154>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c36:	6823      	ldr	r3, [r4, #0]
 8005c38:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8005c3a:	4d24      	ldr	r5, [pc, #144]	@ (8005ccc <HAL_I2C_Master_Receive+0x19c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c3c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	402a      	ands	r2, r5
 8005c42:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005c44:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8005c48:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c4c:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8005c50:	e000      	b.n	8005c54 <HAL_I2C_Master_Receive+0x124>
    __HAL_LOCK(hi2c);
 8005c52:	2002      	movs	r0, #2
}
 8005c54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c58:	6822      	ldr	r2, [r4, #0]
 8005c5a:	6993      	ldr	r3, [r2, #24]
 8005c5c:	061b      	lsls	r3, r3, #24
 8005c5e:	d4d3      	bmi.n	8005c08 <HAL_I2C_Master_Receive+0xd8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c60:	f7fd fd90 	bl	8003784 <HAL_GetTick>
 8005c64:	1b43      	subs	r3, r0, r5
 8005c66:	429e      	cmp	r6, r3
 8005c68:	d301      	bcc.n	8005c6e <HAL_I2C_Master_Receive+0x13e>
 8005c6a:	2e00      	cmp	r6, #0
 8005c6c:	d1f4      	bne.n	8005c58 <HAL_I2C_Master_Receive+0x128>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c6e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005c70:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c72:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c74:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8005c76:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c7a:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005c7c:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c80:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8005c84:	2001      	movs	r0, #1
}
 8005c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  MODIFY_REG(hi2c->Instance->CR2,
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	490b      	ldr	r1, [pc, #44]	@ (8005cbc <HAL_I2C_Master_Receive+0x18c>)
 8005c8e:	400a      	ands	r2, r1
 8005c90:	490f      	ldr	r1, [pc, #60]	@ (8005cd0 <HAL_I2C_Master_Receive+0x1a0>)
 8005c92:	433a      	orrs	r2, r7
 8005c94:	4311      	orrs	r1, r2
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c96:	22ff      	movs	r2, #255	@ 0xff
 8005c98:	8522      	strh	r2, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005c9a:	6059      	str	r1, [r3, #4]
}
 8005c9c:	e78a      	b.n	8005bb4 <HAL_I2C_Master_Receive+0x84>
          hi2c->XferSize = hi2c->XferCount;
 8005c9e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005ca0:	4808      	ldr	r0, [pc, #32]	@ (8005cc4 <HAL_I2C_Master_Receive+0x194>)
          hi2c->XferSize = hi2c->XferCount;
 8005ca2:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8005ca4:	b2d9      	uxtb	r1, r3
          hi2c->XferSize = hi2c->XferCount;
 8005ca6:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005ca8:	6853      	ldr	r3, [r2, #4]
 8005caa:	4003      	ands	r3, r0
 8005cac:	433b      	orrs	r3, r7
 8005cae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8005cb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005cb6:	6053      	str	r3, [r2, #4]
}
 8005cb8:	e77c      	b.n	8005bb4 <HAL_I2C_Master_Receive+0x84>
 8005cba:	bf00      	nop
 8005cbc:	fc009800 	.word	0xfc009800
 8005cc0:	82002400 	.word	0x82002400
 8005cc4:	fc009c00 	.word	0xfc009c00
 8005cc8:	01ff0000 	.word	0x01ff0000
 8005ccc:	fe00e800 	.word	0xfe00e800
 8005cd0:	81ff2400 	.word	0x81ff2400

08005cd4 <HAL_I2C_Mem_Write>:
{
 8005cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cd8:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cda:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8005cde:	f8bd a024 	ldrh.w	sl, [sp, #36]	@ 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ce2:	2b20      	cmp	r3, #32
 8005ce4:	f040 80a9 	bne.w	8005e3a <HAL_I2C_Mem_Write+0x166>
    if ((pData == NULL) || (Size == 0U))
 8005ce8:	9b08      	ldr	r3, [sp, #32]
 8005cea:	4604      	mov	r4, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f000 809e 	beq.w	8005e2e <HAL_I2C_Mem_Write+0x15a>
 8005cf2:	f1ba 0f00 	cmp.w	sl, #0
 8005cf6:	f000 809a 	beq.w	8005e2e <HAL_I2C_Mem_Write+0x15a>
    __HAL_LOCK(hi2c);
 8005cfa:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	f000 809b 	beq.w	8005e3a <HAL_I2C_Mem_Write+0x166>
 8005d04:	2301      	movs	r3, #1
 8005d06:	460f      	mov	r7, r1
 8005d08:	4690      	mov	r8, r2
 8005d0a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8005d0e:	f7fd fd39 	bl	8003784 <HAL_GetTick>
 8005d12:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d14:	e005      	b.n	8005d22 <HAL_I2C_Mem_Write+0x4e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d16:	f7fd fd35 	bl	8003784 <HAL_GetTick>
 8005d1a:	1b80      	subs	r0, r0, r6
 8005d1c:	2819      	cmp	r0, #25
 8005d1e:	f200 809c 	bhi.w	8005e5a <HAL_I2C_Mem_Write+0x186>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	699d      	ldr	r5, [r3, #24]
 8005d26:	f415 4500 	ands.w	r5, r5, #32768	@ 0x8000
 8005d2a:	d1f4      	bne.n	8005d16 <HAL_I2C_Mem_Write+0x42>
    hi2c->pBuffPtr  = pData;
 8005d2c:	9a08      	ldr	r2, [sp, #32]
  MODIFY_REG(hi2c->Instance->CR2,
 8005d2e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8005d32:	4994      	ldr	r1, [pc, #592]	@ (8005f84 <HAL_I2C_Mem_Write+0x2b0>)
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d34:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 8005d36:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d38:	2221      	movs	r2, #33	@ 0x21
    hi2c->XferISR   = NULL;
 8005d3a:	6365      	str	r5, [r4, #52]	@ 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d3c:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005d40:	2240      	movs	r2, #64	@ 0x40
 8005d42:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d46:	6465      	str	r5, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 8005d48:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005d4c:	685a      	ldr	r2, [r3, #4]
 8005d4e:	400a      	ands	r2, r1
 8005d50:	fa5f f189 	uxtb.w	r1, r9
 8005d54:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005d58:	498b      	ldr	r1, [pc, #556]	@ (8005f88 <HAL_I2C_Mem_Write+0x2b4>)
 8005d5a:	433a      	orrs	r2, r7
 8005d5c:	4311      	orrs	r1, r2
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d5e:	4632      	mov	r2, r6
  MODIFY_REG(hi2c->Instance->CR2,
 8005d60:	6059      	str	r1, [r3, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d62:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d64:	f7ff fc9e 	bl	80056a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	d172      	bne.n	8005e52 <HAL_I2C_Mem_Write+0x17e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d6c:	f1b9 0f01 	cmp.w	r9, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d70:	6822      	ldr	r2, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d72:	d00a      	beq.n	8005d8a <HAL_I2C_Mem_Write+0xb6>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d74:	ea4f 2318 	mov.w	r3, r8, lsr #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d7a:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d7c:	6293      	str	r3, [r2, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d7e:	4632      	mov	r2, r6
 8005d80:	f7ff fc90 	bl	80056a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	d164      	bne.n	8005e52 <HAL_I2C_Mem_Write+0x17e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d88:	6822      	ldr	r2, [r4, #0]
 8005d8a:	fa5f f388 	uxtb.w	r3, r8
 8005d8e:	6293      	str	r3, [r2, #40]	@ 0x28
 8005d90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d92:	3301      	adds	r3, #1
 8005d94:	f040 80c0 	bne.w	8005f18 <HAL_I2C_Mem_Write+0x244>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d98:	6993      	ldr	r3, [r2, #24]
 8005d9a:	0618      	lsls	r0, r3, #24
 8005d9c:	d5fc      	bpl.n	8005d98 <HAL_I2C_Mem_Write+0xc4>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d9e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	2bff      	cmp	r3, #255	@ 0xff
 8005da4:	f240 80aa 	bls.w	8005efc <HAL_I2C_Mem_Write+0x228>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005da8:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 8005daa:	4978      	ldr	r1, [pc, #480]	@ (8005f8c <HAL_I2C_Mem_Write+0x2b8>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005dac:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005dae:	6853      	ldr	r3, [r2, #4]
 8005db0:	400b      	ands	r3, r1
 8005db2:	4977      	ldr	r1, [pc, #476]	@ (8005f90 <HAL_I2C_Mem_Write+0x2bc>)
 8005db4:	433b      	orrs	r3, r7
 8005db6:	4319      	orrs	r1, r3
 8005db8:	6051      	str	r1, [r2, #4]
 8005dba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	d005      	beq.n	8005dcc <HAL_I2C_Mem_Write+0xf8>
 8005dc0:	e078      	b.n	8005eb4 <HAL_I2C_Mem_Write+0x1e0>
    } while (hi2c->XferCount > 0U);
 8005dc2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	f000 80b7 	beq.w	8005f3a <HAL_I2C_Mem_Write+0x266>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dcc:	4632      	mov	r2, r6
 8005dce:	f04f 31ff 	mov.w	r1, #4294967295
 8005dd2:	4620      	mov	r0, r4
 8005dd4:	f7ff fc66 	bl	80056a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	d12b      	bne.n	8005e34 <HAL_I2C_Mem_Write+0x160>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ddc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005dde:	6821      	ldr	r1, [r4, #0]
 8005de0:	f810 2b01 	ldrb.w	r2, [r0], #1
      hi2c->XferSize--;
 8005de4:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005de6:	628a      	str	r2, [r1, #40]	@ 0x28
      hi2c->XferCount--;
 8005de8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005dea:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8005dec:	6260      	str	r0, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005dee:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 8005df0:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8005df2:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 8005df4:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8005df6:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005df8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005dfa:	b292      	uxth	r2, r2
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1e0      	bne.n	8005dc2 <HAL_I2C_Mem_Write+0xee>
 8005e00:	2a00      	cmp	r2, #0
 8005e02:	d0de      	beq.n	8005dc2 <HAL_I2C_Mem_Write+0xee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e04:	698b      	ldr	r3, [r1, #24]
 8005e06:	061a      	lsls	r2, r3, #24
 8005e08:	d5fc      	bpl.n	8005e04 <HAL_I2C_Mem_Write+0x130>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e0a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	2bff      	cmp	r3, #255	@ 0xff
 8005e10:	d86a      	bhi.n	8005ee8 <HAL_I2C_Mem_Write+0x214>
          hi2c->XferSize = hi2c->XferCount;
 8005e12:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005e14:	485d      	ldr	r0, [pc, #372]	@ (8005f8c <HAL_I2C_Mem_Write+0x2b8>)
          hi2c->XferSize = hi2c->XferCount;
 8005e16:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8005e18:	684a      	ldr	r2, [r1, #4]
          hi2c->XferSize = hi2c->XferCount;
 8005e1a:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	4002      	ands	r2, r0
 8005e20:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8005e24:	4313      	orrs	r3, r2
 8005e26:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005e2a:	604b      	str	r3, [r1, #4]
 8005e2c:	e7c9      	b.n	8005dc2 <HAL_I2C_Mem_Write+0xee>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005e32:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8005e34:	2001      	movs	r0, #1
}
 8005e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8005e3a:	2002      	movs	r0, #2
}
 8005e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e40:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e42:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e44:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e46:	430b      	orrs	r3, r1
 8005e48:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e4a:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e4e:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005e52:	2300      	movs	r3, #0
 8005e54:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8005e58:	e7ec      	b.n	8005e34 <HAL_I2C_Mem_Write+0x160>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e5a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e5c:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e5e:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e60:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8005e62:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e66:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e68:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e6c:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        return HAL_ERROR;
 8005e70:	e7e0      	b.n	8005e34 <HAL_I2C_Mem_Write+0x160>
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e72:	b1da      	cbz	r2, 8005eac <HAL_I2C_Mem_Write+0x1d8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e74:	698b      	ldr	r3, [r1, #24]
 8005e76:	061b      	lsls	r3, r3, #24
 8005e78:	d40b      	bmi.n	8005e92 <HAL_I2C_Mem_Write+0x1be>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e7a:	f7fd fc83 	bl	8003784 <HAL_GetTick>
 8005e7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e80:	1b83      	subs	r3, r0, r6
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d3e9      	bcc.n	8005e5a <HAL_I2C_Mem_Write+0x186>
 8005e86:	2a00      	cmp	r2, #0
 8005e88:	d0e7      	beq.n	8005e5a <HAL_I2C_Mem_Write+0x186>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e8a:	6821      	ldr	r1, [r4, #0]
 8005e8c:	698b      	ldr	r3, [r1, #24]
 8005e8e:	061b      	lsls	r3, r3, #24
 8005e90:	d5f3      	bpl.n	8005e7a <HAL_I2C_Mem_Write+0x1a6>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e92:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	2bff      	cmp	r3, #255	@ 0xff
 8005e98:	d965      	bls.n	8005f66 <HAL_I2C_Mem_Write+0x292>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e9a:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 8005e9c:	4a3b      	ldr	r2, [pc, #236]	@ (8005f8c <HAL_I2C_Mem_Write+0x2b8>)
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e9e:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005ea0:	684b      	ldr	r3, [r1, #4]
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	4a3a      	ldr	r2, [pc, #232]	@ (8005f90 <HAL_I2C_Mem_Write+0x2bc>)
 8005ea6:	433b      	orrs	r3, r7
 8005ea8:	431a      	orrs	r2, r3
 8005eaa:	604a      	str	r2, [r1, #4]
    } while (hi2c->XferCount > 0U);
 8005eac:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d042      	beq.n	8005f3a <HAL_I2C_Mem_Write+0x266>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005eb4:	4632      	mov	r2, r6
 8005eb6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005eb8:	4620      	mov	r0, r4
 8005eba:	f7ff fbf3 	bl	80056a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	d1b8      	bne.n	8005e34 <HAL_I2C_Mem_Write+0x160>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ec2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005ec4:	6821      	ldr	r1, [r4, #0]
 8005ec6:	f812 0b01 	ldrb.w	r0, [r2], #1
      hi2c->XferSize--;
 8005eca:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ecc:	6288      	str	r0, [r1, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8005ece:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8005ed0:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 8005ed2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005ed4:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8005ed6:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 8005ed8:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8005eda:	b292      	uxth	r2, r2
 8005edc:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005ede:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005ee0:	b292      	uxth	r2, r2
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d0c5      	beq.n	8005e72 <HAL_I2C_Mem_Write+0x19e>
 8005ee6:	e7e1      	b.n	8005eac <HAL_I2C_Mem_Write+0x1d8>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ee8:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 8005eea:	4a28      	ldr	r2, [pc, #160]	@ (8005f8c <HAL_I2C_Mem_Write+0x2b8>)
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005eec:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005eee:	684b      	ldr	r3, [r1, #4]
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	4a27      	ldr	r2, [pc, #156]	@ (8005f90 <HAL_I2C_Mem_Write+0x2bc>)
 8005ef4:	433b      	orrs	r3, r7
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	604a      	str	r2, [r1, #4]
 8005efa:	e762      	b.n	8005dc2 <HAL_I2C_Mem_Write+0xee>
      hi2c->XferSize = hi2c->XferCount;
 8005efc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005efe:	4823      	ldr	r0, [pc, #140]	@ (8005f8c <HAL_I2C_Mem_Write+0x2b8>)
      hi2c->XferSize = hi2c->XferCount;
 8005f00:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8005f02:	b2d9      	uxtb	r1, r3
      hi2c->XferSize = hi2c->XferCount;
 8005f04:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005f06:	6853      	ldr	r3, [r2, #4]
 8005f08:	4003      	ands	r3, r0
 8005f0a:	433b      	orrs	r3, r7
 8005f0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8005f10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005f14:	6053      	str	r3, [r2, #4]
}
 8005f16:	e750      	b.n	8005dba <HAL_I2C_Mem_Write+0xe6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f18:	6993      	ldr	r3, [r2, #24]
 8005f1a:	0619      	lsls	r1, r3, #24
 8005f1c:	f53f af3f 	bmi.w	8005d9e <HAL_I2C_Mem_Write+0xca>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f20:	f7fd fc30 	bl	8003784 <HAL_GetTick>
 8005f24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f26:	1b83      	subs	r3, r0, r6
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d389      	bcc.n	8005e40 <HAL_I2C_Mem_Write+0x16c>
 8005f2c:	2a00      	cmp	r2, #0
 8005f2e:	d087      	beq.n	8005e40 <HAL_I2C_Mem_Write+0x16c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f30:	6822      	ldr	r2, [r4, #0]
 8005f32:	6993      	ldr	r3, [r2, #24]
 8005f34:	0619      	lsls	r1, r3, #24
 8005f36:	d5f3      	bpl.n	8005f20 <HAL_I2C_Mem_Write+0x24c>
 8005f38:	e731      	b.n	8005d9e <HAL_I2C_Mem_Write+0xca>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f3a:	4632      	mov	r2, r6
 8005f3c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f3e:	4620      	mov	r0, r4
 8005f40:	f7ff fc0e 	bl	8005760 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f44:	2800      	cmp	r0, #0
 8005f46:	f47f af75 	bne.w	8005e34 <HAL_I2C_Mem_Write+0x160>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f4a:	6823      	ldr	r3, [r4, #0]
 8005f4c:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8005f4e:	4d11      	ldr	r5, [pc, #68]	@ (8005f94 <HAL_I2C_Mem_Write+0x2c0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f50:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005f52:	685a      	ldr	r2, [r3, #4]
 8005f54:	402a      	ands	r2, r5
 8005f56:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005f58:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8005f5c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f60:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 8005f64:	e767      	b.n	8005e36 <HAL_I2C_Mem_Write+0x162>
          hi2c->XferSize = hi2c->XferCount;
 8005f66:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 8005f68:	4808      	ldr	r0, [pc, #32]	@ (8005f8c <HAL_I2C_Mem_Write+0x2b8>)
          hi2c->XferSize = hi2c->XferCount;
 8005f6a:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 8005f6c:	b2da      	uxtb	r2, r3
          hi2c->XferSize = hi2c->XferCount;
 8005f6e:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 8005f70:	684b      	ldr	r3, [r1, #4]
 8005f72:	4003      	ands	r3, r0
 8005f74:	433b      	orrs	r3, r7
 8005f76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005f7e:	604b      	str	r3, [r1, #4]
}
 8005f80:	e794      	b.n	8005eac <HAL_I2C_Mem_Write+0x1d8>
 8005f82:	bf00      	nop
 8005f84:	fc009800 	.word	0xfc009800
 8005f88:	81002000 	.word	0x81002000
 8005f8c:	fc009c00 	.word	0xfc009c00
 8005f90:	01ff0000 	.word	0x01ff0000
 8005f94:	fe00e800 	.word	0xfe00e800

08005f98 <HAL_I2C_Mem_Read>:
{
 8005f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f9c:	461f      	mov	r7, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f9e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 8005fa2:	f8bd 9024 	ldrh.w	r9, [sp, #36]	@ 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	f040 808c 	bne.w	80060c4 <HAL_I2C_Mem_Read+0x12c>
    if ((pData == NULL) || (Size == 0U))
 8005fac:	9b08      	ldr	r3, [sp, #32]
 8005fae:	4604      	mov	r4, r0
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 8081 	beq.w	80060b8 <HAL_I2C_Mem_Read+0x120>
 8005fb6:	f1b9 0f00 	cmp.w	r9, #0
 8005fba:	d07d      	beq.n	80060b8 <HAL_I2C_Mem_Read+0x120>
    __HAL_LOCK(hi2c);
 8005fbc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d07f      	beq.n	80060c4 <HAL_I2C_Mem_Read+0x12c>
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	460e      	mov	r6, r1
 8005fc8:	4690      	mov	r8, r2
 8005fca:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8005fce:	f7fd fbd9 	bl	8003784 <HAL_GetTick>
 8005fd2:	4605      	mov	r5, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fd4:	e005      	b.n	8005fe2 <HAL_I2C_Mem_Read+0x4a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fd6:	f7fd fbd5 	bl	8003784 <HAL_GetTick>
 8005fda:	1b40      	subs	r0, r0, r5
 8005fdc:	2819      	cmp	r0, #25
 8005fde:	f200 80a2 	bhi.w	8006126 <HAL_I2C_Mem_Read+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fe2:	6823      	ldr	r3, [r4, #0]
 8005fe4:	6998      	ldr	r0, [r3, #24]
 8005fe6:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 8005fea:	d1f4      	bne.n	8005fd6 <HAL_I2C_Mem_Read+0x3e>
    hi2c->pBuffPtr  = pData;
 8005fec:	9a08      	ldr	r2, [sp, #32]
  MODIFY_REG(hi2c->Instance->CR2,
 8005fee:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8005ff2:	4988      	ldr	r1, [pc, #544]	@ (8006214 <HAL_I2C_Mem_Read+0x27c>)
    hi2c->pBuffPtr  = pData;
 8005ff4:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ff6:	2222      	movs	r2, #34	@ 0x22
    hi2c->XferISR   = NULL;
 8005ff8:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ffa:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ffe:	2240      	movs	r2, #64	@ 0x40
 8006000:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006004:	6460      	str	r0, [r4, #68]	@ 0x44
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006006:	4620      	mov	r0, r4
    hi2c->XferCount = Size;
 8006008:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 800600c:	685a      	ldr	r2, [r3, #4]
 800600e:	400a      	ands	r2, r1
 8006010:	b2f9      	uxtb	r1, r7
 8006012:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006016:	4980      	ldr	r1, [pc, #512]	@ (8006218 <HAL_I2C_Mem_Read+0x280>)
 8006018:	4332      	orrs	r2, r6
 800601a:	4311      	orrs	r1, r2
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800601c:	462a      	mov	r2, r5
  MODIFY_REG(hi2c->Instance->CR2,
 800601e:	6059      	str	r1, [r3, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006020:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006022:	f7ff fb3f 	bl	80056a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8006026:	2800      	cmp	r0, #0
 8006028:	f040 8092 	bne.w	8006150 <HAL_I2C_Mem_Read+0x1b8>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800602c:	2f01      	cmp	r7, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800602e:	6821      	ldr	r1, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006030:	d00b      	beq.n	800604a <HAL_I2C_Mem_Read+0xb2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006032:	ea4f 2318 	mov.w	r3, r8, lsr #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006036:	462a      	mov	r2, r5
 8006038:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800603a:	628b      	str	r3, [r1, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800603c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800603e:	f7ff fb31 	bl	80056a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8006042:	2800      	cmp	r0, #0
 8006044:	f040 8084 	bne.w	8006150 <HAL_I2C_Mem_Read+0x1b8>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006048:	6821      	ldr	r1, [r4, #0]
 800604a:	fa5f f388 	uxtb.w	r3, r8
 800604e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006050:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006052:	3301      	adds	r3, #1
 8006054:	f040 80c7 	bne.w	80061e6 <HAL_I2C_Mem_Read+0x24e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006058:	698b      	ldr	r3, [r1, #24]
 800605a:	065a      	lsls	r2, r3, #25
 800605c:	d5fc      	bpl.n	8006058 <HAL_I2C_Mem_Read+0xc0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800605e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006060:	b29b      	uxth	r3, r3
 8006062:	2bff      	cmp	r3, #255	@ 0xff
 8006064:	f240 80b1 	bls.w	80061ca <HAL_I2C_Mem_Read+0x232>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006068:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 800606a:	4a6a      	ldr	r2, [pc, #424]	@ (8006214 <HAL_I2C_Mem_Read+0x27c>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800606c:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 800606e:	684b      	ldr	r3, [r1, #4]
 8006070:	4013      	ands	r3, r2
 8006072:	4a6a      	ldr	r2, [pc, #424]	@ (800621c <HAL_I2C_Mem_Read+0x284>)
 8006074:	4333      	orrs	r3, r6
 8006076:	431a      	orrs	r2, r3
 8006078:	604a      	str	r2, [r1, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800607a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800607c:	3301      	adds	r3, #1
 800607e:	d124      	bne.n	80060ca <HAL_I2C_Mem_Read+0x132>
 8006080:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006082:	698b      	ldr	r3, [r1, #24]
 8006084:	075f      	lsls	r7, r3, #29
 8006086:	d5fc      	bpl.n	8006082 <HAL_I2C_Mem_Read+0xea>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006088:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800608a:	7003      	strb	r3, [r0, #0]
      hi2c->XferCount--;
 800608c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800608e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006090:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8006092:	6a60      	ldr	r0, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006094:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 8006096:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8006098:	3001      	adds	r0, #1
      hi2c->XferSize--;
 800609a:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800609c:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800609e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 80060a0:	6260      	str	r0, [r4, #36]	@ 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060a2:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 80060a4:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060a6:	b90b      	cbnz	r3, 80060ac <HAL_I2C_Mem_Read+0x114>
 80060a8:	2a00      	cmp	r2, #0
 80060aa:	d155      	bne.n	8006158 <HAL_I2C_Mem_Read+0x1c0>
    } while (hi2c->XferCount > 0U);
 80060ac:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d067      	beq.n	8006184 <HAL_I2C_Mem_Read+0x1ec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060b4:	6821      	ldr	r1, [r4, #0]
 80060b6:	e7e4      	b.n	8006082 <HAL_I2C_Mem_Read+0xea>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80060b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80060bc:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80060be:	2001      	movs	r0, #1
}
 80060c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 80060c4:	2002      	movs	r0, #2
}
 80060c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060ca:	698b      	ldr	r3, [r1, #24]
 80060cc:	0758      	lsls	r0, r3, #29
 80060ce:	d40a      	bmi.n	80060e6 <HAL_I2C_Mem_Read+0x14e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d0:	f7fd fb58 	bl	8003784 <HAL_GetTick>
 80060d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060d6:	1b43      	subs	r3, r0, r5
 80060d8:	429a      	cmp	r2, r3
 80060da:	d324      	bcc.n	8006126 <HAL_I2C_Mem_Read+0x18e>
 80060dc:	b31a      	cbz	r2, 8006126 <HAL_I2C_Mem_Read+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060de:	6821      	ldr	r1, [r4, #0]
 80060e0:	698b      	ldr	r3, [r1, #24]
 80060e2:	0758      	lsls	r0, r3, #29
 80060e4:	d5f4      	bpl.n	80060d0 <HAL_I2C_Mem_Read+0x138>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80060e6:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 80060e8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80060ea:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80060ec:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80060ee:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80060f0:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 80060f2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 80060f4:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 80060f6:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 80060f8:	3001      	adds	r0, #1
      hi2c->XferSize--;
 80060fa:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 80060fc:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060fe:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8006100:	6260      	str	r0, [r4, #36]	@ 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006102:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 8006104:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006106:	2b00      	cmp	r3, #0
 8006108:	d17e      	bne.n	8006208 <HAL_I2C_Mem_Read+0x270>
 800610a:	2a00      	cmp	r2, #0
 800610c:	d07c      	beq.n	8006208 <HAL_I2C_Mem_Read+0x270>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800610e:	6821      	ldr	r1, [r4, #0]
 8006110:	698b      	ldr	r3, [r1, #24]
 8006112:	061b      	lsls	r3, r3, #24
 8006114:	d424      	bmi.n	8006160 <HAL_I2C_Mem_Read+0x1c8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006116:	f7fd fb35 	bl	8003784 <HAL_GetTick>
 800611a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800611c:	1b43      	subs	r3, r0, r5
 800611e:	429a      	cmp	r2, r3
 8006120:	d301      	bcc.n	8006126 <HAL_I2C_Mem_Read+0x18e>
 8006122:	2a00      	cmp	r2, #0
 8006124:	d1f3      	bne.n	800610e <HAL_I2C_Mem_Read+0x176>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006126:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006128:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800612a:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800612c:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800612e:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006132:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006134:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006138:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        return HAL_ERROR;
 800613c:	e7bf      	b.n	80060be <HAL_I2C_Mem_Read+0x126>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800613e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006140:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006142:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006144:	430b      	orrs	r3, r1
 8006146:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006148:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800614c:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006150:	2300      	movs	r3, #0
 8006152:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8006156:	e7b2      	b.n	80060be <HAL_I2C_Mem_Read+0x126>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006158:	6821      	ldr	r1, [r4, #0]
 800615a:	698b      	ldr	r3, [r1, #24]
 800615c:	061a      	lsls	r2, r3, #24
 800615e:	d5fc      	bpl.n	800615a <HAL_I2C_Mem_Read+0x1c2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006160:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006162:	b29b      	uxth	r3, r3
 8006164:	2bff      	cmp	r3, #255	@ 0xff
 8006166:	d922      	bls.n	80061ae <HAL_I2C_Mem_Read+0x216>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006168:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2,
 800616a:	4a2d      	ldr	r2, [pc, #180]	@ (8006220 <HAL_I2C_Mem_Read+0x288>)
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800616c:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 800616e:	684b      	ldr	r3, [r1, #4]
 8006170:	4013      	ands	r3, r2
 8006172:	4a2c      	ldr	r2, [pc, #176]	@ (8006224 <HAL_I2C_Mem_Read+0x28c>)
 8006174:	4333      	orrs	r3, r6
 8006176:	431a      	orrs	r2, r3
 8006178:	604a      	str	r2, [r1, #4]
    } while (hi2c->XferCount > 0U);
 800617a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800617c:	b29b      	uxth	r3, r3
 800617e:	2b00      	cmp	r3, #0
 8006180:	f47f af7b 	bne.w	800607a <HAL_I2C_Mem_Read+0xe2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006184:	462a      	mov	r2, r5
 8006186:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006188:	4620      	mov	r0, r4
 800618a:	f7ff fae9 	bl	8005760 <I2C_WaitOnSTOPFlagUntilTimeout>
 800618e:	2800      	cmp	r0, #0
 8006190:	d195      	bne.n	80060be <HAL_I2C_Mem_Read+0x126>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8006196:	4d24      	ldr	r5, [pc, #144]	@ (8006228 <HAL_I2C_Mem_Read+0x290>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006198:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800619a:	685a      	ldr	r2, [r3, #4]
 800619c:	402a      	ands	r2, r5
 800619e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80061a0:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80061a4:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80061a8:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 80061ac:	e788      	b.n	80060c0 <HAL_I2C_Mem_Read+0x128>
          hi2c->XferSize = hi2c->XferCount;
 80061ae:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 80061b0:	481b      	ldr	r0, [pc, #108]	@ (8006220 <HAL_I2C_Mem_Read+0x288>)
          hi2c->XferSize = hi2c->XferCount;
 80061b2:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 80061b4:	b2da      	uxtb	r2, r3
          hi2c->XferSize = hi2c->XferCount;
 80061b6:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 80061b8:	684b      	ldr	r3, [r1, #4]
 80061ba:	4003      	ands	r3, r0
 80061bc:	4333      	orrs	r3, r6
 80061be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80061c6:	604b      	str	r3, [r1, #4]
}
 80061c8:	e7d7      	b.n	800617a <HAL_I2C_Mem_Read+0x1e2>
      hi2c->XferSize = hi2c->XferCount;
 80061ca:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2,
 80061cc:	4811      	ldr	r0, [pc, #68]	@ (8006214 <HAL_I2C_Mem_Read+0x27c>)
      hi2c->XferSize = hi2c->XferCount;
 80061ce:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2,
 80061d0:	b2da      	uxtb	r2, r3
      hi2c->XferSize = hi2c->XferCount;
 80061d2:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2,
 80061d4:	684b      	ldr	r3, [r1, #4]
 80061d6:	4003      	ands	r3, r0
 80061d8:	4333      	orrs	r3, r6
 80061da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061de:	4a13      	ldr	r2, [pc, #76]	@ (800622c <HAL_I2C_Mem_Read+0x294>)
 80061e0:	431a      	orrs	r2, r3
 80061e2:	604a      	str	r2, [r1, #4]
}
 80061e4:	e749      	b.n	800607a <HAL_I2C_Mem_Read+0xe2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061e6:	698b      	ldr	r3, [r1, #24]
 80061e8:	065b      	lsls	r3, r3, #25
 80061ea:	f53f af38 	bmi.w	800605e <HAL_I2C_Mem_Read+0xc6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ee:	f7fd fac9 	bl	8003784 <HAL_GetTick>
 80061f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061f4:	1b43      	subs	r3, r0, r5
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d3a1      	bcc.n	800613e <HAL_I2C_Mem_Read+0x1a6>
 80061fa:	2a00      	cmp	r2, #0
 80061fc:	d09f      	beq.n	800613e <HAL_I2C_Mem_Read+0x1a6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061fe:	6821      	ldr	r1, [r4, #0]
 8006200:	698b      	ldr	r3, [r1, #24]
 8006202:	065b      	lsls	r3, r3, #25
 8006204:	d5f3      	bpl.n	80061ee <HAL_I2C_Mem_Read+0x256>
 8006206:	e72a      	b.n	800605e <HAL_I2C_Mem_Read+0xc6>
    } while (hi2c->XferCount > 0U);
 8006208:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800620a:	b29b      	uxth	r3, r3
 800620c:	2b00      	cmp	r3, #0
 800620e:	f47f af66 	bne.w	80060de <HAL_I2C_Mem_Read+0x146>
 8006212:	e7b7      	b.n	8006184 <HAL_I2C_Mem_Read+0x1ec>
 8006214:	fc009800 	.word	0xfc009800
 8006218:	80002000 	.word	0x80002000
 800621c:	81ff2400 	.word	0x81ff2400
 8006220:	fc009c00 	.word	0xfc009c00
 8006224:	01ff0000 	.word	0x01ff0000
 8006228:	fe00e800 	.word	0xfe00e800
 800622c:	82002400 	.word	0x82002400

08006230 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006230:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006234:	2a20      	cmp	r2, #32
 8006236:	d123      	bne.n	8006280 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8006238:	fa5f fc82 	uxtb.w	ip, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800623c:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8006240:	4603      	mov	r3, r0
 8006242:	2a01      	cmp	r2, #1
 8006244:	d01c      	beq.n	8006280 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006246:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006248:	2024      	movs	r0, #36	@ 0x24
{
 800624a:	b500      	push	{lr}
    hi2c->State = HAL_I2C_STATE_BUSY;
 800624c:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006250:	f04f 0e00 	mov.w	lr, #0
    __HAL_I2C_DISABLE(hi2c);
 8006254:	6810      	ldr	r0, [r2, #0]
 8006256:	f020 0001 	bic.w	r0, r0, #1
 800625a:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800625c:	6810      	ldr	r0, [r2, #0]
 800625e:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8006262:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8006264:	6810      	ldr	r0, [r2, #0]
 8006266:	4301      	orrs	r1, r0

    return HAL_OK;
 8006268:	4670      	mov	r0, lr
    hi2c->Instance->CR1 |= AnalogFilter;
 800626a:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 800626c:	6811      	ldr	r1, [r2, #0]
 800626e:	f041 0101 	orr.w	r1, r1, #1
 8006272:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8006274:	f883 c041 	strb.w	ip, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8006278:	f883 e040 	strb.w	lr, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800627c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 8006280:	2002      	movs	r0, #2
}
 8006282:	4770      	bx	lr

08006284 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006284:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006288:	2a20      	cmp	r2, #32
 800628a:	d122      	bne.n	80062d2 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
 800628c:	4603      	mov	r3, r0
{
 800628e:	b500      	push	{lr}
 8006290:	fa5f fe82 	uxtb.w	lr, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006294:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8006298:	2a01      	cmp	r2, #1
 800629a:	d01c      	beq.n	80062d6 <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800629c:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800629e:	2024      	movs	r0, #36	@ 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062a0:	f04f 0c00 	mov.w	ip, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 80062a4:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_DISABLE(hi2c);
 80062a8:	6810      	ldr	r0, [r2, #0]
 80062aa:	f020 0001 	bic.w	r0, r0, #1
 80062ae:	6010      	str	r0, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 80062b0:	6810      	ldr	r0, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80062b2:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00
    tmpreg |= DigitalFilter << 8U;
 80062b6:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    return HAL_OK;
 80062ba:	4660      	mov	r0, ip
    hi2c->Instance->CR1 = tmpreg;
 80062bc:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 80062be:	6811      	ldr	r1, [r2, #0]
 80062c0:	f041 0101 	orr.w	r1, r1, #1
 80062c4:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80062c6:	f883 e041 	strb.w	lr, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80062ca:	f883 c040 	strb.w	ip, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 80062ce:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 80062d2:	2002      	movs	r0, #2
}
 80062d4:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80062d6:	2002      	movs	r0, #2
}
 80062d8:	f85d fb04 	ldr.w	pc, [sp], #4

080062dc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80062dc:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80062de:	4c10      	ldr	r4, [pc, #64]	@ (8006320 <HAL_PWREx_ConfigSupply+0x44>)
 80062e0:	68e3      	ldr	r3, [r4, #12]
 80062e2:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80062e6:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80062e8:	d105      	bne.n	80062f6 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80062ea:	f003 0307 	and.w	r3, r3, #7
 80062ee:	1a18      	subs	r0, r3, r0
 80062f0:	bf18      	it	ne
 80062f2:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 80062f4:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80062f6:	f023 0307 	bic.w	r3, r3, #7
 80062fa:	4303      	orrs	r3, r0
 80062fc:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 80062fe:	f7fd fa41 	bl	8003784 <HAL_GetTick>
 8006302:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006304:	e005      	b.n	8006312 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006306:	f7fd fa3d 	bl	8003784 <HAL_GetTick>
 800630a:	1b40      	subs	r0, r0, r5
 800630c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8006310:	d804      	bhi.n	800631c <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006312:	6863      	ldr	r3, [r4, #4]
 8006314:	049b      	lsls	r3, r3, #18
 8006316:	d5f6      	bpl.n	8006306 <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 8006318:	2000      	movs	r0, #0
}
 800631a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800631c:	2001      	movs	r0, #1
}
 800631e:	bd38      	pop	{r3, r4, r5, pc}
 8006320:	58024800 	.word	0x58024800

08006324 <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006324:	4b33      	ldr	r3, [pc, #204]	@ (80063f4 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8006326:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006328:	6a99      	ldr	r1, [r3, #40]	@ 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800632a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800632c:	6add      	ldr	r5, [r3, #44]	@ 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 800632e:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006332:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006334:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 8006338:	d036      	beq.n	80063a8 <HAL_RCC_GetSysClockFreq.part.0+0x84>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800633a:	f3c2 02cc 	ubfx	r2, r2, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800633e:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006342:	f001 0103 	and.w	r1, r1, #3
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006346:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800634a:	fb05 f202 	mul.w	r2, r5, r2
      switch (pllsource)
 800634e:	2901      	cmp	r1, #1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006350:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006354:	ee06 2a90 	vmov	s13, r2
 8006358:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
      switch (pllsource)
 800635c:	d002      	beq.n	8006364 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 800635e:	2902      	cmp	r1, #2
 8006360:	d042      	beq.n	80063e8 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 8006362:	b319      	cbz	r1, 80063ac <HAL_RCC_GetSysClockFreq.part.0+0x88>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006364:	eddf 7a24 	vldr	s15, [pc, #144]	@ 80063f8 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8006368:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800636c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800636e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006372:	ee07 3a90 	vmov	s15, r3
 8006376:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800637a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800637e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006382:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006386:	ee67 7a86 	vmul.f32	s15, s15, s12
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800638a:	4b1a      	ldr	r3, [pc, #104]	@ (80063f4 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 800638c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800638e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006392:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006394:	ee07 3a10 	vmov	s14, r3
 8006398:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800639c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80063a0:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80063a4:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80063a8:	bc30      	pop	{r4, r5}
 80063aa:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	0692      	lsls	r2, r2, #26
 80063b0:	d51d      	bpl.n	80063ee <HAL_RCC_GetSysClockFreq.part.0+0xca>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063b2:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063b4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063b8:	4a10      	ldr	r2, [pc, #64]	@ (80063fc <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063bc:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80063c4:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063c6:	ee07 3a90 	vmov	s15, r3
 80063ca:	ee06 2a10 	vmov	s12, r2
 80063ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063d2:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80063d6:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80063da:	eec6 7a07 	vdiv.f32	s15, s12, s14
 80063de:	ee36 7aa5 	vadd.f32	s14, s13, s11
 80063e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063e6:	e7d0      	b.n	800638a <HAL_RCC_GetSysClockFreq.part.0+0x66>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063e8:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006400 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 80063ec:	e7bc      	b.n	8006368 <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80063ee:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006404 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 80063f2:	e7b9      	b.n	8006368 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 80063f4:	58024400 	.word	0x58024400
 80063f8:	4a742400 	.word	0x4a742400
 80063fc:	03d09000 	.word	0x03d09000
 8006400:	4bbebc20 	.word	0x4bbebc20
 8006404:	4c742400 	.word	0x4c742400

08006408 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8006408:	2800      	cmp	r0, #0
 800640a:	f000 82dc 	beq.w	80069c6 <HAL_RCC_OscConfig+0x5be>
{
 800640e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006410:	6803      	ldr	r3, [r0, #0]
 8006412:	4604      	mov	r4, r0
 8006414:	07d9      	lsls	r1, r3, #31
 8006416:	d52e      	bpl.n	8006476 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006418:	499f      	ldr	r1, [pc, #636]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
 800641a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800641c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800641e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006422:	2a10      	cmp	r2, #16
 8006424:	f000 8125 	beq.w	8006672 <HAL_RCC_OscConfig+0x26a>
 8006428:	2a18      	cmp	r2, #24
 800642a:	f000 811d 	beq.w	8006668 <HAL_RCC_OscConfig+0x260>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800642e:	6863      	ldr	r3, [r4, #4]
 8006430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006434:	f000 815f 	beq.w	80066f6 <HAL_RCC_OscConfig+0x2ee>
 8006438:	2b00      	cmp	r3, #0
 800643a:	f000 8177 	beq.w	800672c <HAL_RCC_OscConfig+0x324>
 800643e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006442:	4b95      	ldr	r3, [pc, #596]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	f000 8266 	beq.w	8006916 <HAL_RCC_OscConfig+0x50e>
 800644a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800644e:	601a      	str	r2, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006456:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006458:	f7fd f994 	bl	8003784 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800645c:	4e8e      	ldr	r6, [pc, #568]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 800645e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006460:	e005      	b.n	800646e <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006462:	f7fd f98f 	bl	8003784 <HAL_GetTick>
 8006466:	1b40      	subs	r0, r0, r5
 8006468:	2864      	cmp	r0, #100	@ 0x64
 800646a:	f200 815d 	bhi.w	8006728 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800646e:	6833      	ldr	r3, [r6, #0]
 8006470:	039f      	lsls	r7, r3, #14
 8006472:	d5f6      	bpl.n	8006462 <HAL_RCC_OscConfig+0x5a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006474:	6823      	ldr	r3, [r4, #0]
 8006476:	0799      	lsls	r1, r3, #30
 8006478:	d521      	bpl.n	80064be <HAL_RCC_OscConfig+0xb6>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800647a:	4a87      	ldr	r2, [pc, #540]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
 800647c:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800647e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006480:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8006484:	f040 80a4 	bne.w	80065d0 <HAL_RCC_OscConfig+0x1c8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006488:	4b83      	ldr	r3, [pc, #524]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	075b      	lsls	r3, r3, #29
 800648e:	d503      	bpl.n	8006498 <HAL_RCC_OscConfig+0x90>
 8006490:	68e3      	ldr	r3, [r4, #12]
 8006492:	2b00      	cmp	r3, #0
 8006494:	f000 80e6 	beq.w	8006664 <HAL_RCC_OscConfig+0x25c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006498:	f7fd f98c 	bl	80037b4 <HAL_GetREVID>
 800649c:	f241 0303 	movw	r3, #4099	@ 0x1003
 80064a0:	4298      	cmp	r0, r3
 80064a2:	f200 817c 	bhi.w	800679e <HAL_RCC_OscConfig+0x396>
 80064a6:	6922      	ldr	r2, [r4, #16]
 80064a8:	2a40      	cmp	r2, #64	@ 0x40
 80064aa:	f000 823c 	beq.w	8006926 <HAL_RCC_OscConfig+0x51e>
 80064ae:	497a      	ldr	r1, [pc, #488]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
 80064b0:	684b      	ldr	r3, [r1, #4]
 80064b2:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80064b6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80064ba:	604b      	str	r3, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80064bc:	6823      	ldr	r3, [r4, #0]
 80064be:	06d9      	lsls	r1, r3, #27
 80064c0:	d453      	bmi.n	800656a <HAL_RCC_OscConfig+0x162>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064c2:	071d      	lsls	r5, r3, #28
 80064c4:	d516      	bpl.n	80064f4 <HAL_RCC_OscConfig+0xec>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80064c6:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 80064c8:	4d73      	ldr	r5, [pc, #460]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 80ae 	beq.w	800662c <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_LSI_ENABLE();
 80064d0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80064d2:	f043 0301 	orr.w	r3, r3, #1
 80064d6:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80064d8:	f7fd f954 	bl	8003784 <HAL_GetTick>
 80064dc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80064de:	e005      	b.n	80064ec <HAL_RCC_OscConfig+0xe4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064e0:	f7fd f950 	bl	8003784 <HAL_GetTick>
 80064e4:	1b80      	subs	r0, r0, r6
 80064e6:	2802      	cmp	r0, #2
 80064e8:	f200 811e 	bhi.w	8006728 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80064ec:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80064ee:	0798      	lsls	r0, r3, #30
 80064f0:	d5f6      	bpl.n	80064e0 <HAL_RCC_OscConfig+0xd8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	069a      	lsls	r2, r3, #26
 80064f6:	d516      	bpl.n	8006526 <HAL_RCC_OscConfig+0x11e>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80064f8:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 80064fa:	4d67      	ldr	r5, [pc, #412]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f000 812b 	beq.w	8006758 <HAL_RCC_OscConfig+0x350>
      __HAL_RCC_HSI48_ENABLE();
 8006502:	682b      	ldr	r3, [r5, #0]
 8006504:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006508:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800650a:	f7fd f93b 	bl	8003784 <HAL_GetTick>
 800650e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006510:	e005      	b.n	800651e <HAL_RCC_OscConfig+0x116>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006512:	f7fd f937 	bl	8003784 <HAL_GetTick>
 8006516:	1b80      	subs	r0, r0, r6
 8006518:	2802      	cmp	r0, #2
 800651a:	f200 8105 	bhi.w	8006728 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800651e:	682b      	ldr	r3, [r5, #0]
 8006520:	049f      	lsls	r7, r3, #18
 8006522:	d5f6      	bpl.n	8006512 <HAL_RCC_OscConfig+0x10a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006524:	6823      	ldr	r3, [r4, #0]
 8006526:	0759      	lsls	r1, r3, #29
 8006528:	f100 80ad 	bmi.w	8006686 <HAL_RCC_OscConfig+0x27e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800652c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800652e:	b1d2      	cbz	r2, 8006566 <HAL_RCC_OscConfig+0x15e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006530:	4d59      	ldr	r5, [pc, #356]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
 8006532:	692b      	ldr	r3, [r5, #16]
 8006534:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006538:	2b18      	cmp	r3, #24
 800653a:	f000 81be 	beq.w	80068ba <HAL_RCC_OscConfig+0x4b2>
        __HAL_RCC_PLL_DISABLE();
 800653e:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006540:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8006542:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006546:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006548:	f000 8152 	beq.w	80067f0 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 800654c:	f7fd f91a 	bl	8003784 <HAL_GetTick>
 8006550:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006552:	e005      	b.n	8006560 <HAL_RCC_OscConfig+0x158>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006554:	f7fd f916 	bl	8003784 <HAL_GetTick>
 8006558:	1b00      	subs	r0, r0, r4
 800655a:	2802      	cmp	r0, #2
 800655c:	f200 80e4 	bhi.w	8006728 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006560:	682b      	ldr	r3, [r5, #0]
 8006562:	019b      	lsls	r3, r3, #6
 8006564:	d4f6      	bmi.n	8006554 <HAL_RCC_OscConfig+0x14c>
  return HAL_OK;
 8006566:	2000      	movs	r0, #0
}
 8006568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800656a:	4a4b      	ldr	r2, [pc, #300]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
 800656c:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800656e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006570:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006574:	2b08      	cmp	r3, #8
 8006576:	d06e      	beq.n	8006656 <HAL_RCC_OscConfig+0x24e>
 8006578:	2b18      	cmp	r3, #24
 800657a:	d068      	beq.n	800664e <HAL_RCC_OscConfig+0x246>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800657c:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800657e:	4d46      	ldr	r5, [pc, #280]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006580:	2b00      	cmp	r3, #0
 8006582:	f000 80fa 	beq.w	800677a <HAL_RCC_OscConfig+0x372>
        __HAL_RCC_CSI_ENABLE();
 8006586:	682b      	ldr	r3, [r5, #0]
 8006588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800658c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800658e:	f7fd f8f9 	bl	8003784 <HAL_GetTick>
 8006592:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006594:	e005      	b.n	80065a2 <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006596:	f7fd f8f5 	bl	8003784 <HAL_GetTick>
 800659a:	1b80      	subs	r0, r0, r6
 800659c:	2802      	cmp	r0, #2
 800659e:	f200 80c3 	bhi.w	8006728 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065a2:	682b      	ldr	r3, [r5, #0]
 80065a4:	05db      	lsls	r3, r3, #23
 80065a6:	d5f6      	bpl.n	8006596 <HAL_RCC_OscConfig+0x18e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065a8:	f7fd f904 	bl	80037b4 <HAL_GetREVID>
 80065ac:	f241 0303 	movw	r3, #4099	@ 0x1003
 80065b0:	4298      	cmp	r0, r3
 80065b2:	f200 81df 	bhi.w	8006974 <HAL_RCC_OscConfig+0x56c>
 80065b6:	6a22      	ldr	r2, [r4, #32]
 80065b8:	686b      	ldr	r3, [r5, #4]
 80065ba:	2a20      	cmp	r2, #32
 80065bc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80065c0:	bf0c      	ite	eq
 80065c2:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 80065c6:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 80065ca:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065cc:	6823      	ldr	r3, [r4, #0]
 80065ce:	e778      	b.n	80064c2 <HAL_RCC_OscConfig+0xba>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80065d0:	2b18      	cmp	r3, #24
 80065d2:	f000 80ff 	beq.w	80067d4 <HAL_RCC_OscConfig+0x3cc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80065d6:	4d30      	ldr	r5, [pc, #192]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065d8:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80065da:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065dc:	2a00      	cmp	r2, #0
 80065de:	f000 80e8 	beq.w	80067b2 <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80065e2:	f023 0319 	bic.w	r3, r3, #25
 80065e6:	4313      	orrs	r3, r2
 80065e8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80065ea:	f7fd f8cb 	bl	8003784 <HAL_GetTick>
 80065ee:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80065f0:	e005      	b.n	80065fe <HAL_RCC_OscConfig+0x1f6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065f2:	f7fd f8c7 	bl	8003784 <HAL_GetTick>
 80065f6:	1b80      	subs	r0, r0, r6
 80065f8:	2802      	cmp	r0, #2
 80065fa:	f200 8095 	bhi.w	8006728 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80065fe:	682b      	ldr	r3, [r5, #0]
 8006600:	075f      	lsls	r7, r3, #29
 8006602:	d5f6      	bpl.n	80065f2 <HAL_RCC_OscConfig+0x1ea>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006604:	f7fd f8d6 	bl	80037b4 <HAL_GetREVID>
 8006608:	f241 0303 	movw	r3, #4099	@ 0x1003
 800660c:	4298      	cmp	r0, r3
 800660e:	f200 81ba 	bhi.w	8006986 <HAL_RCC_OscConfig+0x57e>
 8006612:	6922      	ldr	r2, [r4, #16]
 8006614:	686b      	ldr	r3, [r5, #4]
 8006616:	2a40      	cmp	r2, #64	@ 0x40
 8006618:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800661c:	bf0c      	ite	eq
 800661e:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 8006622:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8006626:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006628:	6823      	ldr	r3, [r4, #0]
 800662a:	e748      	b.n	80064be <HAL_RCC_OscConfig+0xb6>
      __HAL_RCC_LSI_DISABLE();
 800662c:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800662e:	f023 0301 	bic.w	r3, r3, #1
 8006632:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8006634:	f7fd f8a6 	bl	8003784 <HAL_GetTick>
 8006638:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800663a:	e004      	b.n	8006646 <HAL_RCC_OscConfig+0x23e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800663c:	f7fd f8a2 	bl	8003784 <HAL_GetTick>
 8006640:	1b80      	subs	r0, r0, r6
 8006642:	2802      	cmp	r0, #2
 8006644:	d870      	bhi.n	8006728 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006646:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8006648:	0799      	lsls	r1, r3, #30
 800664a:	d4f7      	bmi.n	800663c <HAL_RCC_OscConfig+0x234>
 800664c:	e751      	b.n	80064f2 <HAL_RCC_OscConfig+0xea>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800664e:	f002 0203 	and.w	r2, r2, #3
 8006652:	2a01      	cmp	r2, #1
 8006654:	d192      	bne.n	800657c <HAL_RCC_OscConfig+0x174>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006656:	4b10      	ldr	r3, [pc, #64]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	05da      	lsls	r2, r3, #23
 800665c:	d551      	bpl.n	8006702 <HAL_RCC_OscConfig+0x2fa>
 800665e:	69e3      	ldr	r3, [r4, #28]
 8006660:	2b80      	cmp	r3, #128	@ 0x80
 8006662:	d04e      	beq.n	8006702 <HAL_RCC_OscConfig+0x2fa>
    return HAL_ERROR;
 8006664:	2001      	movs	r0, #1
}
 8006666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006668:	f001 0103 	and.w	r1, r1, #3
 800666c:	2902      	cmp	r1, #2
 800666e:	f47f aede 	bne.w	800642e <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006672:	4a09      	ldr	r2, [pc, #36]	@ (8006698 <HAL_RCC_OscConfig+0x290>)
 8006674:	6812      	ldr	r2, [r2, #0]
 8006676:	0392      	lsls	r2, r2, #14
 8006678:	f57f aefd 	bpl.w	8006476 <HAL_RCC_OscConfig+0x6e>
 800667c:	6862      	ldr	r2, [r4, #4]
 800667e:	2a00      	cmp	r2, #0
 8006680:	f47f aef9 	bne.w	8006476 <HAL_RCC_OscConfig+0x6e>
 8006684:	e7ee      	b.n	8006664 <HAL_RCC_OscConfig+0x25c>
    PWR->CR1 |= PWR_CR1_DBP;
 8006686:	4d05      	ldr	r5, [pc, #20]	@ (800669c <HAL_RCC_OscConfig+0x294>)
 8006688:	682b      	ldr	r3, [r5, #0]
 800668a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800668e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8006690:	f7fd f878 	bl	8003784 <HAL_GetTick>
 8006694:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006696:	e008      	b.n	80066aa <HAL_RCC_OscConfig+0x2a2>
 8006698:	58024400 	.word	0x58024400
 800669c:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80066a0:	f7fd f870 	bl	8003784 <HAL_GetTick>
 80066a4:	1b80      	subs	r0, r0, r6
 80066a6:	2864      	cmp	r0, #100	@ 0x64
 80066a8:	d83e      	bhi.n	8006728 <HAL_RCC_OscConfig+0x320>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066aa:	682b      	ldr	r3, [r5, #0]
 80066ac:	05da      	lsls	r2, r3, #23
 80066ae:	d5f7      	bpl.n	80066a0 <HAL_RCC_OscConfig+0x298>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066b0:	68a3      	ldr	r3, [r4, #8]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	f000 8170 	beq.w	8006998 <HAL_RCC_OscConfig+0x590>
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f000 813d 	beq.w	8006938 <HAL_RCC_OscConfig+0x530>
 80066be:	2b05      	cmp	r3, #5
 80066c0:	4ba5      	ldr	r3, [pc, #660]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
 80066c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80066c4:	f000 8177 	beq.w	80069b6 <HAL_RCC_OscConfig+0x5ae>
 80066c8:	f022 0201 	bic.w	r2, r2, #1
 80066cc:	671a      	str	r2, [r3, #112]	@ 0x70
 80066ce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80066d0:	f022 0204 	bic.w	r2, r2, #4
 80066d4:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80066d6:	f7fd f855 	bl	8003784 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066da:	4e9f      	ldr	r6, [pc, #636]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066dc:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80066e0:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066e2:	e004      	b.n	80066ee <HAL_RCC_OscConfig+0x2e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066e4:	f7fd f84e 	bl	8003784 <HAL_GetTick>
 80066e8:	1b40      	subs	r0, r0, r5
 80066ea:	42b8      	cmp	r0, r7
 80066ec:	d81c      	bhi.n	8006728 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066ee:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80066f0:	079b      	lsls	r3, r3, #30
 80066f2:	d5f7      	bpl.n	80066e4 <HAL_RCC_OscConfig+0x2dc>
 80066f4:	e71a      	b.n	800652c <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066f6:	4a98      	ldr	r2, [pc, #608]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
 80066f8:	6813      	ldr	r3, [r2, #0]
 80066fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066fe:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006700:	e6aa      	b.n	8006458 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006702:	f7fd f857 	bl	80037b4 <HAL_GetREVID>
 8006706:	f241 0303 	movw	r3, #4099	@ 0x1003
 800670a:	4298      	cmp	r0, r3
 800670c:	d866      	bhi.n	80067dc <HAL_RCC_OscConfig+0x3d4>
 800670e:	6a22      	ldr	r2, [r4, #32]
 8006710:	2a20      	cmp	r2, #32
 8006712:	f000 8147 	beq.w	80069a4 <HAL_RCC_OscConfig+0x59c>
 8006716:	4990      	ldr	r1, [pc, #576]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
 8006718:	684b      	ldr	r3, [r1, #4]
 800671a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800671e:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8006722:	604b      	str	r3, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006724:	6823      	ldr	r3, [r4, #0]
 8006726:	e6cc      	b.n	80064c2 <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8006728:	2003      	movs	r0, #3
}
 800672a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800672c:	4d8a      	ldr	r5, [pc, #552]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
 800672e:	682b      	ldr	r3, [r5, #0]
 8006730:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006734:	602b      	str	r3, [r5, #0]
 8006736:	682b      	ldr	r3, [r5, #0]
 8006738:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800673c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800673e:	f7fd f821 	bl	8003784 <HAL_GetTick>
 8006742:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006744:	e004      	b.n	8006750 <HAL_RCC_OscConfig+0x348>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006746:	f7fd f81d 	bl	8003784 <HAL_GetTick>
 800674a:	1b80      	subs	r0, r0, r6
 800674c:	2864      	cmp	r0, #100	@ 0x64
 800674e:	d8eb      	bhi.n	8006728 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006750:	682b      	ldr	r3, [r5, #0]
 8006752:	0398      	lsls	r0, r3, #14
 8006754:	d4f7      	bmi.n	8006746 <HAL_RCC_OscConfig+0x33e>
 8006756:	e68d      	b.n	8006474 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_HSI48_DISABLE();
 8006758:	682b      	ldr	r3, [r5, #0]
 800675a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800675e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8006760:	f7fd f810 	bl	8003784 <HAL_GetTick>
 8006764:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006766:	e004      	b.n	8006772 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006768:	f7fd f80c 	bl	8003784 <HAL_GetTick>
 800676c:	1b80      	subs	r0, r0, r6
 800676e:	2802      	cmp	r0, #2
 8006770:	d8da      	bhi.n	8006728 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006772:	682b      	ldr	r3, [r5, #0]
 8006774:	0498      	lsls	r0, r3, #18
 8006776:	d4f7      	bmi.n	8006768 <HAL_RCC_OscConfig+0x360>
 8006778:	e6d4      	b.n	8006524 <HAL_RCC_OscConfig+0x11c>
        __HAL_RCC_CSI_DISABLE();
 800677a:	682b      	ldr	r3, [r5, #0]
 800677c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006780:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006782:	f7fc ffff 	bl	8003784 <HAL_GetTick>
 8006786:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006788:	e004      	b.n	8006794 <HAL_RCC_OscConfig+0x38c>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800678a:	f7fc fffb 	bl	8003784 <HAL_GetTick>
 800678e:	1b80      	subs	r0, r0, r6
 8006790:	2802      	cmp	r0, #2
 8006792:	d8c9      	bhi.n	8006728 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006794:	682b      	ldr	r3, [r5, #0]
 8006796:	05df      	lsls	r7, r3, #23
 8006798:	d4f7      	bmi.n	800678a <HAL_RCC_OscConfig+0x382>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	e691      	b.n	80064c2 <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800679e:	4a6e      	ldr	r2, [pc, #440]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
 80067a0:	6921      	ldr	r1, [r4, #16]
 80067a2:	6853      	ldr	r3, [r2, #4]
 80067a4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80067a8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80067ac:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80067ae:	6823      	ldr	r3, [r4, #0]
 80067b0:	e685      	b.n	80064be <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_DISABLE();
 80067b2:	f023 0301 	bic.w	r3, r3, #1
 80067b6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80067b8:	f7fc ffe4 	bl	8003784 <HAL_GetTick>
 80067bc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80067be:	e004      	b.n	80067ca <HAL_RCC_OscConfig+0x3c2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067c0:	f7fc ffe0 	bl	8003784 <HAL_GetTick>
 80067c4:	1b80      	subs	r0, r0, r6
 80067c6:	2802      	cmp	r0, #2
 80067c8:	d8ae      	bhi.n	8006728 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80067ca:	682b      	ldr	r3, [r5, #0]
 80067cc:	0758      	lsls	r0, r3, #29
 80067ce:	d4f7      	bmi.n	80067c0 <HAL_RCC_OscConfig+0x3b8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	e674      	b.n	80064be <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80067d4:	0792      	lsls	r2, r2, #30
 80067d6:	f47f aefe 	bne.w	80065d6 <HAL_RCC_OscConfig+0x1ce>
 80067da:	e655      	b.n	8006488 <HAL_RCC_OscConfig+0x80>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80067dc:	4a5e      	ldr	r2, [pc, #376]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
 80067de:	6a21      	ldr	r1, [r4, #32]
 80067e0:	68d3      	ldr	r3, [r2, #12]
 80067e2:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80067e6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80067ea:	60d3      	str	r3, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067ec:	6823      	ldr	r3, [r4, #0]
 80067ee:	e668      	b.n	80064c2 <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 80067f0:	f7fc ffc8 	bl	8003784 <HAL_GetTick>
 80067f4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067f6:	e004      	b.n	8006802 <HAL_RCC_OscConfig+0x3fa>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067f8:	f7fc ffc4 	bl	8003784 <HAL_GetTick>
 80067fc:	1b80      	subs	r0, r0, r6
 80067fe:	2802      	cmp	r0, #2
 8006800:	d892      	bhi.n	8006728 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006802:	682b      	ldr	r3, [r5, #0]
 8006804:	0199      	lsls	r1, r3, #6
 8006806:	d4f7      	bmi.n	80067f8 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006808:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800680a:	4b54      	ldr	r3, [pc, #336]	@ (800695c <HAL_RCC_OscConfig+0x554>)
 800680c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800680e:	400b      	ands	r3, r1
 8006810:	4313      	orrs	r3, r2
 8006812:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006814:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8006818:	62ab      	str	r3, [r5, #40]	@ 0x28
 800681a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800681c:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8006820:	3901      	subs	r1, #1
 8006822:	3b01      	subs	r3, #1
 8006824:	3a01      	subs	r2, #1
 8006826:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800682a:	025b      	lsls	r3, r3, #9
 800682c:	0412      	lsls	r2, r2, #16
 800682e:	b29b      	uxth	r3, r3
 8006830:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006834:	4313      	orrs	r3, r2
 8006836:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006838:	3a01      	subs	r2, #1
 800683a:	430b      	orrs	r3, r1
 800683c:	0612      	lsls	r2, r2, #24
 800683e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006842:	4313      	orrs	r3, r2
 8006844:	632b      	str	r3, [r5, #48]	@ 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8006846:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006848:	f023 0301 	bic.w	r3, r3, #1
 800684c:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800684e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006850:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8006852:	f36f 03cf 	bfc	r3, #3, #13
 8006856:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800685a:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800685c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800685e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006860:	f023 030c 	bic.w	r3, r3, #12
 8006864:	4313      	orrs	r3, r2
 8006866:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006868:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800686a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800686c:	f023 0302 	bic.w	r3, r3, #2
 8006870:	4313      	orrs	r3, r2
 8006872:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006874:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006876:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800687a:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800687c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800687e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006882:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006884:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8006886:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800688a:	62eb      	str	r3, [r5, #44]	@ 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 800688c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800688e:	f043 0301 	orr.w	r3, r3, #1
 8006892:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8006894:	682b      	ldr	r3, [r5, #0]
 8006896:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800689a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800689c:	f7fc ff72 	bl	8003784 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068a0:	4d2d      	ldr	r5, [pc, #180]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
        tickstart = HAL_GetTick();
 80068a2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068a4:	e005      	b.n	80068b2 <HAL_RCC_OscConfig+0x4aa>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068a6:	f7fc ff6d 	bl	8003784 <HAL_GetTick>
 80068aa:	1b00      	subs	r0, r0, r4
 80068ac:	2802      	cmp	r0, #2
 80068ae:	f63f af3b 	bhi.w	8006728 <HAL_RCC_OscConfig+0x320>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068b2:	682b      	ldr	r3, [r5, #0]
 80068b4:	019a      	lsls	r2, r3, #6
 80068b6:	d5f6      	bpl.n	80068a6 <HAL_RCC_OscConfig+0x49e>
 80068b8:	e655      	b.n	8006566 <HAL_RCC_OscConfig+0x15e>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068ba:	2a01      	cmp	r2, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 80068bc:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80068be:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068c0:	f43f aed0 	beq.w	8006664 <HAL_RCC_OscConfig+0x25c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068c4:	f001 0203 	and.w	r2, r1, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068c8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80068ca:	4282      	cmp	r2, r0
 80068cc:	f47f aeca 	bne.w	8006664 <HAL_RCC_OscConfig+0x25c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80068d0:	f3c1 1105 	ubfx	r1, r1, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068d4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80068d6:	4291      	cmp	r1, r2
 80068d8:	f47f aec4 	bne.w	8006664 <HAL_RCC_OscConfig+0x25c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80068dc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80068de:	f3c3 0108 	ubfx	r1, r3, #0, #9
 80068e2:	3a01      	subs	r2, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80068e4:	4291      	cmp	r1, r2
 80068e6:	f47f aebd 	bne.w	8006664 <HAL_RCC_OscConfig+0x25c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80068ea:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80068ec:	f3c3 2146 	ubfx	r1, r3, #9, #7
 80068f0:	3a01      	subs	r2, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80068f2:	4291      	cmp	r1, r2
 80068f4:	f47f aeb6 	bne.w	8006664 <HAL_RCC_OscConfig+0x25c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80068f8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80068fa:	f3c3 4106 	ubfx	r1, r3, #16, #7
 80068fe:	3a01      	subs	r2, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006900:	4291      	cmp	r1, r2
 8006902:	f47f aeaf 	bne.w	8006664 <HAL_RCC_OscConfig+0x25c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006906:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006908:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800690c:	3a01      	subs	r2, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800690e:	1a98      	subs	r0, r3, r2
 8006910:	bf18      	it	ne
 8006912:	2001      	movne	r0, #1
}
 8006914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006916:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006922:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006924:	e598      	b.n	8006458 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006926:	4a0c      	ldr	r2, [pc, #48]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
 8006928:	6853      	ldr	r3, [r2, #4]
 800692a:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800692e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006932:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006934:	6823      	ldr	r3, [r4, #0]
 8006936:	e5c2      	b.n	80064be <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006938:	4d07      	ldr	r5, [pc, #28]	@ (8006958 <HAL_RCC_OscConfig+0x550>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800693a:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800693e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8006940:	f023 0301 	bic.w	r3, r3, #1
 8006944:	672b      	str	r3, [r5, #112]	@ 0x70
 8006946:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8006948:	f023 0304 	bic.w	r3, r3, #4
 800694c:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800694e:	f7fc ff19 	bl	8003784 <HAL_GetTick>
 8006952:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006954:	e00a      	b.n	800696c <HAL_RCC_OscConfig+0x564>
 8006956:	bf00      	nop
 8006958:	58024400 	.word	0x58024400
 800695c:	fffffc0c 	.word	0xfffffc0c
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006960:	f7fc ff10 	bl	8003784 <HAL_GetTick>
 8006964:	1b80      	subs	r0, r0, r6
 8006966:	42b8      	cmp	r0, r7
 8006968:	f63f aede 	bhi.w	8006728 <HAL_RCC_OscConfig+0x320>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800696c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800696e:	0798      	lsls	r0, r3, #30
 8006970:	d4f6      	bmi.n	8006960 <HAL_RCC_OscConfig+0x558>
 8006972:	e5db      	b.n	800652c <HAL_RCC_OscConfig+0x124>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006974:	68eb      	ldr	r3, [r5, #12]
 8006976:	6a22      	ldr	r2, [r4, #32]
 8006978:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800697c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006980:	60eb      	str	r3, [r5, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006982:	6823      	ldr	r3, [r4, #0]
 8006984:	e59d      	b.n	80064c2 <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006986:	686b      	ldr	r3, [r5, #4]
 8006988:	6922      	ldr	r2, [r4, #16]
 800698a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800698e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006992:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006994:	6823      	ldr	r3, [r4, #0]
 8006996:	e592      	b.n	80064be <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006998:	4a0c      	ldr	r2, [pc, #48]	@ (80069cc <HAL_RCC_OscConfig+0x5c4>)
 800699a:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800699c:	f043 0301 	orr.w	r3, r3, #1
 80069a0:	6713      	str	r3, [r2, #112]	@ 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80069a2:	e698      	b.n	80066d6 <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80069a4:	4a09      	ldr	r2, [pc, #36]	@ (80069cc <HAL_RCC_OscConfig+0x5c4>)
 80069a6:	6853      	ldr	r3, [r2, #4]
 80069a8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80069ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069b0:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069b2:	6823      	ldr	r3, [r4, #0]
 80069b4:	e585      	b.n	80064c2 <HAL_RCC_OscConfig+0xba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069b6:	f042 0204 	orr.w	r2, r2, #4
 80069ba:	671a      	str	r2, [r3, #112]	@ 0x70
 80069bc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80069be:	f042 0201 	orr.w	r2, r2, #1
 80069c2:	671a      	str	r2, [r3, #112]	@ 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80069c4:	e687      	b.n	80066d6 <HAL_RCC_OscConfig+0x2ce>
    return HAL_ERROR;
 80069c6:	2001      	movs	r0, #1
}
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop
 80069cc:	58024400 	.word	0x58024400

080069d0 <HAL_RCC_MCOConfig>:
{
 80069d0:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 80069d2:	4e25      	ldr	r6, [pc, #148]	@ (8006a68 <HAL_RCC_MCOConfig+0x98>)
{
 80069d4:	b088      	sub	sp, #32
 80069d6:	460d      	mov	r5, r1
 80069d8:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 80069da:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
  if(RCC_MCOx == RCC_MCO1)
 80069de:	b9f8      	cbnz	r0, 8006a20 <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 80069e0:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 80069e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80069e8:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 80069ea:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 80069ee:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80069f2:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 80069f4:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80069f8:	481c      	ldr	r0, [pc, #112]	@ (8006a6c <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 80069fe:	2302      	movs	r3, #2
 8006a00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a04:	2200      	movs	r2, #0
 8006a06:	2303      	movs	r3, #3
 8006a08:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006a0c:	f7fe fc34 	bl	8005278 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8006a10:	6933      	ldr	r3, [r6, #16]
 8006a12:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8006a16:	432b      	orrs	r3, r5
 8006a18:	4323      	orrs	r3, r4
 8006a1a:	6133      	str	r3, [r6, #16]
}
 8006a1c:	b008      	add	sp, #32
 8006a1e:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 8006a20:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006a24:	f44f 7200 	mov.w	r2, #512	@ 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006a28:	4811      	ldr	r0, [pc, #68]	@ (8006a70 <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 8006a2a:	f8c6 30e0 	str.w	r3, [r6, #224]	@ 0xe0
 8006a2e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	@ 0xe0
 8006a32:	f003 0304 	and.w	r3, r3, #4
 8006a36:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006a38:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 8006a3a:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006a3c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006a3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a42:	2200      	movs	r2, #0
 8006a44:	2303      	movs	r3, #3
 8006a46:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006a4e:	f7fe fc13 	bl	8005278 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8006a52:	6933      	ldr	r3, [r6, #16]
 8006a54:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8006a58:	ea43 0105 	orr.w	r1, r3, r5
 8006a5c:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 8006a60:	6131      	str	r1, [r6, #16]
}
 8006a62:	b008      	add	sp, #32
 8006a64:	bd70      	pop	{r4, r5, r6, pc}
 8006a66:	bf00      	nop
 8006a68:	58024400 	.word	0x58024400
 8006a6c:	58020000 	.word	0x58020000
 8006a70:	58020800 	.word	0x58020800

08006a74 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a74:	4a3f      	ldr	r2, [pc, #252]	@ (8006b74 <HAL_RCC_GetSysClockFreq+0x100>)
 8006a76:	6913      	ldr	r3, [r2, #16]
 8006a78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a7c:	2b10      	cmp	r3, #16
 8006a7e:	d04f      	beq.n	8006b20 <HAL_RCC_GetSysClockFreq+0xac>
 8006a80:	2b18      	cmp	r3, #24
 8006a82:	d00a      	beq.n	8006a9a <HAL_RCC_GetSysClockFreq+0x26>
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d14d      	bne.n	8006b24 <HAL_RCC_GetSysClockFreq+0xb0>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a88:	6813      	ldr	r3, [r2, #0]
 8006a8a:	0699      	lsls	r1, r3, #26
 8006a8c:	d54c      	bpl.n	8006b28 <HAL_RCC_GetSysClockFreq+0xb4>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006a8e:	6813      	ldr	r3, [r2, #0]
 8006a90:	4839      	ldr	r0, [pc, #228]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x104>)
 8006a92:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006a96:	40d8      	lsrs	r0, r3
 8006a98:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006a9a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 8006a9c:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006a9e:	6a94      	ldr	r4, [r2, #40]	@ 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006aa0:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
    if (pllm != 0U)
 8006aa2:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006aa6:	6b53      	ldr	r3, [r2, #52]	@ 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006aa8:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 8006aac:	d036      	beq.n	8006b1c <HAL_RCC_GetSysClockFreq+0xa8>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006aae:	f3c3 03cc 	ubfx	r3, r3, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006ab2:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ab6:	f001 0103 	and.w	r1, r1, #3
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006aba:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006abe:	fb05 f303 	mul.w	r3, r5, r3
      switch (pllsource)
 8006ac2:	2901      	cmp	r1, #1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006ac4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ac8:	ee06 3a90 	vmov	s13, r3
 8006acc:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
      switch (pllsource)
 8006ad0:	d002      	beq.n	8006ad8 <HAL_RCC_GetSysClockFreq+0x64>
 8006ad2:	2902      	cmp	r1, #2
 8006ad4:	d048      	beq.n	8006b68 <HAL_RCC_GetSysClockFreq+0xf4>
 8006ad6:	b349      	cbz	r1, 8006b2c <HAL_RCC_GetSysClockFreq+0xb8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006ad8:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8006b7c <HAL_RCC_GetSysClockFreq+0x108>
 8006adc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006ae0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ae6:	ee07 3a10 	vmov	s14, r3
 8006aea:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006aee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006af2:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006af6:	ee37 7a25 	vadd.f32	s14, s14, s11
 8006afa:	ee27 7a06 	vmul.f32	s14, s14, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006afe:	4b1d      	ldr	r3, [pc, #116]	@ (8006b74 <HAL_RCC_GetSysClockFreq+0x100>)
 8006b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b02:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006b06:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006b08:	ee07 3a90 	vmov	s15, r3
 8006b0c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006b10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b18:	ee17 0a90 	vmov	r0, s15
}
 8006b1c:	bc30      	pop	{r4, r5}
 8006b1e:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b20:	4817      	ldr	r0, [pc, #92]	@ (8006b80 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006b22:	4770      	bx	lr
    sysclockfreq = CSI_VALUE;
 8006b24:	4817      	ldr	r0, [pc, #92]	@ (8006b84 <HAL_RCC_GetSysClockFreq+0x110>)
 8006b26:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006b28:	4813      	ldr	r0, [pc, #76]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x104>)
}
 8006b2a:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b2c:	6813      	ldr	r3, [r2, #0]
 8006b2e:	069b      	lsls	r3, r3, #26
 8006b30:	d51d      	bpl.n	8006b6e <HAL_RCC_GetSysClockFreq+0xfa>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006b32:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006b34:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006b38:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006b3a:	490f      	ldr	r1, [pc, #60]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x104>)
 8006b3c:	f3c0 02c1 	ubfx	r2, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006b44:	40d1      	lsrs	r1, r2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006b46:	ee07 3a10 	vmov	s14, r3
 8006b4a:	ee06 1a10 	vmov	s12, r1
 8006b4e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006b52:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006b56:	ee77 6a26 	vadd.f32	s13, s14, s13
 8006b5a:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8006b5e:	ee76 7aa5 	vadd.f32	s15, s13, s11
 8006b62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b66:	e7ca      	b.n	8006afe <HAL_RCC_GetSysClockFreq+0x8a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006b68:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8006b88 <HAL_RCC_GetSysClockFreq+0x114>
 8006b6c:	e7b6      	b.n	8006adc <HAL_RCC_GetSysClockFreq+0x68>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006b6e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8006b8c <HAL_RCC_GetSysClockFreq+0x118>
 8006b72:	e7b3      	b.n	8006adc <HAL_RCC_GetSysClockFreq+0x68>
 8006b74:	58024400 	.word	0x58024400
 8006b78:	03d09000 	.word	0x03d09000
 8006b7c:	4a742400 	.word	0x4a742400
 8006b80:	017d7840 	.word	0x017d7840
 8006b84:	003d0900 	.word	0x003d0900
 8006b88:	4bbebc20 	.word	0x4bbebc20
 8006b8c:	4c742400 	.word	0x4c742400

08006b90 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8006b90:	2800      	cmp	r0, #0
 8006b92:	f000 810e 	beq.w	8006db2 <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b96:	4a8d      	ldr	r2, [pc, #564]	@ (8006dcc <HAL_RCC_ClockConfig+0x23c>)
 8006b98:	6813      	ldr	r3, [r2, #0]
 8006b9a:	f003 030f 	and.w	r3, r3, #15
 8006b9e:	428b      	cmp	r3, r1
{
 8006ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ba8:	d20c      	bcs.n	8006bc4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006baa:	6813      	ldr	r3, [r2, #0]
 8006bac:	f023 030f 	bic.w	r3, r3, #15
 8006bb0:	430b      	orrs	r3, r1
 8006bb2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bb4:	6813      	ldr	r3, [r2, #0]
 8006bb6:	f003 030f 	and.w	r3, r3, #15
 8006bba:	428b      	cmp	r3, r1
 8006bbc:	d002      	beq.n	8006bc4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8006bbe:	2001      	movs	r0, #1
}
 8006bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006bc4:	6823      	ldr	r3, [r4, #0]
 8006bc6:	0758      	lsls	r0, r3, #29
 8006bc8:	d50b      	bpl.n	8006be2 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006bca:	4981      	ldr	r1, [pc, #516]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006bcc:	6920      	ldr	r0, [r4, #16]
 8006bce:	698a      	ldr	r2, [r1, #24]
 8006bd0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8006bd4:	4290      	cmp	r0, r2
 8006bd6:	d904      	bls.n	8006be2 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006bd8:	698a      	ldr	r2, [r1, #24]
 8006bda:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006bde:	4302      	orrs	r2, r0
 8006be0:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006be2:	0719      	lsls	r1, r3, #28
 8006be4:	d50b      	bpl.n	8006bfe <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006be6:	497a      	ldr	r1, [pc, #488]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006be8:	6960      	ldr	r0, [r4, #20]
 8006bea:	69ca      	ldr	r2, [r1, #28]
 8006bec:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8006bf0:	4290      	cmp	r0, r2
 8006bf2:	d904      	bls.n	8006bfe <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006bf4:	69ca      	ldr	r2, [r1, #28]
 8006bf6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006bfa:	4302      	orrs	r2, r0
 8006bfc:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bfe:	06da      	lsls	r2, r3, #27
 8006c00:	d50b      	bpl.n	8006c1a <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006c02:	4973      	ldr	r1, [pc, #460]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006c04:	69a0      	ldr	r0, [r4, #24]
 8006c06:	69ca      	ldr	r2, [r1, #28]
 8006c08:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8006c0c:	4290      	cmp	r0, r2
 8006c0e:	d904      	bls.n	8006c1a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006c10:	69ca      	ldr	r2, [r1, #28]
 8006c12:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006c16:	4302      	orrs	r2, r0
 8006c18:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006c1a:	069f      	lsls	r7, r3, #26
 8006c1c:	d50b      	bpl.n	8006c36 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006c1e:	496c      	ldr	r1, [pc, #432]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006c20:	69e0      	ldr	r0, [r4, #28]
 8006c22:	6a0a      	ldr	r2, [r1, #32]
 8006c24:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8006c28:	4290      	cmp	r0, r2
 8006c2a:	d904      	bls.n	8006c36 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006c2c:	6a0a      	ldr	r2, [r1, #32]
 8006c2e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006c32:	4302      	orrs	r2, r0
 8006c34:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c36:	079e      	lsls	r6, r3, #30
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c38:	f003 0201 	and.w	r2, r3, #1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c3c:	f140 80ab 	bpl.w	8006d96 <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c40:	4e63      	ldr	r6, [pc, #396]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006c42:	68e0      	ldr	r0, [r4, #12]
 8006c44:	69b1      	ldr	r1, [r6, #24]
 8006c46:	f001 010f 	and.w	r1, r1, #15
 8006c4a:	4288      	cmp	r0, r1
 8006c4c:	d904      	bls.n	8006c58 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c4e:	69b1      	ldr	r1, [r6, #24]
 8006c50:	f021 010f 	bic.w	r1, r1, #15
 8006c54:	4301      	orrs	r1, r0
 8006c56:	61b1      	str	r1, [r6, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c58:	2a00      	cmp	r2, #0
 8006c5a:	d030      	beq.n	8006cbe <HAL_RCC_ClockConfig+0x12e>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006c5c:	4a5c      	ldr	r2, [pc, #368]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006c5e:	68a1      	ldr	r1, [r4, #8]
 8006c60:	6993      	ldr	r3, [r2, #24]
 8006c62:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006c66:	430b      	orrs	r3, r1
 8006c68:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c6a:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c6c:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c6e:	2902      	cmp	r1, #2
 8006c70:	f000 80a1 	beq.w	8006db6 <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c74:	2903      	cmp	r1, #3
 8006c76:	f000 8098 	beq.w	8006daa <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006c7a:	2901      	cmp	r1, #1
 8006c7c:	f000 80a1 	beq.w	8006dc2 <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c80:	075f      	lsls	r7, r3, #29
 8006c82:	d59c      	bpl.n	8006bbe <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c84:	4e52      	ldr	r6, [pc, #328]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c86:	f241 3888 	movw	r8, #5000	@ 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c8a:	6933      	ldr	r3, [r6, #16]
 8006c8c:	f023 0307 	bic.w	r3, r3, #7
 8006c90:	430b      	orrs	r3, r1
 8006c92:	6133      	str	r3, [r6, #16]
      tickstart = HAL_GetTick();
 8006c94:	f7fc fd76 	bl	8003784 <HAL_GetTick>
 8006c98:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c9a:	e005      	b.n	8006ca8 <HAL_RCC_ClockConfig+0x118>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c9c:	f7fc fd72 	bl	8003784 <HAL_GetTick>
 8006ca0:	1bc0      	subs	r0, r0, r7
 8006ca2:	4540      	cmp	r0, r8
 8006ca4:	f200 808b 	bhi.w	8006dbe <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ca8:	6933      	ldr	r3, [r6, #16]
 8006caa:	6862      	ldr	r2, [r4, #4]
 8006cac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cb0:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8006cb4:	d1f2      	bne.n	8006c9c <HAL_RCC_ClockConfig+0x10c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	079e      	lsls	r6, r3, #30
 8006cba:	d506      	bpl.n	8006cca <HAL_RCC_ClockConfig+0x13a>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006cbc:	68e0      	ldr	r0, [r4, #12]
 8006cbe:	4944      	ldr	r1, [pc, #272]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006cc0:	698a      	ldr	r2, [r1, #24]
 8006cc2:	f002 020f 	and.w	r2, r2, #15
 8006cc6:	4290      	cmp	r0, r2
 8006cc8:	d369      	bcc.n	8006d9e <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006cca:	4940      	ldr	r1, [pc, #256]	@ (8006dcc <HAL_RCC_ClockConfig+0x23c>)
 8006ccc:	680a      	ldr	r2, [r1, #0]
 8006cce:	f002 020f 	and.w	r2, r2, #15
 8006cd2:	42aa      	cmp	r2, r5
 8006cd4:	d90a      	bls.n	8006cec <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cd6:	680a      	ldr	r2, [r1, #0]
 8006cd8:	f022 020f 	bic.w	r2, r2, #15
 8006cdc:	432a      	orrs	r2, r5
 8006cde:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ce0:	680a      	ldr	r2, [r1, #0]
 8006ce2:	f002 020f 	and.w	r2, r2, #15
 8006ce6:	42aa      	cmp	r2, r5
 8006ce8:	f47f af69 	bne.w	8006bbe <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006cec:	0758      	lsls	r0, r3, #29
 8006cee:	d50b      	bpl.n	8006d08 <HAL_RCC_ClockConfig+0x178>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006cf0:	4937      	ldr	r1, [pc, #220]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006cf2:	6920      	ldr	r0, [r4, #16]
 8006cf4:	698a      	ldr	r2, [r1, #24]
 8006cf6:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8006cfa:	4290      	cmp	r0, r2
 8006cfc:	d204      	bcs.n	8006d08 <HAL_RCC_ClockConfig+0x178>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006cfe:	698a      	ldr	r2, [r1, #24]
 8006d00:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006d04:	4302      	orrs	r2, r0
 8006d06:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d08:	0719      	lsls	r1, r3, #28
 8006d0a:	d50b      	bpl.n	8006d24 <HAL_RCC_ClockConfig+0x194>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006d0c:	4930      	ldr	r1, [pc, #192]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006d0e:	6960      	ldr	r0, [r4, #20]
 8006d10:	69ca      	ldr	r2, [r1, #28]
 8006d12:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8006d16:	4290      	cmp	r0, r2
 8006d18:	d204      	bcs.n	8006d24 <HAL_RCC_ClockConfig+0x194>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006d1a:	69ca      	ldr	r2, [r1, #28]
 8006d1c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006d20:	4302      	orrs	r2, r0
 8006d22:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d24:	06da      	lsls	r2, r3, #27
 8006d26:	d50b      	bpl.n	8006d40 <HAL_RCC_ClockConfig+0x1b0>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006d28:	4929      	ldr	r1, [pc, #164]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006d2a:	69a0      	ldr	r0, [r4, #24]
 8006d2c:	69ca      	ldr	r2, [r1, #28]
 8006d2e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8006d32:	4290      	cmp	r0, r2
 8006d34:	d204      	bcs.n	8006d40 <HAL_RCC_ClockConfig+0x1b0>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006d36:	69ca      	ldr	r2, [r1, #28]
 8006d38:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006d3c:	4302      	orrs	r2, r0
 8006d3e:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006d40:	069b      	lsls	r3, r3, #26
 8006d42:	d50b      	bpl.n	8006d5c <HAL_RCC_ClockConfig+0x1cc>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006d44:	4a22      	ldr	r2, [pc, #136]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006d46:	69e1      	ldr	r1, [r4, #28]
 8006d48:	6a13      	ldr	r3, [r2, #32]
 8006d4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d4e:	4299      	cmp	r1, r3
 8006d50:	d204      	bcs.n	8006d5c <HAL_RCC_ClockConfig+0x1cc>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006d52:	6a13      	ldr	r3, [r2, #32]
 8006d54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d58:	430b      	orrs	r3, r1
 8006d5a:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d5c:	f7ff fe8a 	bl	8006a74 <HAL_RCC_GetSysClockFreq>
 8006d60:	4a1b      	ldr	r2, [pc, #108]	@ (8006dd0 <HAL_RCC_ClockConfig+0x240>)
 8006d62:	4603      	mov	r3, r0
 8006d64:	481b      	ldr	r0, [pc, #108]	@ (8006dd4 <HAL_RCC_ClockConfig+0x244>)
 8006d66:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d68:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d6a:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8006d6e:	4d1a      	ldr	r5, [pc, #104]	@ (8006dd8 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d70:	f002 020f 	and.w	r2, r2, #15
 8006d74:	4c19      	ldr	r4, [pc, #100]	@ (8006ddc <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d76:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d78:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d7a:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 8006d7e:	4818      	ldr	r0, [pc, #96]	@ (8006de0 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d80:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d84:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick (uwTickPrio);
 8006d86:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8006d88:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d8a:	40d3      	lsrs	r3, r2
 8006d8c:	6023      	str	r3, [r4, #0]
}
 8006d8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8006d92:	f7fc bc95 	b.w	80036c0 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d96:	2a00      	cmp	r2, #0
 8006d98:	f47f af60 	bne.w	8006c5c <HAL_RCC_ClockConfig+0xcc>
 8006d9c:	e795      	b.n	8006cca <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d9e:	698a      	ldr	r2, [r1, #24]
 8006da0:	f022 020f 	bic.w	r2, r2, #15
 8006da4:	4302      	orrs	r2, r0
 8006da6:	618a      	str	r2, [r1, #24]
 8006da8:	e78f      	b.n	8006cca <HAL_RCC_ClockConfig+0x13a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006daa:	019a      	lsls	r2, r3, #6
 8006dac:	f53f af6a 	bmi.w	8006c84 <HAL_RCC_ClockConfig+0xf4>
 8006db0:	e705      	b.n	8006bbe <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8006db2:	2001      	movs	r0, #1
}
 8006db4:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006db6:	0398      	lsls	r0, r3, #14
 8006db8:	f53f af64 	bmi.w	8006c84 <HAL_RCC_ClockConfig+0xf4>
 8006dbc:	e6ff      	b.n	8006bbe <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 8006dbe:	2003      	movs	r0, #3
 8006dc0:	e6fe      	b.n	8006bc0 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006dc2:	05db      	lsls	r3, r3, #23
 8006dc4:	f53f af5e 	bmi.w	8006c84 <HAL_RCC_ClockConfig+0xf4>
 8006dc8:	e6f9      	b.n	8006bbe <HAL_RCC_ClockConfig+0x2e>
 8006dca:	bf00      	nop
 8006dcc:	52002000 	.word	0x52002000
 8006dd0:	58024400 	.word	0x58024400
 8006dd4:	0801ea70 	.word	0x0801ea70
 8006dd8:	24000080 	.word	0x24000080
 8006ddc:	2400007c 	.word	0x2400007c
 8006de0:	24000078 	.word	0x24000078

08006de4 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006de4:	4a18      	ldr	r2, [pc, #96]	@ (8006e48 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006de6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006de8:	6913      	ldr	r3, [r2, #16]
 8006dea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006dee:	2b10      	cmp	r3, #16
 8006df0:	d024      	beq.n	8006e3c <HAL_RCC_GetHCLKFreq+0x58>
 8006df2:	2b18      	cmp	r3, #24
 8006df4:	d009      	beq.n	8006e0a <HAL_RCC_GetHCLKFreq+0x26>
 8006df6:	bb1b      	cbnz	r3, 8006e40 <HAL_RCC_GetHCLKFreq+0x5c>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006df8:	6813      	ldr	r3, [r2, #0]
 8006dfa:	069b      	lsls	r3, r3, #26
 8006dfc:	d522      	bpl.n	8006e44 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006dfe:	6812      	ldr	r2, [r2, #0]
 8006e00:	4b12      	ldr	r3, [pc, #72]	@ (8006e4c <HAL_RCC_GetHCLKFreq+0x68>)
 8006e02:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006e06:	40d3      	lsrs	r3, r2
 8006e08:	e002      	b.n	8006e10 <HAL_RCC_GetHCLKFreq+0x2c>
 8006e0a:	f7ff fa8b 	bl	8006324 <HAL_RCC_GetSysClockFreq.part.0>
 8006e0e:	4603      	mov	r3, r0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e10:	490d      	ldr	r1, [pc, #52]	@ (8006e48 <HAL_RCC_GetHCLKFreq+0x64>)
 8006e12:	480f      	ldr	r0, [pc, #60]	@ (8006e50 <HAL_RCC_GetHCLKFreq+0x6c>)
 8006e14:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e16:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e18:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e1c:	4c0d      	ldr	r4, [pc, #52]	@ (8006e54 <HAL_RCC_GetHCLKFreq+0x70>)
 8006e1e:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006e22:	4d0d      	ldr	r5, [pc, #52]	@ (8006e58 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e24:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e26:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e28:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e2c:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e30:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e32:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8006e36:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e38:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8006e3a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e3c:	4b07      	ldr	r3, [pc, #28]	@ (8006e5c <HAL_RCC_GetHCLKFreq+0x78>)
 8006e3e:	e7e7      	b.n	8006e10 <HAL_RCC_GetHCLKFreq+0x2c>
    sysclockfreq = CSI_VALUE;
 8006e40:	4b07      	ldr	r3, [pc, #28]	@ (8006e60 <HAL_RCC_GetHCLKFreq+0x7c>)
 8006e42:	e7e5      	b.n	8006e10 <HAL_RCC_GetHCLKFreq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006e44:	4b01      	ldr	r3, [pc, #4]	@ (8006e4c <HAL_RCC_GetHCLKFreq+0x68>)
 8006e46:	e7e3      	b.n	8006e10 <HAL_RCC_GetHCLKFreq+0x2c>
 8006e48:	58024400 	.word	0x58024400
 8006e4c:	03d09000 	.word	0x03d09000
 8006e50:	0801ea70 	.word	0x0801ea70
 8006e54:	2400007c 	.word	0x2400007c
 8006e58:	24000080 	.word	0x24000080
 8006e5c:	017d7840 	.word	0x017d7840
 8006e60:	003d0900 	.word	0x003d0900

08006e64 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e64:	4a1c      	ldr	r2, [pc, #112]	@ (8006ed8 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e66:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e68:	6913      	ldr	r3, [r2, #16]
 8006e6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e6e:	2b10      	cmp	r3, #16
 8006e70:	d02b      	beq.n	8006eca <HAL_RCC_GetPCLK1Freq+0x66>
 8006e72:	2b18      	cmp	r3, #24
 8006e74:	d009      	beq.n	8006e8a <HAL_RCC_GetPCLK1Freq+0x26>
 8006e76:	bb53      	cbnz	r3, 8006ece <HAL_RCC_GetPCLK1Freq+0x6a>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e78:	6813      	ldr	r3, [r2, #0]
 8006e7a:	069b      	lsls	r3, r3, #26
 8006e7c:	d529      	bpl.n	8006ed2 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006e7e:	6812      	ldr	r2, [r2, #0]
 8006e80:	4b16      	ldr	r3, [pc, #88]	@ (8006edc <HAL_RCC_GetPCLK1Freq+0x78>)
 8006e82:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006e86:	40d3      	lsrs	r3, r2
 8006e88:	e002      	b.n	8006e90 <HAL_RCC_GetPCLK1Freq+0x2c>
 8006e8a:	f7ff fa4b 	bl	8006324 <HAL_RCC_GetSysClockFreq.part.0>
 8006e8e:	4603      	mov	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e90:	4a11      	ldr	r2, [pc, #68]	@ (8006ed8 <HAL_RCC_GetPCLK1Freq+0x74>)
 8006e92:	4913      	ldr	r1, [pc, #76]	@ (8006ee0 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8006e94:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8006e96:	4d13      	ldr	r5, [pc, #76]	@ (8006ee4 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e98:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e9c:	4c12      	ldr	r4, [pc, #72]	@ (8006ee8 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e9e:	5c08      	ldrb	r0, [r1, r0]
 8006ea0:	f000 001f 	and.w	r0, r0, #31
 8006ea4:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006ea6:	6990      	ldr	r0, [r2, #24]
 8006ea8:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8006eac:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006eae:	5c08      	ldrb	r0, [r1, r0]
 8006eb0:	f000 001f 	and.w	r0, r0, #31
 8006eb4:	40c3      	lsrs	r3, r0
 8006eb6:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006eb8:	69d2      	ldr	r2, [r2, #28]
 8006eba:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8006ebe:	5c88      	ldrb	r0, [r1, r2]
 8006ec0:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006ec4:	fa23 f000 	lsr.w	r0, r3, r0
 8006ec8:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006eca:	4b08      	ldr	r3, [pc, #32]	@ (8006eec <HAL_RCC_GetPCLK1Freq+0x88>)
 8006ecc:	e7e0      	b.n	8006e90 <HAL_RCC_GetPCLK1Freq+0x2c>
    sysclockfreq = CSI_VALUE;
 8006ece:	4b08      	ldr	r3, [pc, #32]	@ (8006ef0 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8006ed0:	e7de      	b.n	8006e90 <HAL_RCC_GetPCLK1Freq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006ed2:	4b02      	ldr	r3, [pc, #8]	@ (8006edc <HAL_RCC_GetPCLK1Freq+0x78>)
 8006ed4:	e7dc      	b.n	8006e90 <HAL_RCC_GetPCLK1Freq+0x2c>
 8006ed6:	bf00      	nop
 8006ed8:	58024400 	.word	0x58024400
 8006edc:	03d09000 	.word	0x03d09000
 8006ee0:	0801ea70 	.word	0x0801ea70
 8006ee4:	24000080 	.word	0x24000080
 8006ee8:	2400007c 	.word	0x2400007c
 8006eec:	017d7840 	.word	0x017d7840
 8006ef0:	003d0900 	.word	0x003d0900

08006ef4 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8006f68 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ef6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ef8:	6913      	ldr	r3, [r2, #16]
 8006efa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006efe:	2b10      	cmp	r3, #16
 8006f00:	d02b      	beq.n	8006f5a <HAL_RCC_GetPCLK2Freq+0x66>
 8006f02:	2b18      	cmp	r3, #24
 8006f04:	d009      	beq.n	8006f1a <HAL_RCC_GetPCLK2Freq+0x26>
 8006f06:	bb53      	cbnz	r3, 8006f5e <HAL_RCC_GetPCLK2Freq+0x6a>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f08:	6813      	ldr	r3, [r2, #0]
 8006f0a:	069b      	lsls	r3, r3, #26
 8006f0c:	d529      	bpl.n	8006f62 <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006f0e:	6812      	ldr	r2, [r2, #0]
 8006f10:	4b16      	ldr	r3, [pc, #88]	@ (8006f6c <HAL_RCC_GetPCLK2Freq+0x78>)
 8006f12:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006f16:	40d3      	lsrs	r3, r2
 8006f18:	e002      	b.n	8006f20 <HAL_RCC_GetPCLK2Freq+0x2c>
 8006f1a:	f7ff fa03 	bl	8006324 <HAL_RCC_GetSysClockFreq.part.0>
 8006f1e:	4603      	mov	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006f20:	4a11      	ldr	r2, [pc, #68]	@ (8006f68 <HAL_RCC_GetPCLK2Freq+0x74>)
 8006f22:	4913      	ldr	r1, [pc, #76]	@ (8006f70 <HAL_RCC_GetPCLK2Freq+0x7c>)
 8006f24:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8006f26:	4d13      	ldr	r5, [pc, #76]	@ (8006f74 <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006f28:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f2c:	4c12      	ldr	r4, [pc, #72]	@ (8006f78 <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006f2e:	5c08      	ldrb	r0, [r1, r0]
 8006f30:	f000 001f 	and.w	r0, r0, #31
 8006f34:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f36:	6990      	ldr	r0, [r2, #24]
 8006f38:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8006f3c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f3e:	5c08      	ldrb	r0, [r1, r0]
 8006f40:	f000 001f 	and.w	r0, r0, #31
 8006f44:	40c3      	lsrs	r3, r0
 8006f46:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006f48:	69d2      	ldr	r2, [r2, #28]
 8006f4a:	f3c2 2202 	ubfx	r2, r2, #8, #3
 8006f4e:	5c88      	ldrb	r0, [r1, r2]
 8006f50:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006f54:	fa23 f000 	lsr.w	r0, r3, r0
 8006f58:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f5a:	4b08      	ldr	r3, [pc, #32]	@ (8006f7c <HAL_RCC_GetPCLK2Freq+0x88>)
 8006f5c:	e7e0      	b.n	8006f20 <HAL_RCC_GetPCLK2Freq+0x2c>
    sysclockfreq = CSI_VALUE;
 8006f5e:	4b08      	ldr	r3, [pc, #32]	@ (8006f80 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8006f60:	e7de      	b.n	8006f20 <HAL_RCC_GetPCLK2Freq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006f62:	4b02      	ldr	r3, [pc, #8]	@ (8006f6c <HAL_RCC_GetPCLK2Freq+0x78>)
 8006f64:	e7dc      	b.n	8006f20 <HAL_RCC_GetPCLK2Freq+0x2c>
 8006f66:	bf00      	nop
 8006f68:	58024400 	.word	0x58024400
 8006f6c:	03d09000 	.word	0x03d09000
 8006f70:	0801ea70 	.word	0x0801ea70
 8006f74:	24000080 	.word	0x24000080
 8006f78:	2400007c 	.word	0x2400007c
 8006f7c:	017d7840 	.word	0x017d7840
 8006f80:	003d0900 	.word	0x003d0900

08006f84 <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8006f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006f86:	4c36      	ldr	r4, [pc, #216]	@ (8007060 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8006f88:	4606      	mov	r6, r0
 8006f8a:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 8006f8c:	6823      	ldr	r3, [r4, #0]
 8006f8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f92:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f94:	f7fc fbf6 	bl	8003784 <HAL_GetTick>
 8006f98:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006f9a:	e004      	b.n	8006fa6 <RCCEx_PLL2_Config.part.0+0x22>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006f9c:	f7fc fbf2 	bl	8003784 <HAL_GetTick>
 8006fa0:	1b40      	subs	r0, r0, r5
 8006fa2:	2802      	cmp	r0, #2
 8006fa4:	d856      	bhi.n	8007054 <RCCEx_PLL2_Config.part.0+0xd0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006fa6:	6823      	ldr	r3, [r4, #0]
 8006fa8:	011a      	lsls	r2, r3, #4
 8006faa:	d4f7      	bmi.n	8006f9c <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006fac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006fae:	6832      	ldr	r2, [r6, #0]
 8006fb0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006fb4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8006fb8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fba:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	3a01      	subs	r2, #1
 8006fc2:	025b      	lsls	r3, r3, #9
 8006fc4:	0412      	lsls	r2, r2, #16
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	6872      	ldr	r2, [r6, #4]
 8006fd0:	3a01      	subs	r2, #1
 8006fd2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	6932      	ldr	r2, [r6, #16]
 8006fda:	3a01      	subs	r2, #1
 8006fdc:	0612      	lsls	r2, r2, #24
 8006fde:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006fe6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006fe8:	6972      	ldr	r2, [r6, #20]
 8006fea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006ff2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006ff4:	69b2      	ldr	r2, [r6, #24]
 8006ff6:	f023 0320 	bic.w	r3, r3, #32
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006ffe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007000:	f023 0310 	bic.w	r3, r3, #16
 8007004:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007006:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007008:	69f2      	ldr	r2, [r6, #28]
 800700a:	f36f 03cf 	bfc	r3, #3, #13
 800700e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8007012:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007014:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007016:	f043 0310 	orr.w	r3, r3, #16
 800701a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800701c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800701e:	b1df      	cbz	r7, 8007058 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007020:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007022:	bf0c      	ite	eq
 8007024:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007028:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 800702c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800702e:	4c0c      	ldr	r4, [pc, #48]	@ (8007060 <RCCEx_PLL2_Config.part.0+0xdc>)
 8007030:	6823      	ldr	r3, [r4, #0]
 8007032:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007036:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007038:	f7fc fba4 	bl	8003784 <HAL_GetTick>
 800703c:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800703e:	e004      	b.n	800704a <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007040:	f7fc fba0 	bl	8003784 <HAL_GetTick>
 8007044:	1b40      	subs	r0, r0, r5
 8007046:	2802      	cmp	r0, #2
 8007048:	d804      	bhi.n	8007054 <RCCEx_PLL2_Config.part.0+0xd0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	011b      	lsls	r3, r3, #4
 800704e:	d5f7      	bpl.n	8007040 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8007050:	2000      	movs	r0, #0
}
 8007052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8007054:	2003      	movs	r0, #3
}
 8007056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007058:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800705c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800705e:	e7e6      	b.n	800702e <RCCEx_PLL2_Config.part.0+0xaa>
 8007060:	58024400 	.word	0x58024400

08007064 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8007064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007066:	4c36      	ldr	r4, [pc, #216]	@ (8007140 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8007068:	4606      	mov	r6, r0
 800706a:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 800706c:	6823      	ldr	r3, [r4, #0]
 800706e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007072:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007074:	f7fc fb86 	bl	8003784 <HAL_GetTick>
 8007078:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800707a:	e004      	b.n	8007086 <RCCEx_PLL3_Config.part.0+0x22>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800707c:	f7fc fb82 	bl	8003784 <HAL_GetTick>
 8007080:	1b40      	subs	r0, r0, r5
 8007082:	2802      	cmp	r0, #2
 8007084:	d856      	bhi.n	8007134 <RCCEx_PLL3_Config.part.0+0xd0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	009a      	lsls	r2, r3, #2
 800708a:	d4f7      	bmi.n	800707c <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800708c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800708e:	6832      	ldr	r2, [r6, #0]
 8007090:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8007094:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8007098:	62a3      	str	r3, [r4, #40]	@ 0x28
 800709a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800709e:	3b01      	subs	r3, #1
 80070a0:	3a01      	subs	r2, #1
 80070a2:	025b      	lsls	r3, r3, #9
 80070a4:	0412      	lsls	r2, r2, #16
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80070ac:	4313      	orrs	r3, r2
 80070ae:	6872      	ldr	r2, [r6, #4]
 80070b0:	3a01      	subs	r2, #1
 80070b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070b6:	4313      	orrs	r3, r2
 80070b8:	6932      	ldr	r2, [r6, #16]
 80070ba:	3a01      	subs	r2, #1
 80070bc:	0612      	lsls	r2, r2, #24
 80070be:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80070c2:	4313      	orrs	r3, r2
 80070c4:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80070c6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80070c8:	6972      	ldr	r2, [r6, #20]
 80070ca:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80070ce:	4313      	orrs	r3, r2
 80070d0:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80070d2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80070d4:	69b2      	ldr	r2, [r6, #24]
 80070d6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80070da:	4313      	orrs	r3, r2
 80070dc:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80070de:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80070e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070e4:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80070e6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80070e8:	69f2      	ldr	r2, [r6, #28]
 80070ea:	f36f 03cf 	bfc	r3, #3, #13
 80070ee:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80070f2:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80070f4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80070f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070fa:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80070fc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80070fe:	b1df      	cbz	r7, 8007138 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007100:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007102:	bf0c      	ite	eq
 8007104:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007108:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 800710c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800710e:	4c0c      	ldr	r4, [pc, #48]	@ (8007140 <RCCEx_PLL3_Config.part.0+0xdc>)
 8007110:	6823      	ldr	r3, [r4, #0]
 8007112:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007116:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007118:	f7fc fb34 	bl	8003784 <HAL_GetTick>
 800711c:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800711e:	e004      	b.n	800712a <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007120:	f7fc fb30 	bl	8003784 <HAL_GetTick>
 8007124:	1b40      	subs	r0, r0, r5
 8007126:	2802      	cmp	r0, #2
 8007128:	d804      	bhi.n	8007134 <RCCEx_PLL3_Config.part.0+0xd0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800712a:	6823      	ldr	r3, [r4, #0]
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	d5f7      	bpl.n	8007120 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 8007130:	2000      	movs	r0, #0
}
 8007132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8007134:	2003      	movs	r0, #3
}
 8007136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007138:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800713c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800713e:	e7e6      	b.n	800710e <RCCEx_PLL3_Config.part.0+0xaa>
 8007140:	58024400 	.word	0x58024400

08007144 <HAL_RCCEx_PeriphCLKConfig>:
{
 8007144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007148:	6803      	ldr	r3, [r0, #0]
{
 800714a:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800714c:	f013 6600 	ands.w	r6, r3, #134217728	@ 0x8000000
 8007150:	d023      	beq.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8007152:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 8007154:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 8007158:	f000 8511 	beq.w	8007b7e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
 800715c:	f200 85e4 	bhi.w	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xbe4>
 8007160:	2a00      	cmp	r2, #0
 8007162:	f000 84cd 	beq.w	8007b00 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
 8007166:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 800716a:	f040 85e1 	bne.w	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xbec>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800716e:	4aa2      	ldr	r2, [pc, #648]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007170:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007172:	f002 0203 	and.w	r2, r2, #3
 8007176:	2a03      	cmp	r2, #3
 8007178:	f000 85da 	beq.w	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 800717c:	2102      	movs	r1, #2
 800717e:	3004      	adds	r0, #4
 8007180:	f7ff ff00 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
 8007184:	4606      	mov	r6, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007186:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007188:	b93e      	cbnz	r6, 800719a <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800718a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800718c:	489a      	ldr	r0, [pc, #616]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800718e:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007190:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8007192:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8007196:	430a      	orrs	r2, r1
 8007198:	6502      	str	r2, [r0, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800719a:	05dd      	lsls	r5, r3, #23
 800719c:	d50a      	bpl.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 800719e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80071a0:	2a04      	cmp	r2, #4
 80071a2:	d806      	bhi.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80071a4:	e8df f012 	tbh	[pc, r2, lsl #1]
 80071a8:	04f90375 	.word	0x04f90375
 80071ac:	037a050c 	.word	0x037a050c
 80071b0:	037a      	.short	0x037a
      status = ret;
 80071b2:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 80071b4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80071b6:	0598      	lsls	r0, r3, #22
 80071b8:	d522      	bpl.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    switch(PeriphClkInit->Sai23ClockSelection)
 80071ba:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80071bc:	2a80      	cmp	r2, #128	@ 0x80
 80071be:	f000 84b8 	beq.w	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 80071c2:	f200 85c4 	bhi.w	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 80071c6:	2a00      	cmp	r2, #0
 80071c8:	f000 84c7 	beq.w	8007b5a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 80071cc:	2a40      	cmp	r2, #64	@ 0x40
 80071ce:	f040 85c5 	bne.w	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xc18>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80071d2:	4a89      	ldr	r2, [pc, #548]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80071d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80071d6:	f002 0203 	and.w	r2, r2, #3
 80071da:	2a03      	cmp	r2, #3
 80071dc:	f000 85be 	beq.w	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80071e0:	2100      	movs	r1, #0
 80071e2:	1d20      	adds	r0, r4, #4
 80071e4:	f7ff fece 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80071ec:	2d00      	cmp	r5, #0
 80071ee:	f040 84b1 	bne.w	8007b54 <HAL_RCCEx_PeriphCLKConfig+0xa10>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80071f2:	4981      	ldr	r1, [pc, #516]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80071f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071f6:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 80071f8:	f422 72e0 	bic.w	r2, r2, #448	@ 0x1c0
 80071fc:	4302      	orrs	r2, r0
 80071fe:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007200:	0559      	lsls	r1, r3, #21
 8007202:	d526      	bpl.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    switch(PeriphClkInit->Sai4AClockSelection)
 8007204:	f8d4 20a4 	ldr.w	r2, [r4, #164]	@ 0xa4
 8007208:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 800720c:	f000 8464 	beq.w	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x994>
 8007210:	f200 8591 	bhi.w	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xbf2>
 8007214:	2a00      	cmp	r2, #0
 8007216:	f000 847a 	beq.w	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x9ca>
 800721a:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 800721e:	f040 8592 	bne.w	8007d46 <HAL_RCCEx_PeriphCLKConfig+0xc02>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007222:	4a75      	ldr	r2, [pc, #468]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007224:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007226:	f002 0203 	and.w	r2, r2, #3
 800722a:	2a03      	cmp	r2, #3
 800722c:	f000 858b 	beq.w	8007d46 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8007230:	2100      	movs	r1, #0
 8007232:	1d20      	adds	r0, r4, #4
 8007234:	f7ff fea6 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007238:	6823      	ldr	r3, [r4, #0]
 800723a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800723c:	2d00      	cmp	r5, #0
 800723e:	f040 845c 	bne.w	8007afa <HAL_RCCEx_PeriphCLKConfig+0x9b6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007242:	496d      	ldr	r1, [pc, #436]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007244:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8007248:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 800724a:	f422 0260 	bic.w	r2, r2, #14680064	@ 0xe00000
 800724e:	4302      	orrs	r2, r0
 8007250:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007252:	051a      	lsls	r2, r3, #20
 8007254:	d526      	bpl.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4BClockSelection)
 8007256:	f8d4 20a8 	ldr.w	r2, [r4, #168]	@ 0xa8
 800725a:	f1b2 7f00 	cmp.w	r2, #33554432	@ 0x2000000
 800725e:	f000 84be 	beq.w	8007bde <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 8007262:	f200 8581 	bhi.w	8007d68 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8007266:	2a00      	cmp	r2, #0
 8007268:	f000 847e 	beq.w	8007b68 <HAL_RCCEx_PeriphCLKConfig+0xa24>
 800726c:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8007270:	f040 8582 	bne.w	8007d78 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007274:	4a60      	ldr	r2, [pc, #384]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007276:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007278:	f002 0203 	and.w	r2, r2, #3
 800727c:	2a03      	cmp	r2, #3
 800727e:	f000 857b 	beq.w	8007d78 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007282:	2100      	movs	r1, #0
 8007284:	1d20      	adds	r0, r4, #4
 8007286:	f7ff fe7d 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800728a:	6823      	ldr	r3, [r4, #0]
 800728c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800728e:	2d00      	cmp	r5, #0
 8007290:	f040 8472 	bne.w	8007b78 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007294:	4958      	ldr	r1, [pc, #352]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007296:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 800729a:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 800729c:	f022 62e0 	bic.w	r2, r2, #117440512	@ 0x7000000
 80072a0:	4302      	orrs	r2, r0
 80072a2:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80072a4:	019f      	lsls	r7, r3, #6
 80072a6:	d518      	bpl.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x196>
    switch(PeriphClkInit->QspiClockSelection)
 80072a8:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80072aa:	2a20      	cmp	r2, #32
 80072ac:	f000 83f1 	beq.w	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 80072b0:	f200 8566 	bhi.w	8007d80 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80072b4:	b13a      	cbz	r2, 80072c6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80072b6:	2a10      	cmp	r2, #16
 80072b8:	f040 8565 	bne.w	8007d86 <HAL_RCCEx_PeriphCLKConfig+0xc42>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072bc:	494e      	ldr	r1, [pc, #312]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80072be:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80072c0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80072c4:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 80072c6:	2d00      	cmp	r5, #0
 80072c8:	f040 8342 	bne.w	8007950 <HAL_RCCEx_PeriphCLKConfig+0x80c>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80072cc:	494a      	ldr	r1, [pc, #296]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80072ce:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80072d0:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 80072d2:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 80072d6:	4302      	orrs	r2, r0
 80072d8:	64ca      	str	r2, [r1, #76]	@ 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80072da:	04d8      	lsls	r0, r3, #19
 80072dc:	d524      	bpl.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi123ClockSelection)
 80072de:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80072e0:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80072e4:	f000 848b 	beq.w	8007bfe <HAL_RCCEx_PeriphCLKConfig+0xaba>
 80072e8:	f200 8512 	bhi.w	8007d10 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 80072ec:	2a00      	cmp	r2, #0
 80072ee:	f000 8415 	beq.w	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x9d8>
 80072f2:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 80072f6:	f040 8513 	bne.w	8007d20 <HAL_RCCEx_PeriphCLKConfig+0xbdc>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80072fa:	4a3f      	ldr	r2, [pc, #252]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80072fc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80072fe:	f002 0203 	and.w	r2, r2, #3
 8007302:	2a03      	cmp	r2, #3
 8007304:	f000 850c 	beq.w	8007d20 <HAL_RCCEx_PeriphCLKConfig+0xbdc>
 8007308:	2100      	movs	r1, #0
 800730a:	1d20      	adds	r0, r4, #4
 800730c:	f7ff fe3a 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007310:	6823      	ldr	r3, [r4, #0]
 8007312:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007314:	2d00      	cmp	r5, #0
 8007316:	f040 8409 	bne.w	8007b2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800731a:	4937      	ldr	r1, [pc, #220]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800731c:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 800731e:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8007320:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007324:	4302      	orrs	r2, r0
 8007326:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007328:	0499      	lsls	r1, r3, #18
 800732a:	d522      	bpl.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x22e>
    switch(PeriphClkInit->Spi45ClockSelection)
 800732c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800732e:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 8007332:	f000 8332 	beq.w	800799a <HAL_RCCEx_PeriphCLKConfig+0x856>
 8007336:	f200 84dd 	bhi.w	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800733a:	b182      	cbz	r2, 800735e <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800733c:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8007340:	f040 84e2 	bne.w	8007d08 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007344:	4a2c      	ldr	r2, [pc, #176]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007346:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007348:	f002 0203 	and.w	r2, r2, #3
 800734c:	2a03      	cmp	r2, #3
 800734e:	f000 84db 	beq.w	8007d08 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
 8007352:	2101      	movs	r1, #1
 8007354:	1d20      	adds	r0, r4, #4
 8007356:	f7ff fe15 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800735a:	6823      	ldr	r3, [r4, #0]
 800735c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800735e:	2d00      	cmp	r5, #0
 8007360:	f040 8311 	bne.w	8007986 <HAL_RCCEx_PeriphCLKConfig+0x842>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007364:	4924      	ldr	r1, [pc, #144]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007366:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8007368:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 800736a:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800736e:	4302      	orrs	r2, r0
 8007370:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007372:	045a      	lsls	r2, r3, #17
 8007374:	d524      	bpl.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi6ClockSelection)
 8007376:	f8d4 20ac 	ldr.w	r2, [r4, #172]	@ 0xac
 800737a:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 800737e:	f000 8399 	beq.w	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x970>
 8007382:	f200 848f 	bhi.w	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0xb60>
 8007386:	b182      	cbz	r2, 80073aa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8007388:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 800738c:	f040 8494 	bne.w	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007390:	4a19      	ldr	r2, [pc, #100]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007392:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007394:	f002 0203 	and.w	r2, r2, #3
 8007398:	2a03      	cmp	r2, #3
 800739a:	f000 848d 	beq.w	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800739e:	2101      	movs	r1, #1
 80073a0:	1d20      	adds	r0, r4, #4
 80073a2:	f7ff fdef 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80073a6:	6823      	ldr	r3, [r4, #0]
 80073a8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80073aa:	2d00      	cmp	r5, #0
 80073ac:	f040 82e7 	bne.w	800797e <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80073b0:	4911      	ldr	r1, [pc, #68]	@ (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80073b2:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 80073b6:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80073b8:	f022 42e0 	bic.w	r2, r2, #1879048192	@ 0x70000000
 80073bc:	4302      	orrs	r2, r0
 80073be:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80073c0:	041f      	lsls	r7, r3, #16
 80073c2:	d50d      	bpl.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    switch(PeriphClkInit->FdcanClockSelection)
 80073c4:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80073c6:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 80073ca:	f000 81e5 	beq.w	8007798 <HAL_RCCEx_PeriphCLKConfig+0x654>
 80073ce:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 80073d2:	f000 84e1 	beq.w	8007d98 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 80073d6:	2a00      	cmp	r2, #0
 80073d8:	f000 81e3 	beq.w	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      status = ret;
 80073dc:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 80073de:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80073e0:	01d8      	lsls	r0, r3, #7
 80073e2:	d514      	bpl.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    switch(PeriphClkInit->FmcClockSelection)
 80073e4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80073e6:	2a03      	cmp	r2, #3
 80073e8:	f200 84ef 	bhi.w	8007dca <HAL_RCCEx_PeriphCLKConfig+0xc86>
 80073ec:	e8df f012 	tbh	[pc, r2, lsl #1]
 80073f0:	0006000b 	.word	0x0006000b
 80073f4:	000b0340 	.word	0x000b0340
 80073f8:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073fc:	4935      	ldr	r1, [pc, #212]	@ (80074d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80073fe:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007400:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007404:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007406:	2d00      	cmp	r5, #0
 8007408:	f000 8298 	beq.w	800793c <HAL_RCCEx_PeriphCLKConfig+0x7f8>
      status = ret;
 800740c:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800740e:	0259      	lsls	r1, r3, #9
 8007410:	f100 81fe 	bmi.w	8007810 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007414:	07df      	lsls	r7, r3, #31
 8007416:	d52f      	bpl.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x334>
    switch(PeriphClkInit->Usart16ClockSelection)
 8007418:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
 800741a:	2a28      	cmp	r2, #40	@ 0x28
 800741c:	d82a      	bhi.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800741e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007422:	01db      	.short	0x01db
 8007424:	00290029 	.word	0x00290029
 8007428:	00290029 	.word	0x00290029
 800742c:	00290029 	.word	0x00290029
 8007430:	01ce0029 	.word	0x01ce0029
 8007434:	00290029 	.word	0x00290029
 8007438:	00290029 	.word	0x00290029
 800743c:	00290029 	.word	0x00290029
 8007440:	04220029 	.word	0x04220029
 8007444:	00290029 	.word	0x00290029
 8007448:	00290029 	.word	0x00290029
 800744c:	00290029 	.word	0x00290029
 8007450:	01db0029 	.word	0x01db0029
 8007454:	00290029 	.word	0x00290029
 8007458:	00290029 	.word	0x00290029
 800745c:	00290029 	.word	0x00290029
 8007460:	01db0029 	.word	0x01db0029
 8007464:	00290029 	.word	0x00290029
 8007468:	00290029 	.word	0x00290029
 800746c:	00290029 	.word	0x00290029
 8007470:	01db0029 	.word	0x01db0029
      status = ret;
 8007474:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007476:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007478:	0798      	lsls	r0, r3, #30
 800747a:	d51c      	bpl.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800747c:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 800747e:	2a05      	cmp	r2, #5
 8007480:	f200 849f 	bhi.w	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
 8007484:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007488:	00060013 	.word	0x00060013
 800748c:	001303dd 	.word	0x001303dd
 8007490:	00130013 	.word	0x00130013
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007494:	4a0f      	ldr	r2, [pc, #60]	@ (80074d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007496:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007498:	f002 0203 	and.w	r2, r2, #3
 800749c:	2a03      	cmp	r2, #3
 800749e:	f000 8490 	beq.w	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
 80074a2:	2101      	movs	r1, #1
 80074a4:	1d20      	adds	r0, r4, #4
 80074a6:	f7ff fd6d 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80074aa:	6823      	ldr	r3, [r4, #0]
 80074ac:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80074ae:	2d00      	cmp	r5, #0
 80074b0:	f000 8252 	beq.w	8007958 <HAL_RCCEx_PeriphCLKConfig+0x814>
      status = ret;
 80074b4:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80074b6:	0759      	lsls	r1, r3, #29
 80074b8:	d51f      	bpl.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80074ba:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80074be:	2a05      	cmp	r2, #5
 80074c0:	f200 847b 	bhi.w	8007dba <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80074c4:	e8df f012 	tbh	[pc, r2, lsl #1]
 80074c8:	00080015 	.word	0x00080015
 80074cc:	001503ab 	.word	0x001503ab
 80074d0:	00150015 	.word	0x00150015
 80074d4:	58024400 	.word	0x58024400
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80074d8:	4aa4      	ldr	r2, [pc, #656]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80074da:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80074dc:	f002 0203 	and.w	r2, r2, #3
 80074e0:	2a03      	cmp	r2, #3
 80074e2:	f000 846a 	beq.w	8007dba <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80074e6:	2101      	movs	r1, #1
 80074e8:	1d20      	adds	r0, r4, #4
 80074ea:	f7ff fd4b 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80074ee:	6823      	ldr	r3, [r4, #0]
 80074f0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80074f2:	2d00      	cmp	r5, #0
 80074f4:	f000 8238 	beq.w	8007968 <HAL_RCCEx_PeriphCLKConfig+0x824>
      status = ret;
 80074f8:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80074fa:	069a      	lsls	r2, r3, #26
 80074fc:	d524      	bpl.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x404>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80074fe:	f8d4 208c 	ldr.w	r2, [r4, #140]	@ 0x8c
 8007502:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8007506:	f000 8259 	beq.w	80079bc <HAL_RCCEx_PeriphCLKConfig+0x878>
 800750a:	f200 83d9 	bhi.w	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800750e:	b182      	cbz	r2, 8007532 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 8007510:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 8007514:	f040 83de 	bne.w	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xb90>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007518:	4a94      	ldr	r2, [pc, #592]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 800751a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800751c:	f002 0203 	and.w	r2, r2, #3
 8007520:	2a03      	cmp	r2, #3
 8007522:	f000 83d7 	beq.w	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xb90>
 8007526:	2100      	movs	r1, #0
 8007528:	1d20      	adds	r0, r4, #4
 800752a:	f7ff fd2b 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800752e:	6823      	ldr	r3, [r4, #0]
 8007530:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007532:	2d00      	cmp	r5, #0
 8007534:	f040 8221 	bne.w	800797a <HAL_RCCEx_PeriphCLKConfig+0x836>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007538:	498c      	ldr	r1, [pc, #560]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 800753a:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 800753e:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8007540:	f022 42e0 	bic.w	r2, r2, #1879048192	@ 0x70000000
 8007544:	4302      	orrs	r2, r0
 8007546:	654a      	str	r2, [r1, #84]	@ 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007548:	065f      	lsls	r7, r3, #25
 800754a:	d524      	bpl.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x452>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800754c:	f8d4 2098 	ldr.w	r2, [r4, #152]	@ 0x98
 8007550:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8007554:	f000 8243 	beq.w	80079de <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8007558:	f200 83bf 	bhi.w	8007cda <HAL_RCCEx_PeriphCLKConfig+0xb96>
 800755c:	b182      	cbz	r2, 8007580 <HAL_RCCEx_PeriphCLKConfig+0x43c>
 800755e:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8007562:	f040 83c4 	bne.w	8007cee <HAL_RCCEx_PeriphCLKConfig+0xbaa>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007566:	4a81      	ldr	r2, [pc, #516]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007568:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800756a:	f002 0203 	and.w	r2, r2, #3
 800756e:	2a03      	cmp	r2, #3
 8007570:	f000 83bd 	beq.w	8007cee <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8007574:	2100      	movs	r1, #0
 8007576:	1d20      	adds	r0, r4, #4
 8007578:	f7ff fd04 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800757c:	6823      	ldr	r3, [r4, #0]
 800757e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007580:	2d00      	cmp	r5, #0
 8007582:	f040 8202 	bne.w	800798a <HAL_RCCEx_PeriphCLKConfig+0x846>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007586:	4979      	ldr	r1, [pc, #484]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007588:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 800758c:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 800758e:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8007592:	4302      	orrs	r2, r0
 8007594:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007596:	0618      	lsls	r0, r3, #24
 8007598:	d524      	bpl.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800759a:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
 800759e:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 80075a2:	f000 822d 	beq.w	8007a00 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80075a6:	f200 8370 	bhi.w	8007c8a <HAL_RCCEx_PeriphCLKConfig+0xb46>
 80075aa:	b182      	cbz	r2, 80075ce <HAL_RCCEx_PeriphCLKConfig+0x48a>
 80075ac:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80075b0:	f040 8375 	bne.w	8007c9e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80075b4:	4a6d      	ldr	r2, [pc, #436]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80075b6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80075b8:	f002 0203 	and.w	r2, r2, #3
 80075bc:	2a03      	cmp	r2, #3
 80075be:	f000 836e 	beq.w	8007c9e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
 80075c2:	2100      	movs	r1, #0
 80075c4:	1d20      	adds	r0, r4, #4
 80075c6:	f7ff fcdd 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80075ca:	6823      	ldr	r3, [r4, #0]
 80075cc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80075ce:	2d00      	cmp	r5, #0
 80075d0:	f040 81d7 	bne.w	8007982 <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80075d4:	4965      	ldr	r1, [pc, #404]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80075d6:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 80075da:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80075dc:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80075e0:	4302      	orrs	r2, r0
 80075e2:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80075e4:	0719      	lsls	r1, r3, #28
 80075e6:	d50b      	bpl.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80075e8:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80075ec:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80075f0:	f000 8160 	beq.w	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x770>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80075f4:	485d      	ldr	r0, [pc, #372]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80075f6:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 80075f8:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80075fc:	430a      	orrs	r2, r1
 80075fe:	6542      	str	r2, [r0, #84]	@ 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007600:	06da      	lsls	r2, r3, #27
 8007602:	d50b      	bpl.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007604:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8007608:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800760c:	f000 8165 	beq.w	80078da <HAL_RCCEx_PeriphCLKConfig+0x796>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007610:	4856      	ldr	r0, [pc, #344]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007612:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8007614:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007618:	430a      	orrs	r2, r1
 800761a:	6582      	str	r2, [r0, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800761c:	031f      	lsls	r7, r3, #12
 800761e:	d522      	bpl.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x522>
    switch(PeriphClkInit->AdcClockSelection)
 8007620:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8007624:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8007628:	f000 81fb 	beq.w	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 800762c:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8007630:	d00e      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8007632:	2900      	cmp	r1, #0
 8007634:	f040 80c0 	bne.w	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x674>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007638:	4a4c      	ldr	r2, [pc, #304]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 800763a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800763c:	f002 0203 	and.w	r2, r2, #3
 8007640:	2a03      	cmp	r2, #3
 8007642:	f000 80b9 	beq.w	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x674>
 8007646:	1d20      	adds	r0, r4, #4
 8007648:	f7ff fc9c 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800764c:	6823      	ldr	r3, [r4, #0]
 800764e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007650:	2d00      	cmp	r5, #0
 8007652:	f040 819c 	bne.w	800798e <HAL_RCCEx_PeriphCLKConfig+0x84a>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007656:	4945      	ldr	r1, [pc, #276]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007658:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 800765c:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 800765e:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8007662:	4302      	orrs	r2, r0
 8007664:	658a      	str	r2, [r1, #88]	@ 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007666:	0358      	lsls	r0, r3, #13
 8007668:	d50f      	bpl.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x546>
    switch(PeriphClkInit->UsbClockSelection)
 800766a:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800766e:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 8007672:	f000 81eb 	beq.w	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x908>
 8007676:	f5b2 1f40 	cmp.w	r2, #3145728	@ 0x300000
 800767a:	f000 80bd 	beq.w	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
 800767e:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8007682:	f000 80b4 	beq.w	80077ee <HAL_RCCEx_PeriphCLKConfig+0x6aa>
      status = ret;
 8007686:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007688:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800768a:	03d9      	lsls	r1, r3, #15
 800768c:	d51c      	bpl.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x584>
    switch(PeriphClkInit->SdmmcClockSelection)
 800768e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8007690:	2a00      	cmp	r2, #0
 8007692:	f000 8135 	beq.w	8007900 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8007696:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800769a:	d17a      	bne.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x64e>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800769c:	4a33      	ldr	r2, [pc, #204]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 800769e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80076a0:	f002 0203 	and.w	r2, r2, #3
 80076a4:	2a03      	cmp	r2, #3
 80076a6:	d074      	beq.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80076a8:	2102      	movs	r1, #2
 80076aa:	1d20      	adds	r0, r4, #4
 80076ac:	f7ff fc6a 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
 80076b0:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80076b2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80076b4:	2d00      	cmp	r5, #0
 80076b6:	f040 812b 	bne.w	8007910 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80076ba:	492c      	ldr	r1, [pc, #176]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80076bc:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80076be:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 80076c0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80076c4:	4302      	orrs	r2, r0
 80076c6:	64ca      	str	r2, [r1, #76]	@ 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80076c8:	009a      	lsls	r2, r3, #2
 80076ca:	d50d      	bpl.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80076cc:	4a27      	ldr	r2, [pc, #156]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80076ce:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80076d0:	f002 0203 	and.w	r2, r2, #3
 80076d4:	2a03      	cmp	r2, #3
 80076d6:	d05a      	beq.n	800778e <HAL_RCCEx_PeriphCLKConfig+0x64a>
 80076d8:	2102      	movs	r1, #2
 80076da:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80076de:	f7ff fcc1 	bl	8007064 <RCCEx_PLL3_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80076e2:	6823      	ldr	r3, [r4, #0]
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80076e4:	2800      	cmp	r0, #0
 80076e6:	d152      	bne.n	800778e <HAL_RCCEx_PeriphCLKConfig+0x64a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80076e8:	039f      	lsls	r7, r3, #14
 80076ea:	d441      	bmi.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  if (status == HAL_OK)
 80076ec:	1e30      	subs	r0, r6, #0
 80076ee:	bf18      	it	ne
 80076f0:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80076f2:	02de      	lsls	r6, r3, #11
 80076f4:	d506      	bpl.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80076f6:	491d      	ldr	r1, [pc, #116]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 80076f8:	6f25      	ldr	r5, [r4, #112]	@ 0x70
 80076fa:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 80076fc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8007700:	432a      	orrs	r2, r5
 8007702:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007704:	00dd      	lsls	r5, r3, #3
 8007706:	d507      	bpl.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007708:	4918      	ldr	r1, [pc, #96]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 800770a:	f8d4 50b4 	ldr.w	r5, [r4, #180]	@ 0xb4
 800770e:	690a      	ldr	r2, [r1, #16]
 8007710:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007714:	432a      	orrs	r2, r5
 8007716:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007718:	0299      	lsls	r1, r3, #10
 800771a:	d506      	bpl.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x5e6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800771c:	4913      	ldr	r1, [pc, #76]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 800771e:	6ea5      	ldr	r5, [r4, #104]	@ 0x68
 8007720:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8007722:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8007726:	432a      	orrs	r2, r5
 8007728:	650a      	str	r2, [r1, #80]	@ 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800772a:	005a      	lsls	r2, r3, #1
 800772c:	d509      	bpl.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800772e:	4a0f      	ldr	r2, [pc, #60]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007730:	6911      	ldr	r1, [r2, #16]
 8007732:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8007736:	6111      	str	r1, [r2, #16]
 8007738:	6911      	ldr	r1, [r2, #16]
 800773a:	f8d4 50b8 	ldr.w	r5, [r4, #184]	@ 0xb8
 800773e:	4329      	orrs	r1, r5
 8007740:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007742:	2b00      	cmp	r3, #0
 8007744:	da06      	bge.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x610>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007746:	4909      	ldr	r1, [pc, #36]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8007748:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 800774a:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 800774c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007750:	432a      	orrs	r2, r5
 8007752:	64ca      	str	r2, [r1, #76]	@ 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007754:	021b      	lsls	r3, r3, #8
 8007756:	d507      	bpl.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x624>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007758:	4a04      	ldr	r2, [pc, #16]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 800775a:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 800775e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007760:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8007764:	430b      	orrs	r3, r1
 8007766:	6553      	str	r3, [r2, #84]	@ 0x54
}
 8007768:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800776c:	58024400 	.word	0x58024400
    switch(PeriphClkInit->RngClockSelection)
 8007770:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8007772:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8007776:	f000 80cd 	beq.w	8007914 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 800777a:	f240 810a 	bls.w	8007992 <HAL_RCCEx_PeriphCLKConfig+0x84e>
 800777e:	f422 7180 	bic.w	r1, r2, #256	@ 0x100
 8007782:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007786:	f000 80ca 	beq.w	800791e <HAL_RCCEx_PeriphCLKConfig+0x7da>
      status=HAL_ERROR;
 800778a:	2001      	movs	r0, #1
 800778c:	e7b1      	b.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x5ae>
 800778e:	2601      	movs	r6, #1
 8007790:	e7aa      	b.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
      status = ret;
 8007792:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007794:	4635      	mov	r5, r6
 8007796:	e797      	b.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007798:	49aa      	ldr	r1, [pc, #680]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 800779a:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 800779c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80077a0:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 80077a2:	2d00      	cmp	r5, #0
 80077a4:	f040 80c8 	bne.w	8007938 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80077a8:	49a6      	ldr	r1, [pc, #664]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 80077aa:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 80077ac:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 80077ae:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80077b2:	4302      	orrs	r2, r0
 80077b4:	650a      	str	r2, [r1, #80]	@ 0x50
 80077b6:	e613      	b.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      status = ret;
 80077b8:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 80077ba:	4635      	mov	r5, r6
 80077bc:	e753      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x522>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80077be:	4aa1      	ldr	r2, [pc, #644]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 80077c0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80077c2:	f002 0203 	and.w	r2, r2, #3
 80077c6:	2a03      	cmp	r2, #3
 80077c8:	f43f ae54 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0x330>
 80077cc:	2101      	movs	r1, #1
 80077ce:	1d20      	adds	r0, r4, #4
 80077d0:	f7ff fbd8 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80077d4:	6823      	ldr	r3, [r4, #0]
 80077d6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80077d8:	2d00      	cmp	r5, #0
 80077da:	f040 80bb 	bne.w	8007954 <HAL_RCCEx_PeriphCLKConfig+0x810>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80077de:	4999      	ldr	r1, [pc, #612]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 80077e0:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 80077e2:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 80077e4:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 80077e8:	4302      	orrs	r2, r0
 80077ea:	654a      	str	r2, [r1, #84]	@ 0x54
 80077ec:	e644      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x334>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077ee:	4995      	ldr	r1, [pc, #596]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 80077f0:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80077f2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80077f6:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 80077f8:	2d00      	cmp	r5, #0
 80077fa:	f040 80a7 	bne.w	800794c <HAL_RCCEx_PeriphCLKConfig+0x808>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80077fe:	4991      	ldr	r1, [pc, #580]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007800:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8007804:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8007806:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800780a:	4302      	orrs	r2, r0
 800780c:	654a      	str	r2, [r1, #84]	@ 0x54
 800780e:	e73c      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x546>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007810:	4f8d      	ldr	r7, [pc, #564]	@ (8007a48 <HAL_RCCEx_PeriphCLKConfig+0x904>)
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007818:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800781a:	f7fb ffb3 	bl	8003784 <HAL_GetTick>
 800781e:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007820:	e006      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007822:	f7fb ffaf 	bl	8003784 <HAL_GetTick>
 8007826:	eba0 0008 	sub.w	r0, r0, r8
 800782a:	2864      	cmp	r0, #100	@ 0x64
 800782c:	f200 82af 	bhi.w	8007d8e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	05da      	lsls	r2, r3, #23
 8007834:	d5f5      	bpl.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0x6de>
    if(ret == HAL_OK)
 8007836:	2d00      	cmp	r5, #0
 8007838:	f040 82aa 	bne.w	8007d90 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800783c:	4a81      	ldr	r2, [pc, #516]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 800783e:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8007842:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8007844:	4059      	eors	r1, r3
 8007846:	f411 7f40 	tst.w	r1, #768	@ 0x300
 800784a:	d00b      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x720>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800784c:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800784e:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007850:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8007854:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8007858:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800785a:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 800785c:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 8007860:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8007862:	6711      	str	r1, [r2, #112]	@ 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007868:	f000 82b3 	beq.w	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0xc8e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800786c:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8007870:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8007874:	f000 82c1 	beq.w	8007dfa <HAL_RCCEx_PeriphCLKConfig+0xcb6>
 8007878:	4972      	ldr	r1, [pc, #456]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 800787a:	690a      	ldr	r2, [r1, #16]
 800787c:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8007880:	610a      	str	r2, [r1, #16]
 8007882:	4a70      	ldr	r2, [pc, #448]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007888:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800788a:	430b      	orrs	r3, r1
 800788c:	6713      	str	r3, [r2, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800788e:	6823      	ldr	r3, [r4, #0]
 8007890:	e5c0      	b.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007892:	496c      	ldr	r1, [pc, #432]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007894:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007896:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800789a:	62ca      	str	r2, [r1, #44]	@ 0x2c
      ret = HAL_ERROR;
 800789c:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 800789e:	2d00      	cmp	r5, #0
 80078a0:	f040 818b 	bne.w	8007bba <HAL_RCCEx_PeriphCLKConfig+0xa76>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80078a4:	4967      	ldr	r1, [pc, #412]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 80078a6:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80078a8:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 80078aa:	f022 0207 	bic.w	r2, r2, #7
 80078ae:	4302      	orrs	r2, r0
 80078b0:	650a      	str	r2, [r1, #80]	@ 0x50
 80078b2:	e480      	b.n	80071b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80078b4:	4a63      	ldr	r2, [pc, #396]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 80078b6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80078b8:	f002 0203 	and.w	r2, r2, #3
 80078bc:	2a03      	cmp	r2, #3
 80078be:	d00a      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x792>
 80078c0:	2102      	movs	r1, #2
 80078c2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80078c6:	f7ff fbcd 	bl	8007064 <RCCEx_PLL3_Config.part.0>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80078ca:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80078ce:	6823      	ldr	r3, [r4, #0]
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80078d0:	2800      	cmp	r0, #0
 80078d2:	f43f ae8f 	beq.w	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
          status = HAL_ERROR;
 80078d6:	2601      	movs	r6, #1
 80078d8:	e68c      	b.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80078da:	4a5a      	ldr	r2, [pc, #360]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 80078dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80078de:	f002 0203 	and.w	r2, r2, #3
 80078e2:	2a03      	cmp	r2, #3
 80078e4:	d00a      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 80078e6:	2102      	movs	r1, #2
 80078e8:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80078ec:	f7ff fbba 	bl	8007064 <RCCEx_PLL3_Config.part.0>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80078f0:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80078f4:	6823      	ldr	r3, [r4, #0]
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80078f6:	2800      	cmp	r0, #0
 80078f8:	f43f ae8a 	beq.w	8007610 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        status = HAL_ERROR;
 80078fc:	2601      	movs	r6, #1
 80078fe:	e687      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007900:	4950      	ldr	r1, [pc, #320]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007902:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007904:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007908:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 800790a:	2d00      	cmp	r5, #0
 800790c:	f43f aed5 	beq.w	80076ba <HAL_RCCEx_PeriphCLKConfig+0x576>
      status = ret;
 8007910:	462e      	mov	r6, r5
 8007912:	e6d9      	b.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007914:	484b      	ldr	r0, [pc, #300]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007916:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8007918:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800791c:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if(ret == HAL_OK)
 800791e:	2d00      	cmp	r5, #0
 8007920:	f47f af33 	bne.w	800778a <HAL_RCCEx_PeriphCLKConfig+0x646>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007924:	4d47      	ldr	r5, [pc, #284]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
  if (status == HAL_OK)
 8007926:	1e30      	subs	r0, r6, #0
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007928:	6d69      	ldr	r1, [r5, #84]	@ 0x54
  if (status == HAL_OK)
 800792a:	bf18      	it	ne
 800792c:	2001      	movne	r0, #1
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800792e:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8007932:	430a      	orrs	r2, r1
 8007934:	656a      	str	r2, [r5, #84]	@ 0x54
 8007936:	e6dc      	b.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      status = ret;
 8007938:	462e      	mov	r6, r5
 800793a:	e551      	b.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800793c:	4941      	ldr	r1, [pc, #260]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 800793e:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8007940:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8007942:	f022 0203 	bic.w	r2, r2, #3
 8007946:	4302      	orrs	r2, r0
 8007948:	64ca      	str	r2, [r1, #76]	@ 0x4c
 800794a:	e560      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      status = ret;
 800794c:	462e      	mov	r6, r5
 800794e:	e69c      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x546>
      status = ret;
 8007950:	462e      	mov	r6, r5
 8007952:	e4c2      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x196>
      status = ret;
 8007954:	462e      	mov	r6, r5
 8007956:	e58f      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x334>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007958:	493a      	ldr	r1, [pc, #232]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 800795a:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800795c:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800795e:	f022 0207 	bic.w	r2, r2, #7
 8007962:	4302      	orrs	r2, r0
 8007964:	654a      	str	r2, [r1, #84]	@ 0x54
 8007966:	e5a6      	b.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x372>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007968:	4936      	ldr	r1, [pc, #216]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 800796a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800796e:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8007970:	f022 0207 	bic.w	r2, r2, #7
 8007974:	4302      	orrs	r2, r0
 8007976:	658a      	str	r2, [r1, #88]	@ 0x58
 8007978:	e5bf      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x3b6>
      status = ret;
 800797a:	462e      	mov	r6, r5
 800797c:	e5e4      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x404>
      status = ret;
 800797e:	462e      	mov	r6, r5
 8007980:	e51e      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      status = ret;
 8007982:	462e      	mov	r6, r5
 8007984:	e62e      	b.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      status = ret;
 8007986:	462e      	mov	r6, r5
 8007988:	e4f3      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      status = ret;
 800798a:	462e      	mov	r6, r5
 800798c:	e603      	b.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x452>
      status = ret;
 800798e:	462e      	mov	r6, r5
 8007990:	e669      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x522>
    switch(PeriphClkInit->RngClockSelection)
 8007992:	2a00      	cmp	r2, #0
 8007994:	f47f aef9 	bne.w	800778a <HAL_RCCEx_PeriphCLKConfig+0x646>
 8007998:	e7c1      	b.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x7da>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800799a:	4a2a      	ldr	r2, [pc, #168]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 800799c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800799e:	f002 0203 	and.w	r2, r2, #3
 80079a2:	2a03      	cmp	r2, #3
 80079a4:	f000 81b0 	beq.w	8007d08 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
 80079a8:	2101      	movs	r1, #1
 80079aa:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80079ae:	f7ff fb59 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 80079b2:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80079b4:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80079b6:	2d00      	cmp	r5, #0
 80079b8:	d1e5      	bne.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80079ba:	e4d3      	b.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x220>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80079bc:	4a21      	ldr	r2, [pc, #132]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 80079be:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80079c0:	f002 0203 	and.w	r2, r2, #3
 80079c4:	2a03      	cmp	r2, #3
 80079c6:	f000 8185 	beq.w	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xb90>
 80079ca:	2102      	movs	r1, #2
 80079cc:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80079d0:	f7ff fb48 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 80079d4:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80079d6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80079d8:	2d00      	cmp	r5, #0
 80079da:	d1ce      	bne.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x836>
 80079dc:	e5ac      	b.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80079de:	4a19      	ldr	r2, [pc, #100]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 80079e0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80079e2:	f002 0203 	and.w	r2, r2, #3
 80079e6:	2a03      	cmp	r2, #3
 80079e8:	f000 8181 	beq.w	8007cee <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 80079ec:	2102      	movs	r1, #2
 80079ee:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80079f2:	f7ff fb37 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 80079f6:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80079f8:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80079fa:	2d00      	cmp	r5, #0
 80079fc:	d1c5      	bne.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x846>
 80079fe:	e5c2      	b.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x442>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007a00:	4a10      	ldr	r2, [pc, #64]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007a02:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007a04:	f002 0203 	and.w	r2, r2, #3
 8007a08:	2a03      	cmp	r2, #3
 8007a0a:	f000 8148 	beq.w	8007c9e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
 8007a0e:	2102      	movs	r1, #2
 8007a10:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007a14:	f7ff fb26 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007a18:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007a1a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007a1c:	2d00      	cmp	r5, #0
 8007a1e:	d1b0      	bne.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8007a20:	e5d8      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x490>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007a22:	4a08      	ldr	r2, [pc, #32]	@ (8007a44 <HAL_RCCEx_PeriphCLKConfig+0x900>)
 8007a24:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007a26:	f002 0203 	and.w	r2, r2, #3
 8007a2a:	2a03      	cmp	r2, #3
 8007a2c:	f43f aec4 	beq.w	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x674>
 8007a30:	2102      	movs	r1, #2
 8007a32:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007a36:	f7ff fb15 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007a3a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007a3c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007a3e:	2d00      	cmp	r5, #0
 8007a40:	d1a5      	bne.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x84a>
 8007a42:	e608      	b.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x512>
 8007a44:	58024400 	.word	0x58024400
 8007a48:	58024800 	.word	0x58024800
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007a4c:	4ac5      	ldr	r2, [pc, #788]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007a4e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007a50:	f002 0203 	and.w	r2, r2, #3
 8007a54:	2a03      	cmp	r2, #3
 8007a56:	f43f ae16 	beq.w	8007686 <HAL_RCCEx_PeriphCLKConfig+0x542>
 8007a5a:	2101      	movs	r1, #1
 8007a5c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007a60:	f7ff fb00 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007a64:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007a66:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007a68:	2d00      	cmp	r5, #0
 8007a6a:	f47f af6f 	bne.w	800794c <HAL_RCCEx_PeriphCLKConfig+0x808>
 8007a6e:	e6c6      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x6ba>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007a70:	4abc      	ldr	r2, [pc, #752]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007a72:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007a74:	f002 0203 	and.w	r2, r2, #3
 8007a78:	2a03      	cmp	r2, #3
 8007a7a:	f000 81a6 	beq.w	8007dca <HAL_RCCEx_PeriphCLKConfig+0xc86>
 8007a7e:	2102      	movs	r1, #2
 8007a80:	1d20      	adds	r0, r4, #4
 8007a82:	f7ff fa7f 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
 8007a86:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a88:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007a8a:	2d00      	cmp	r5, #0
 8007a8c:	f47f acbe 	bne.w	800740c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8007a90:	e754      	b.n	800793c <HAL_RCCEx_PeriphCLKConfig+0x7f8>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007a92:	4ab4      	ldr	r2, [pc, #720]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007a94:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007a96:	f002 0203 	and.w	r2, r2, #3
 8007a9a:	2a03      	cmp	r2, #3
 8007a9c:	f000 8173 	beq.w	8007d86 <HAL_RCCEx_PeriphCLKConfig+0xc42>
 8007aa0:	2102      	movs	r1, #2
 8007aa2:	1d20      	adds	r0, r4, #4
 8007aa4:	f7ff fa6e 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
 8007aa8:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007aaa:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007aac:	2d00      	cmp	r5, #0
 8007aae:	f47f af4f 	bne.w	8007950 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8007ab2:	e40b      	b.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x188>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007ab4:	4aab      	ldr	r2, [pc, #684]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007ab6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007ab8:	f002 0203 	and.w	r2, r2, #3
 8007abc:	2a03      	cmp	r2, #3
 8007abe:	f000 80fb 	beq.w	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007ac2:	2101      	movs	r1, #1
 8007ac4:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007ac8:	f7ff facc 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007acc:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007ace:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007ad0:	2d00      	cmp	r5, #0
 8007ad2:	f47f af54 	bne.w	800797e <HAL_RCCEx_PeriphCLKConfig+0x83a>
 8007ad6:	e46b      	b.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007ad8:	4aa2      	ldr	r2, [pc, #648]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007ada:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007adc:	f002 0203 	and.w	r2, r2, #3
 8007ae0:	2a03      	cmp	r2, #3
 8007ae2:	f000 8130 	beq.w	8007d46 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007aec:	f7ff faba 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007af0:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007af2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007af4:	2d00      	cmp	r5, #0
 8007af6:	f43f aba4 	beq.w	8007242 <HAL_RCCEx_PeriphCLKConfig+0xfe>
      status = ret;
 8007afa:	462e      	mov	r6, r5
 8007afc:	f7ff bba9 	b.w	8007252 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b00:	4898      	ldr	r0, [pc, #608]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b02:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8007b04:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8007b08:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007b0a:	f7ff bb3f 	b.w	800718c <HAL_RCCEx_PeriphCLKConfig+0x48>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b0e:	4995      	ldr	r1, [pc, #596]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b10:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007b12:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007b16:	62ca      	str	r2, [r1, #44]	@ 0x2c
      break;
 8007b18:	f7ff bb90 	b.w	800723c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b1c:	4991      	ldr	r1, [pc, #580]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b1e:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007b20:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007b24:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007b26:	2d00      	cmp	r5, #0
 8007b28:	f43f abf7 	beq.w	800731a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      status = ret;
 8007b2c:	462e      	mov	r6, r5
 8007b2e:	f7ff bbfb 	b.w	8007328 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007b32:	4a8c      	ldr	r2, [pc, #560]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b34:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007b36:	f002 0203 	and.w	r2, r2, #3
 8007b3a:	2a03      	cmp	r2, #3
 8007b3c:	f000 810e 	beq.w	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8007b40:	2100      	movs	r1, #0
 8007b42:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007b46:	f7ff fa8d 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007b4a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007b4c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007b4e:	2d00      	cmp	r5, #0
 8007b50:	f43f ab4f 	beq.w	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xae>
      status = ret;
 8007b54:	462e      	mov	r6, r5
 8007b56:	f7ff bb53 	b.w	8007200 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b5a:	4982      	ldr	r1, [pc, #520]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b5c:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007b5e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007b62:	62ca      	str	r2, [r1, #44]	@ 0x2c
      break;
 8007b64:	f7ff bb42 	b.w	80071ec <HAL_RCCEx_PeriphCLKConfig+0xa8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b68:	497e      	ldr	r1, [pc, #504]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b6a:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007b6c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007b70:	62ca      	str	r2, [r1, #44]	@ 0x2c
    if(ret == HAL_OK)
 8007b72:	2d00      	cmp	r5, #0
 8007b74:	f43f ab8e 	beq.w	8007294 <HAL_RCCEx_PeriphCLKConfig+0x150>
      status = ret;
 8007b78:	462e      	mov	r6, r5
 8007b7a:	f7ff bb93 	b.w	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x160>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007b7e:	4a79      	ldr	r2, [pc, #484]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b80:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007b82:	f002 0203 	and.w	r2, r2, #3
 8007b86:	2a03      	cmp	r2, #3
 8007b88:	f000 80d2 	beq.w	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 8007b8c:	2102      	movs	r1, #2
 8007b8e:	3024      	adds	r0, #36	@ 0x24
 8007b90:	f7ff fa68 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007b94:	4606      	mov	r6, r0
      break;
 8007b96:	f7ff baf6 	b.w	8007186 <HAL_RCCEx_PeriphCLKConfig+0x42>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007b9a:	4a72      	ldr	r2, [pc, #456]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007b9c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007b9e:	f002 0203 	and.w	r2, r2, #3
 8007ba2:	2a03      	cmp	r2, #3
 8007ba4:	f43f ab05 	beq.w	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8007ba8:	2100      	movs	r1, #0
 8007baa:	1d20      	adds	r0, r4, #4
 8007bac:	f7ff f9ea 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
 8007bb0:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007bb2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007bb4:	2d00      	cmp	r5, #0
 8007bb6:	f43f ae75 	beq.w	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      status = ret;
 8007bba:	462e      	mov	r6, r5
 8007bbc:	f7ff bafb 	b.w	80071b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007bc0:	4a68      	ldr	r2, [pc, #416]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007bc2:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007bc4:	f002 0203 	and.w	r2, r2, #3
 8007bc8:	2a03      	cmp	r2, #3
 8007bca:	f43f aaf2 	beq.w	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8007bce:	2100      	movs	r1, #0
 8007bd0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007bd4:	f7ff fa46 	bl	8007064 <RCCEx_PLL3_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007bd8:	6823      	ldr	r3, [r4, #0]
 8007bda:	4605      	mov	r5, r0
      break;
 8007bdc:	e65f      	b.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x75a>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007bde:	4a61      	ldr	r2, [pc, #388]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007be0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007be2:	f002 0203 	and.w	r2, r2, #3
 8007be6:	2a03      	cmp	r2, #3
 8007be8:	f000 80c6 	beq.w	8007d78 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007bec:	2100      	movs	r1, #0
 8007bee:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007bf2:	f7ff fa37 	bl	8007064 <RCCEx_PLL3_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007bf6:	6823      	ldr	r3, [r4, #0]
 8007bf8:	4605      	mov	r5, r0
      break;
 8007bfa:	f7ff bb48 	b.w	800728e <HAL_RCCEx_PeriphCLKConfig+0x14a>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007bfe:	4a59      	ldr	r2, [pc, #356]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007c00:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007c02:	f002 0203 	and.w	r2, r2, #3
 8007c06:	2a03      	cmp	r2, #3
 8007c08:	f000 808a 	beq.w	8007d20 <HAL_RCCEx_PeriphCLKConfig+0xbdc>
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007c12:	f7ff fa27 	bl	8007064 <RCCEx_PLL3_Config.part.0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007c16:	6823      	ldr	r3, [r4, #0]
 8007c18:	4605      	mov	r5, r0
      break;
 8007c1a:	f7ff bb7b 	b.w	8007314 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007c1e:	4a51      	ldr	r2, [pc, #324]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007c20:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007c22:	f002 0203 	and.w	r2, r2, #3
 8007c26:	2a03      	cmp	r2, #3
 8007c28:	f000 80c7 	beq.w	8007dba <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007c32:	f7ff fa17 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007c36:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007c38:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007c3a:	2d00      	cmp	r5, #0
 8007c3c:	f47f ac5c 	bne.w	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8007c40:	e692      	b.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x824>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007c42:	4a48      	ldr	r2, [pc, #288]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007c44:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007c46:	f002 0203 	and.w	r2, r2, #3
 8007c4a:	2a03      	cmp	r2, #3
 8007c4c:	f000 80b9 	beq.w	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
 8007c50:	2101      	movs	r1, #1
 8007c52:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007c56:	f7ff fa05 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007c5a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c5c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007c5e:	2d00      	cmp	r5, #0
 8007c60:	f47f ac28 	bne.w	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x370>
 8007c64:	e678      	b.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x814>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007c66:	4a3f      	ldr	r2, [pc, #252]	@ (8007d64 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007c68:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007c6a:	f002 0203 	and.w	r2, r2, #3
 8007c6e:	2a03      	cmp	r2, #3
 8007c70:	f43f ac00 	beq.w	8007474 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8007c74:	2101      	movs	r1, #1
 8007c76:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007c7a:	f7ff f9f3 	bl	8007064 <RCCEx_PLL3_Config.part.0>
 8007c7e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007c80:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007c82:	2d00      	cmp	r5, #0
 8007c84:	f47f ae66 	bne.w	8007954 <HAL_RCCEx_PeriphCLKConfig+0x810>
 8007c88:	e5a9      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x69a>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007c8a:	f422 5100 	bic.w	r1, r2, #8192	@ 0x2000
 8007c8e:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8007c92:	f43f ac9c 	beq.w	80075ce <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8007c96:	f5b2 4fc0 	cmp.w	r2, #24576	@ 0x6000
 8007c9a:	f43f ac98 	beq.w	80075ce <HAL_RCCEx_PeriphCLKConfig+0x48a>
      status = ret;
 8007c9e:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007ca0:	4635      	mov	r5, r6
 8007ca2:	e49f      	b.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    switch(PeriphClkInit->Spi6ClockSelection)
 8007ca4:	f022 5180 	bic.w	r1, r2, #268435456	@ 0x10000000
 8007ca8:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
 8007cac:	f43f ab7d 	beq.w	80073aa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8007cb0:	f1b2 5f40 	cmp.w	r2, #805306368	@ 0x30000000
 8007cb4:	f43f ab79 	beq.w	80073aa <HAL_RCCEx_PeriphCLKConfig+0x266>
      status = ret;
 8007cb8:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007cba:	4635      	mov	r5, r6
 8007cbc:	f7ff bb80 	b.w	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007cc0:	f022 5180 	bic.w	r1, r2, #268435456	@ 0x10000000
 8007cc4:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
 8007cc8:	f43f ac33 	beq.w	8007532 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 8007ccc:	f1b2 5f40 	cmp.w	r2, #805306368	@ 0x30000000
 8007cd0:	f43f ac2f 	beq.w	8007532 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
      status = ret;
 8007cd4:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007cd6:	4635      	mov	r5, r6
 8007cd8:	e436      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x404>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007cda:	f422 6180 	bic.w	r1, r2, #1024	@ 0x400
 8007cde:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8007ce2:	f43f ac4d 	beq.w	8007580 <HAL_RCCEx_PeriphCLKConfig+0x43c>
 8007ce6:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 8007cea:	f43f ac49 	beq.w	8007580 <HAL_RCCEx_PeriphCLKConfig+0x43c>
      status = ret;
 8007cee:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007cf0:	4635      	mov	r5, r6
 8007cf2:	e450      	b.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x452>
    switch(PeriphClkInit->Spi45ClockSelection)
 8007cf4:	f422 3180 	bic.w	r1, r2, #65536	@ 0x10000
 8007cf8:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
 8007cfc:	f43f ab2f 	beq.w	800735e <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8007d00:	f5b2 3f40 	cmp.w	r2, #196608	@ 0x30000
 8007d04:	f43f ab2b 	beq.w	800735e <HAL_RCCEx_PeriphCLKConfig+0x21a>
      status = ret;
 8007d08:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007d0a:	4635      	mov	r5, r6
 8007d0c:	f7ff bb31 	b.w	8007372 <HAL_RCCEx_PeriphCLKConfig+0x22e>
    switch(PeriphClkInit->Spi123ClockSelection)
 8007d10:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 8007d14:	f43f aafe 	beq.w	8007314 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8007d18:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8007d1c:	f43f aafa 	beq.w	8007314 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      status = ret;
 8007d20:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007d22:	4635      	mov	r5, r6
 8007d24:	f7ff bb00 	b.w	8007328 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8007d28:	f5b2 1f40 	cmp.w	r2, #3145728	@ 0x300000
 8007d2c:	f43f aa2e 	beq.w	800718c <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = HAL_ERROR;
 8007d30:	2601      	movs	r6, #1
 8007d32:	f7ff ba32 	b.w	800719a <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->Sai4AClockSelection)
 8007d36:	f5b2 0fc0 	cmp.w	r2, #6291456	@ 0x600000
 8007d3a:	f43f aa7f 	beq.w	800723c <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8007d3e:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 8007d42:	f43f aa7b 	beq.w	800723c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      status = ret;
 8007d46:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007d48:	4635      	mov	r5, r6
 8007d4a:	f7ff ba82 	b.w	8007252 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    switch(PeriphClkInit->Sai23ClockSelection)
 8007d4e:	2ac0      	cmp	r2, #192	@ 0xc0
 8007d50:	f43f aa4c 	beq.w	80071ec <HAL_RCCEx_PeriphCLKConfig+0xa8>
 8007d54:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8007d58:	f43f aa48 	beq.w	80071ec <HAL_RCCEx_PeriphCLKConfig+0xa8>
      status = ret;
 8007d5c:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007d5e:	4635      	mov	r5, r6
 8007d60:	f7ff ba4e 	b.w	8007200 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 8007d64:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Sai4BClockSelection)
 8007d68:	f1b2 7f40 	cmp.w	r2, #50331648	@ 0x3000000
 8007d6c:	f43f aa8f 	beq.w	800728e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8007d70:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
 8007d74:	f43f aa8b 	beq.w	800728e <HAL_RCCEx_PeriphCLKConfig+0x14a>
      status = ret;
 8007d78:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007d7a:	4635      	mov	r5, r6
 8007d7c:	f7ff ba92 	b.w	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->QspiClockSelection)
 8007d80:	2a30      	cmp	r2, #48	@ 0x30
 8007d82:	f43f aaa0 	beq.w	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x182>
      status = ret;
 8007d86:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007d88:	4635      	mov	r5, r6
 8007d8a:	f7ff baa6 	b.w	80072da <HAL_RCCEx_PeriphCLKConfig+0x196>
        ret = HAL_TIMEOUT;
 8007d8e:	2503      	movs	r5, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007d90:	6823      	ldr	r3, [r4, #0]
      status = ret;
 8007d92:	462e      	mov	r6, r5
 8007d94:	f7ff bb3e 	b.w	8007414 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007d98:	4a1f      	ldr	r2, [pc, #124]	@ (8007e18 <HAL_RCCEx_PeriphCLKConfig+0xcd4>)
 8007d9a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007d9c:	f002 0203 	and.w	r2, r2, #3
 8007da0:	2a03      	cmp	r2, #3
 8007da2:	f43f ab1b 	beq.w	80073dc <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007da6:	2101      	movs	r1, #1
 8007da8:	1d20      	adds	r0, r4, #4
 8007daa:	f7ff f8eb 	bl	8006f84 <RCCEx_PLL2_Config.part.0>
 8007dae:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007db0:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007db2:	2d00      	cmp	r5, #0
 8007db4:	f47f adc0 	bne.w	8007938 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 8007db8:	e4f6      	b.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      status = ret;
 8007dba:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007dbc:	4635      	mov	r5, r6
 8007dbe:	f7ff bb9c 	b.w	80074fa <HAL_RCCEx_PeriphCLKConfig+0x3b6>
      status = ret;
 8007dc2:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007dc4:	4635      	mov	r5, r6
 8007dc6:	f7ff bb76 	b.w	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x372>
      status = ret;
 8007dca:	2601      	movs	r6, #1
      ret = HAL_ERROR;
 8007dcc:	4635      	mov	r5, r6
 8007dce:	f7ff bb1e 	b.w	800740e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
        tickstart = HAL_GetTick();
 8007dd2:	f7fb fcd7 	bl	8003784 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007dd6:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 8007e18 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
        tickstart = HAL_GetTick();
 8007dda:	4607      	mov	r7, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ddc:	f241 3988 	movw	r9, #5000	@ 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007de0:	e004      	b.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0xca8>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007de2:	f7fb fccf 	bl	8003784 <HAL_GetTick>
 8007de6:	1bc0      	subs	r0, r0, r7
 8007de8:	4548      	cmp	r0, r9
 8007dea:	d810      	bhi.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xcca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007dec:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8007df0:	079b      	lsls	r3, r3, #30
 8007df2:	d5f6      	bpl.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007df4:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8007df8:	e538      	b.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8007dfa:	4807      	ldr	r0, [pc, #28]	@ (8007e18 <HAL_RCCEx_PeriphCLKConfig+0xcd4>)
 8007dfc:	4a07      	ldr	r2, [pc, #28]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8007dfe:	6901      	ldr	r1, [r0, #16]
 8007e00:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8007e04:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8007e08:	430a      	orrs	r2, r1
 8007e0a:	6102      	str	r2, [r0, #16]
 8007e0c:	e539      	b.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x73e>
        status = ret;
 8007e0e:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007e10:	6823      	ldr	r3, [r4, #0]
 8007e12:	4635      	mov	r5, r6
 8007e14:	f7ff bafe 	b.w	8007414 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8007e18:	58024400 	.word	0x58024400
 8007e1c:	00ffffcf 	.word	0x00ffffcf

08007e20 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8007e20:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007e22:	f7fe ffdf 	bl	8006de4 <HAL_RCC_GetHCLKFreq>
 8007e26:	4b05      	ldr	r3, [pc, #20]	@ (8007e3c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8007e28:	4a05      	ldr	r2, [pc, #20]	@ (8007e40 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8007e2a:	6a1b      	ldr	r3, [r3, #32]
 8007e2c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8007e30:	5cd3      	ldrb	r3, [r2, r3]
 8007e32:	f003 031f 	and.w	r3, r3, #31
}
 8007e36:	40d8      	lsrs	r0, r3
 8007e38:	bd08      	pop	{r3, pc}
 8007e3a:	bf00      	nop
 8007e3c:	58024400 	.word	0x58024400
 8007e40:	0801ea70 	.word	0x0801ea70

08007e44 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e44:	4a47      	ldr	r2, [pc, #284]	@ (8007f64 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 8007e46:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e48:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007e4a:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007e4c:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8007e4e:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007e52:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007e56:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8007e58:	d05b      	beq.n	8007f12 <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007e5a:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007e5e:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e62:	f004 0403 	and.w	r4, r4, #3
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e66:	ee07 3a90 	vmov	s15, r3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007e6a:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8007e6e:	2c01      	cmp	r4, #1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007e74:	ee06 1a90 	vmov	s13, r1
 8007e78:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8007e7c:	d003      	beq.n	8007e86 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8007e7e:	2c02      	cmp	r4, #2
 8007e80:	d06a      	beq.n	8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8007e82:	2c00      	cmp	r4, #0
 8007e84:	d04a      	beq.n	8007f1c <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007e86:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8007f68 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8007e8a:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8007e8e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8007e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e94:	ee07 3a90 	vmov	s15, r3
 8007e98:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8007e9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ea0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ea4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007ea8:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007eac:	4a2d      	ldr	r2, [pc, #180]	@ (8007f64 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8007eae:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8007eb2:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8007eb4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007eb8:	ee07 3a10 	vmov	s14, r3
 8007ebc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8007ec0:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007ec2:	ee37 7a06 	vadd.f32	s14, s14, s12
 8007ec6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007eca:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8007ece:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007ed2:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8007ed4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8007ed8:	ee07 3a10 	vmov	s14, r3
 8007edc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007ee0:	ee37 7a06 	vadd.f32	s14, s14, s12
 8007ee4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007ee8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8007eec:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007ef0:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8007ef2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8007ef6:	ee06 3a90 	vmov	s13, r3
 8007efa:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007efe:	ee76 6a86 	vadd.f32	s13, s13, s12
 8007f02:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007f06:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8007f0a:	ee17 3a90 	vmov	r3, s15
 8007f0e:	6083      	str	r3, [r0, #8]
}
 8007f10:	4770      	bx	lr
 8007f12:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007f14:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007f18:	6083      	str	r3, [r0, #8]
}
 8007f1a:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f1c:	6813      	ldr	r3, [r2, #0]
 8007f1e:	069b      	lsls	r3, r3, #26
 8007f20:	d51d      	bpl.n	8007f5e <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f22:	6814      	ldr	r4, [r2, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007f24:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8007f28:	6b93      	ldr	r3, [r2, #56]	@ 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f2a:	4910      	ldr	r1, [pc, #64]	@ (8007f6c <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8007f2c:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007f30:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f34:	40d1      	lsrs	r1, r2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007f36:	ee07 3a90 	vmov	s15, r3
 8007f3a:	ee06 1a10 	vmov	s12, r1
 8007f3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f42:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8007f46:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8007f4a:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8007f4e:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8007f52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007f56:	e7a9      	b.n	8007eac <HAL_RCCEx_GetPLL2ClockFreq+0x68>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007f58:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8007f70 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8007f5c:	e795      	b.n	8007e8a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007f5e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8007f74 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8007f62:	e792      	b.n	8007e8a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8007f64:	58024400 	.word	0x58024400
 8007f68:	4a742400 	.word	0x4a742400
 8007f6c:	03d09000 	.word	0x03d09000
 8007f70:	4bbebc20 	.word	0x4bbebc20
 8007f74:	4c742400 	.word	0x4c742400

08007f78 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f78:	4a47      	ldr	r2, [pc, #284]	@ (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8007f7a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f7c:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007f7e:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007f80:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8007f82:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007f86:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007f8a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8007f8c:	d05b      	beq.n	8008046 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007f8e:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007f92:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f96:	f004 0403 	and.w	r4, r4, #3
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f9a:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007f9e:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8007fa2:	2c01      	cmp	r4, #1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007fa4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007fa8:	ee06 1a90 	vmov	s13, r1
 8007fac:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8007fb0:	d003      	beq.n	8007fba <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8007fb2:	2c02      	cmp	r4, #2
 8007fb4:	d06a      	beq.n	800808c <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8007fb6:	2c00      	cmp	r4, #0
 8007fb8:	d04a      	beq.n	8008050 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007fba:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800809c <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8007fbe:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8007fc2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8007fc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fc8:	ee07 3a90 	vmov	s15, r3
 8007fcc:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8007fd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fd8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007fdc:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8007fe2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8007fe6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8007fe8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007fec:	ee07 3a10 	vmov	s14, r3
 8007ff0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8007ff4:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007ff6:	ee37 7a06 	vadd.f32	s14, s14, s12
 8007ffa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007ffe:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8008002:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008006:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8008008:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800800c:	ee07 3a10 	vmov	s14, r3
 8008010:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008014:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008018:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800801c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8008020:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008024:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8008026:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800802a:	ee06 3a90 	vmov	s13, r3
 800802e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008032:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008036:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800803a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800803e:	ee17 3a90 	vmov	r3, s15
 8008042:	6083      	str	r3, [r0, #8]
}
 8008044:	4770      	bx	lr
 8008046:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008048:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800804c:	6083      	str	r3, [r0, #8]
}
 800804e:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008050:	6813      	ldr	r3, [r2, #0]
 8008052:	069b      	lsls	r3, r3, #26
 8008054:	d51d      	bpl.n	8008092 <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008056:	6814      	ldr	r4, [r2, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008058:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800805c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800805e:	4910      	ldr	r1, [pc, #64]	@ (80080a0 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8008060:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008064:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008068:	40d1      	lsrs	r1, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800806a:	ee07 3a90 	vmov	s15, r3
 800806e:	ee06 1a10 	vmov	s12, r1
 8008072:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008076:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800807a:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800807e:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8008082:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8008086:	ee67 7a87 	vmul.f32	s15, s15, s14
 800808a:	e7a9      	b.n	8007fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800808c:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80080a4 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8008090:	e795      	b.n	8007fbe <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008092:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80080a8 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8008096:	e792      	b.n	8007fbe <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8008098:	58024400 	.word	0x58024400
 800809c:	4a742400 	.word	0x4a742400
 80080a0:	03d09000 	.word	0x03d09000
 80080a4:	4bbebc20 	.word	0x4bbebc20
 80080a8:	4c742400 	.word	0x4c742400

080080ac <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 80080ac:	6803      	ldr	r3, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80080ae:	492c      	ldr	r1, [pc, #176]	@ (8008160 <SPI_CloseTransfer+0xb4>)
  uint32_t itflag = hspi->Instance->SR;
 80080b0:	695a      	ldr	r2, [r3, #20]
{
 80080b2:	b410      	push	{r4}
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80080b4:	699c      	ldr	r4, [r3, #24]
 80080b6:	f044 0408 	orr.w	r4, r4, #8
 80080ba:	619c      	str	r4, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80080bc:	699c      	ldr	r4, [r3, #24]
 80080be:	f044 0410 	orr.w	r4, r4, #16
 80080c2:	619c      	str	r4, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 80080c4:	681c      	ldr	r4, [r3, #0]
 80080c6:	f024 0401 	bic.w	r4, r4, #1
 80080ca:	601c      	str	r4, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80080cc:	691c      	ldr	r4, [r3, #16]
 80080ce:	4021      	ands	r1, r4
 80080d0:	6119      	str	r1, [r3, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80080d2:	6899      	ldr	r1, [r3, #8]
 80080d4:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 80080d8:	6099      	str	r1, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80080da:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 80080de:	2904      	cmp	r1, #4
 80080e0:	d001      	beq.n	80080e6 <SPI_CloseTransfer+0x3a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80080e2:	0691      	lsls	r1, r2, #26
 80080e4:	d430      	bmi.n	8008148 <SPI_CloseTransfer+0x9c>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80080e6:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 80080ea:	2903      	cmp	r1, #3
 80080ec:	d001      	beq.n	80080f2 <SPI_CloseTransfer+0x46>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80080ee:	0654      	lsls	r4, r2, #25
 80080f0:	d41f      	bmi.n	8008132 <SPI_CloseTransfer+0x86>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80080f2:	0591      	lsls	r1, r2, #22
 80080f4:	d509      	bpl.n	800810a <SPI_CloseTransfer+0x5e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80080f6:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 80080fa:	f041 0101 	orr.w	r1, r1, #1
 80080fe:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008102:	6999      	ldr	r1, [r3, #24]
 8008104:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8008108:	6199      	str	r1, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800810a:	05d2      	lsls	r2, r2, #23
 800810c:	d509      	bpl.n	8008122 <SPI_CloseTransfer+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800810e:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8008112:	f042 0208 	orr.w	r2, r2, #8
 8008116:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800811a:	699a      	ldr	r2, [r3, #24]
 800811c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008120:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008122:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 8008124:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 8008128:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800812c:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
}
 8008130:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008132:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 8008136:	f041 0104 	orr.w	r1, r1, #4
 800813a:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800813e:	6999      	ldr	r1, [r3, #24]
 8008140:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8008144:	6199      	str	r1, [r3, #24]
 8008146:	e7d4      	b.n	80080f2 <SPI_CloseTransfer+0x46>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008148:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800814c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8008150:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008154:	6999      	ldr	r1, [r3, #24]
 8008156:	f041 0120 	orr.w	r1, r1, #32
 800815a:	6199      	str	r1, [r3, #24]
 800815c:	e7c3      	b.n	80080e6 <SPI_CloseTransfer+0x3a>
 800815e:	bf00      	nop
 8008160:	fffffc90 	.word	0xfffffc90

08008164 <HAL_SPI_Init>:
  if (hspi == NULL)
 8008164:	2800      	cmp	r0, #0
 8008166:	f000 80a6 	beq.w	80082b6 <HAL_SPI_Init+0x152>
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800816a:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800816c:	2100      	movs	r1, #0
{
 800816e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008170:	4b53      	ldr	r3, [pc, #332]	@ (80082c0 <HAL_SPI_Init+0x15c>)
 8008172:	4604      	mov	r4, r0
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008174:	68c5      	ldr	r5, [r0, #12]
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008176:	429a      	cmp	r2, r3
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008178:	6281      	str	r1, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800817a:	d015      	beq.n	80081a8 <HAL_SPI_Init+0x44>
 800817c:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 8008180:	429a      	cmp	r2, r3
 8008182:	d011      	beq.n	80081a8 <HAL_SPI_Init+0x44>
 8008184:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008188:	429a      	cmp	r2, r3
 800818a:	f000 808c 	beq.w	80082a6 <HAL_SPI_Init+0x142>
 800818e:	2d0f      	cmp	r5, #15
 8008190:	d808      	bhi.n	80081a4 <HAL_SPI_Init+0x40>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008192:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008194:	f105 0308 	add.w	r3, r5, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008198:	0971      	lsrs	r1, r6, #5
  data_size = (data_size + 7UL) / 8UL;
 800819a:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 800819c:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	d909      	bls.n	80081b8 <HAL_SPI_Init+0x54>
    return HAL_ERROR;
 80081a4:	2001      	movs	r0, #1
}
 80081a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80081a8:	4b45      	ldr	r3, [pc, #276]	@ (80082c0 <HAL_SPI_Init+0x15c>)
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80081aa:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d057      	beq.n	8008260 <HAL_SPI_Init+0xfc>
 80081b0:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d053      	beq.n	8008260 <HAL_SPI_Init+0xfc>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80081b8:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 80081bc:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d066      	beq.n	8008292 <HAL_SPI_Init+0x12e>
 80081c4:	2000      	movs	r0, #0
  hspi->State = HAL_SPI_STATE_BUSY;
 80081c6:	2302      	movs	r3, #2
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80081c8:	6861      	ldr	r1, [r4, #4]
 80081ca:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
  hspi->State = HAL_SPI_STATE_BUSY;
 80081cc:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 80081d0:	6813      	ldr	r3, [r2, #0]
 80081d2:	f023 0301 	bic.w	r3, r3, #1
 80081d6:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80081d8:	69a3      	ldr	r3, [r4, #24]
 80081da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80081de:	d049      	beq.n	8008274 <HAL_SPI_Init+0x110>
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 80081e0:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80081e2:	4330      	orrs	r0, r6
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 80081e4:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 80081e6:	433b      	orrs	r3, r7
 80081e8:	4333      	orrs	r3, r6
 80081ea:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 80081ec:	4333      	orrs	r3, r6
 80081ee:	6926      	ldr	r6, [r4, #16]
 80081f0:	4333      	orrs	r3, r6
 80081f2:	6966      	ldr	r6, [r4, #20]
 80081f4:	4333      	orrs	r3, r6
 80081f6:	6a26      	ldr	r6, [r4, #32]
 80081f8:	4333      	orrs	r3, r6
 80081fa:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 80081fc:	4333      	orrs	r3, r6
 80081fe:	68a6      	ldr	r6, [r4, #8]
 8008200:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008202:	69e6      	ldr	r6, [r4, #28]
 8008204:	4330      	orrs	r0, r6
 8008206:	4328      	orrs	r0, r5
 8008208:	6090      	str	r0, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800820a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800820c:	4303      	orrs	r3, r0
 800820e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008210:	4303      	orrs	r3, r0
 8008212:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8008214:	b9b9      	cbnz	r1, 8008246 <HAL_SPI_Init+0xe2>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008216:	6893      	ldr	r3, [r2, #8]
 8008218:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800821c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008220:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8008222:	6893      	ldr	r3, [r2, #8]
 8008224:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008228:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800822c:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800822e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8008230:	f023 0301 	bic.w	r3, r3, #1
 8008234:	6513      	str	r3, [r2, #80]	@ 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008236:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8008238:	2201      	movs	r2, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800823a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  return HAL_OK;
 800823e:	4618      	mov	r0, r3
  hspi->State     = HAL_SPI_STATE_READY;
 8008240:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
}
 8008244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008246:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8008248:	f023 0301 	bic.w	r3, r3, #1
 800824c:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800824e:	024b      	lsls	r3, r1, #9
 8008250:	d5f1      	bpl.n	8008236 <HAL_SPI_Init+0xd2>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008252:	68d3      	ldr	r3, [r2, #12]
 8008254:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8008256:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800825a:	430b      	orrs	r3, r1
 800825c:	60d3      	str	r3, [r2, #12]
 800825e:	e7ea      	b.n	8008236 <HAL_SPI_Init+0xd2>
  data_size = (data_size + 7UL) / 8UL;
 8008260:	f105 0308 	add.w	r3, r5, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008264:	0971      	lsrs	r1, r6, #5
  data_size = (data_size + 7UL) / 8UL;
 8008266:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 8008268:	fb01 3303 	mla	r3, r1, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800826c:	2b10      	cmp	r3, #16
 800826e:	d9a3      	bls.n	80081b8 <HAL_SPI_Init+0x54>
    return HAL_ERROR;
 8008270:	2001      	movs	r0, #1
 8008272:	e798      	b.n	80081a6 <HAL_SPI_Init+0x42>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008274:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8008278:	d01f      	beq.n	80082ba <HAL_SPI_Init+0x156>
 800827a:	2900      	cmp	r1, #0
 800827c:	d1b0      	bne.n	80081e0 <HAL_SPI_Init+0x7c>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800827e:	f1b7 5f80 	cmp.w	r7, #268435456	@ 0x10000000
 8008282:	d1ad      	bne.n	80081e0 <HAL_SPI_Init+0x7c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008284:	f8d2 c000 	ldr.w	ip, [r2]
 8008288:	f44c 5c80 	orr.w	ip, ip, #4096	@ 0x1000
 800828c:	f8c2 c000 	str.w	ip, [r2]
 8008290:	e7a6      	b.n	80081e0 <HAL_SPI_Init+0x7c>
    HAL_SPI_MspInit(hspi);
 8008292:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8008294:	f884 1080 	strb.w	r1, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 8008298:	f002 fafe 	bl	800a898 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800829c:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800829e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80082a0:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 80082a2:	68e5      	ldr	r5, [r4, #12]
 80082a4:	e78f      	b.n	80081c6 <HAL_SPI_Init+0x62>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80082a6:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80082a8:	f105 0308 	add.w	r3, r5, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80082ac:	0971      	lsrs	r1, r6, #5
  data_size = (data_size + 7UL) / 8UL;
 80082ae:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 80082b0:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80082b4:	e7da      	b.n	800826c <HAL_SPI_Init+0x108>
    return HAL_ERROR;
 80082b6:	2001      	movs	r0, #1
}
 80082b8:	4770      	bx	lr
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80082ba:	2f00      	cmp	r7, #0
 80082bc:	d0e2      	beq.n	8008284 <HAL_SPI_Init+0x120>
 80082be:	e78f      	b.n	80081e0 <HAL_SPI_Init+0x7c>
 80082c0:	40013000 	.word	0x40013000

080082c4 <HAL_SPI_Transmit>:
{
 80082c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082c8:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 80082ca:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	f000 80bd 	beq.w	800844e <HAL_SPI_Transmit+0x18a>
 80082d4:	2301      	movs	r3, #1
 80082d6:	4604      	mov	r4, r0
 80082d8:	468a      	mov	sl, r1
 80082da:	4690      	mov	r8, r2
 80082dc:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80082e0:	f8d0 9000 	ldr.w	r9, [r0]
  tickstart = HAL_GetTick();
 80082e4:	f7fb fa4e 	bl	8003784 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80082e8:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
  tickstart = HAL_GetTick();
 80082ec:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	b2df      	uxtb	r7, r3
 80082f2:	f040 80a9 	bne.w	8008448 <HAL_SPI_Transmit+0x184>
  if ((pData == NULL) || (Size == 0UL))
 80082f6:	f1ba 0f00 	cmp.w	sl, #0
 80082fa:	f000 80c9 	beq.w	8008490 <HAL_SPI_Transmit+0x1cc>
 80082fe:	fab8 f388 	clz	r3, r8
 8008302:	095b      	lsrs	r3, r3, #5
 8008304:	f1b8 0f00 	cmp.w	r8, #0
 8008308:	f000 80c2 	beq.w	8008490 <HAL_SPI_Transmit+0x1cc>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800830c:	2203      	movs	r2, #3
  hspi->pRxBuffPtr  = NULL;
 800830e:	6663      	str	r3, [r4, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008310:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008314:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008318:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->TxXferCount = Size;
 800831c:	f8a4 8062 	strh.w	r8, [r4, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t) 0UL;
 8008320:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
    SPI_1LINE_TX(hspi);
 8008324:	6821      	ldr	r1, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008326:	f8c4 a05c 	str.w	sl, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800832a:	f8a4 8060 	strh.w	r8, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 800832e:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008332:	68a3      	ldr	r3, [r4, #8]
 8008334:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008338:	d103      	bne.n	8008342 <HAL_SPI_Transmit+0x7e>
    SPI_1LINE_TX(hspi);
 800833a:	680b      	ldr	r3, [r1, #0]
 800833c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008340:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008342:	684b      	ldr	r3, [r1, #4]
 8008344:	f36f 030f 	bfc	r3, #0, #16
 8008348:	ea43 0308 	orr.w	r3, r3, r8
 800834c:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 800834e:	680b      	ldr	r3, [r1, #0]
 8008350:	f043 0301 	orr.w	r3, r3, #1
 8008354:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008356:	6863      	ldr	r3, [r4, #4]
 8008358:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800835c:	d103      	bne.n	8008366 <HAL_SPI_Transmit+0xa2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800835e:	680b      	ldr	r3, [r1, #0]
 8008360:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008364:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008366:	68e3      	ldr	r3, [r4, #12]
 8008368:	2b0f      	cmp	r3, #15
 800836a:	d838      	bhi.n	80083de <HAL_SPI_Transmit+0x11a>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800836c:	2b07      	cmp	r3, #7
    while (hspi->TxXferCount > 0UL)
 800836e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008372:	b29b      	uxth	r3, r3
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008374:	d96f      	bls.n	8008456 <HAL_SPI_Transmit+0x192>
    while (hspi->TxXferCount > 0UL)
 8008376:	b9db      	cbnz	r3, 80083b0 <HAL_SPI_Transmit+0xec>
 8008378:	e052      	b.n	8008420 <HAL_SPI_Transmit+0x15c>
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800837a:	f8b4 2062 	ldrh.w	r2, [r4, #98]	@ 0x62
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800837e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008380:	b292      	uxth	r2, r2
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008382:	4618      	mov	r0, r3
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008384:	2a01      	cmp	r2, #1
 8008386:	f240 809c 	bls.w	80084c2 <HAL_SPI_Transmit+0x1fe>
 800838a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800838c:	2a00      	cmp	r2, #0
 800838e:	f000 8098 	beq.w	80084c2 <HAL_SPI_Transmit+0x1fe>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008392:	f853 2b04 	ldr.w	r2, [r3], #4
 8008396:	620a      	str	r2, [r1, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008398:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800839a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800839e:	3b02      	subs	r3, #2
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    while (hspi->TxXferCount > 0UL)
 80083a6:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d037      	beq.n	8008420 <HAL_SPI_Transmit+0x15c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80083b0:	694b      	ldr	r3, [r1, #20]
 80083b2:	f013 0802 	ands.w	r8, r3, #2
 80083b6:	d1e0      	bne.n	800837a <HAL_SPI_Transmit+0xb6>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083b8:	f7fb f9e4 	bl	8003784 <HAL_GetTick>
 80083bc:	1b80      	subs	r0, r0, r6
 80083be:	42a8      	cmp	r0, r5
 80083c0:	d302      	bcc.n	80083c8 <HAL_SPI_Transmit+0x104>
 80083c2:	1c68      	adds	r0, r5, #1
 80083c4:	f040 80a7 	bne.w	8008516 <HAL_SPI_Transmit+0x252>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80083c8:	6821      	ldr	r1, [r4, #0]
 80083ca:	e7ec      	b.n	80083a6 <HAL_SPI_Transmit+0xe2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083cc:	f7fb f9da 	bl	8003784 <HAL_GetTick>
 80083d0:	1b80      	subs	r0, r0, r6
 80083d2:	42a8      	cmp	r0, r5
 80083d4:	d302      	bcc.n	80083dc <HAL_SPI_Transmit+0x118>
 80083d6:	1c6b      	adds	r3, r5, #1
 80083d8:	f040 809d 	bne.w	8008516 <HAL_SPI_Transmit+0x252>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80083dc:	6821      	ldr	r1, [r4, #0]
    while (hspi->TxXferCount > 0UL)
 80083de:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	b1e3      	cbz	r3, 8008420 <HAL_SPI_Transmit+0x15c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80083e6:	694b      	ldr	r3, [r1, #20]
 80083e8:	f013 0802 	ands.w	r8, r3, #2
 80083ec:	d0ee      	beq.n	80083cc <HAL_SPI_Transmit+0x108>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80083ee:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80083f0:	f852 3b04 	ldr.w	r3, [r2], #4
 80083f4:	620b      	str	r3, [r1, #32]
        hspi->TxXferCount--;
 80083f6:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80083fa:	65e2      	str	r2, [r4, #92]	@ 0x5c
        hspi->TxXferCount--;
 80083fc:	3b01      	subs	r3, #1
 80083fe:	b29b      	uxth	r3, r3
 8008400:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    while (hspi->TxXferCount > 0UL)
 8008404:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008408:	b29b      	uxth	r3, r3
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1eb      	bne.n	80083e6 <HAL_SPI_Transmit+0x122>
 800840e:	e007      	b.n	8008420 <HAL_SPI_Transmit+0x15c>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008410:	f7fb f9b8 	bl	8003784 <HAL_GetTick>
 8008414:	1b80      	subs	r0, r0, r6
 8008416:	4285      	cmp	r5, r0
 8008418:	d801      	bhi.n	800841e <HAL_SPI_Transmit+0x15a>
 800841a:	1c6a      	adds	r2, r5, #1
 800841c:	d174      	bne.n	8008508 <HAL_SPI_Transmit+0x244>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800841e:	6821      	ldr	r1, [r4, #0]
 8008420:	694b      	ldr	r3, [r1, #20]
 8008422:	071b      	lsls	r3, r3, #28
 8008424:	d5f4      	bpl.n	8008410 <HAL_SPI_Transmit+0x14c>
  SPI_CloseTransfer(hspi);
 8008426:	4620      	mov	r0, r4
 8008428:	f7ff fe40 	bl	80080ac <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 800842c:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800842e:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8008430:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008434:	f8d4 7084 	ldr.w	r7, [r4, #132]	@ 0x84
  __HAL_UNLOCK(hspi);
 8008438:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800843c:	1aff      	subs	r7, r7, r3
 800843e:	bf18      	it	ne
 8008440:	2701      	movne	r7, #1
}
 8008442:	4638      	mov	r0, r7
 8008444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_UNLOCK(hspi);
 8008448:	2300      	movs	r3, #0
 800844a:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  __HAL_LOCK(hspi);
 800844e:	2702      	movs	r7, #2
}
 8008450:	4638      	mov	r0, r7
 8008452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    while (hspi->TxXferCount > 0UL)
 8008456:	2b00      	cmp	r3, #0
 8008458:	d0e2      	beq.n	8008420 <HAL_SPI_Transmit+0x15c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800845a:	694b      	ldr	r3, [r1, #20]
 800845c:	f013 0802 	ands.w	r8, r3, #2
 8008460:	d049      	beq.n	80084f6 <HAL_SPI_Transmit+0x232>
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008462:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008466:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008468:	b29b      	uxth	r3, r3
 800846a:	2b03      	cmp	r3, #3
 800846c:	d916      	bls.n	800849c <HAL_SPI_Transmit+0x1d8>
 800846e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008470:	2b40      	cmp	r3, #64	@ 0x40
 8008472:	d913      	bls.n	800849c <HAL_SPI_Transmit+0x1d8>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008474:	f852 3b04 	ldr.w	r3, [r2], #4
 8008478:	620b      	str	r3, [r1, #32]
          hspi->TxXferCount -= (uint16_t)4UL;
 800847a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800847e:	65e2      	str	r2, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8008480:	3b04      	subs	r3, #4
 8008482:	b29b      	uxth	r3, r3
 8008484:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    while (hspi->TxXferCount > 0UL)
 8008488:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800848c:	b29b      	uxth	r3, r3
 800848e:	e7e2      	b.n	8008456 <HAL_SPI_Transmit+0x192>
    __HAL_UNLOCK(hspi);
 8008490:	2300      	movs	r3, #0
}
 8008492:	4638      	mov	r0, r7
    __HAL_UNLOCK(hspi);
 8008494:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 8008498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800849c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d919      	bls.n	80084da <HAL_SPI_Transmit+0x216>
 80084a6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80084a8:	b1bb      	cbz	r3, 80084da <HAL_SPI_Transmit+0x216>
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80084aa:	f832 3b02 	ldrh.w	r3, [r2], #2
 80084ae:	f8a9 3020 	strh.w	r3, [r9, #32]
          hspi->TxXferCount -= (uint16_t)2UL;
 80084b2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80084b6:	65e2      	str	r2, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80084b8:	3b02      	subs	r3, #2
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 80084c0:	e7e2      	b.n	8008488 <HAL_SPI_Transmit+0x1c4>
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80084c2:	f830 3b02 	ldrh.w	r3, [r0], #2
 80084c6:	f8a9 3020 	strh.w	r3, [r9, #32]
          hspi->TxXferCount--;
 80084ca:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80084ce:	65e0      	str	r0, [r4, #92]	@ 0x5c
          hspi->TxXferCount--;
 80084d0:	3b01      	subs	r3, #1
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 80084d8:	e765      	b.n	80083a6 <HAL_SPI_Transmit+0xe2>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 80084da:	7813      	ldrb	r3, [r2, #0]
 80084dc:	f881 3020 	strb.w	r3, [r1, #32]
          hspi->TxXferCount--;
 80084e0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80084e4:	6821      	ldr	r1, [r4, #0]
          hspi->TxXferCount--;
 80084e6:	3b01      	subs	r3, #1
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80084ee:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80084f0:	3301      	adds	r3, #1
 80084f2:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount--;
 80084f4:	e7c8      	b.n	8008488 <HAL_SPI_Transmit+0x1c4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80084f6:	f7fb f945 	bl	8003784 <HAL_GetTick>
 80084fa:	1b80      	subs	r0, r0, r6
 80084fc:	42a8      	cmp	r0, r5
 80084fe:	d301      	bcc.n	8008504 <HAL_SPI_Transmit+0x240>
 8008500:	1c69      	adds	r1, r5, #1
 8008502:	d108      	bne.n	8008516 <HAL_SPI_Transmit+0x252>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008504:	6821      	ldr	r1, [r4, #0]
 8008506:	e7bf      	b.n	8008488 <HAL_SPI_Transmit+0x1c4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008508:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800850c:	f043 0320 	orr.w	r3, r3, #32
 8008510:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8008514:	e787      	b.n	8008426 <HAL_SPI_Transmit+0x162>
          SPI_CloseTransfer(hspi);
 8008516:	4620      	mov	r0, r4
 8008518:	f7ff fdc8 	bl	80080ac <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800851c:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008520:	2201      	movs	r2, #1
          __HAL_UNLOCK(hspi);
 8008522:	f884 8080 	strb.w	r8, [r4, #128]	@ 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800852a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800852e:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
          return HAL_ERROR;
 8008532:	e786      	b.n	8008442 <HAL_SPI_Transmit+0x17e>

08008534 <HAL_SPI_TransmitReceive>:
{
 8008534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008538:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 800853a:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
{
 800853e:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 8008540:	2b01      	cmp	r3, #1
 8008542:	f000 808c 	beq.w	800865e <HAL_SPI_TransmitReceive+0x12a>
 8008546:	2301      	movs	r3, #1
 8008548:	4604      	mov	r4, r0
 800854a:	468a      	mov	sl, r1
 800854c:	4690      	mov	r8, r2
 800854e:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008552:	f8d0 9000 	ldr.w	r9, [r0]
  tickstart = HAL_GetTick();
 8008556:	f7fb f915 	bl	8003784 <HAL_GetTick>
  tmp_state           = hspi->State;
 800855a:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
  tickstart = HAL_GetTick();
 800855e:	4607      	mov	r7, r0
  tmp_mode            = hspi->Init.Mode;
 8008560:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008562:	2b01      	cmp	r3, #1
  tmp_state           = hspi->State;
 8008564:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008566:	d007      	beq.n	8008578 <HAL_SPI_TransmitReceive+0x44>
 8008568:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 800856c:	d174      	bne.n	8008658 <HAL_SPI_TransmitReceive+0x124>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800856e:	68a3      	ldr	r3, [r4, #8]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d171      	bne.n	8008658 <HAL_SPI_TransmitReceive+0x124>
 8008574:	2a04      	cmp	r2, #4
 8008576:	d16f      	bne.n	8008658 <HAL_SPI_TransmitReceive+0x124>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008578:	f1b8 0f00 	cmp.w	r8, #0
 800857c:	bf18      	it	ne
 800857e:	f1ba 0f00 	cmpne.w	sl, #0
 8008582:	d06f      	beq.n	8008664 <HAL_SPI_TransmitReceive+0x130>
 8008584:	2d00      	cmp	r5, #0
 8008586:	d06d      	beq.n	8008664 <HAL_SPI_TransmitReceive+0x130>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008588:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 800858c:	2b04      	cmp	r3, #4
 800858e:	d002      	beq.n	8008596 <HAL_SPI_TransmitReceive+0x62>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008590:	2305      	movs	r3, #5
 8008592:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008596:	6822      	ldr	r2, [r4, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008598:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800859a:	f8c4 8064 	str.w	r8, [r4, #100]	@ 0x64
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800859e:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085a2:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->RxXferCount = Size;
 80085a6:	f8a4 506a 	strh.w	r5, [r4, #106]	@ 0x6a
  hspi->TxXferCount = Size;
 80085aa:	f8a4 5062 	strh.w	r5, [r4, #98]	@ 0x62
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80085ae:	f8c4 a05c 	str.w	sl, [r4, #92]	@ 0x5c
  hspi->RxXferSize  = Size;
 80085b2:	f8a4 5068 	strh.w	r5, [r4, #104]	@ 0x68
  hspi->TxXferSize  = Size;
 80085b6:	f8a4 5060 	strh.w	r5, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 80085ba:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80085be:	6853      	ldr	r3, [r2, #4]
 80085c0:	f36f 030f 	bfc	r3, #0, #16
 80085c4:	ea43 0305 	orr.w	r3, r3, r5
 80085c8:	6053      	str	r3, [r2, #4]
  __HAL_SPI_ENABLE(hspi);
 80085ca:	6813      	ldr	r3, [r2, #0]
 80085cc:	f043 0301 	orr.w	r3, r3, #1
 80085d0:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80085d2:	d103      	bne.n	80085dc <HAL_SPI_TransmitReceive+0xa8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80085d4:	6813      	ldr	r3, [r2, #0]
 80085d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80085da:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80085dc:	68e3      	ldr	r3, [r4, #12]
 80085de:	2b0f      	cmp	r3, #15
 80085e0:	d961      	bls.n	80086a6 <HAL_SPI_TransmitReceive+0x172>
  initial_RxXferCount = Size;
 80085e2:	46a8      	mov	r8, r5
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 80085e4:	f248 0908 	movw	r9, #32776	@ 0x8008
 80085e8:	e030      	b.n	800864c <HAL_SPI_TransmitReceive+0x118>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 80085ea:	6953      	ldr	r3, [r2, #20]
 80085ec:	0799      	lsls	r1, r3, #30
 80085ee:	d50e      	bpl.n	800860e <HAL_SPI_TransmitReceive+0xda>
 80085f0:	b16d      	cbz	r5, 800860e <HAL_SPI_TransmitReceive+0xda>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80085f2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80085f4:	f853 1b04 	ldr.w	r1, [r3], #4
 80085f8:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80085fa:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hspi->TxXferCount --;
 80085fc:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008600:	3b01      	subs	r3, #1
 8008602:	b29b      	uxth	r3, r3
 8008604:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008608:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 800860c:	b2ad      	uxth	r5, r5
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800860e:	6953      	ldr	r3, [r2, #20]
 8008610:	ea13 0f09 	tst.w	r3, r9
 8008614:	d011      	beq.n	800863a <HAL_SPI_TransmitReceive+0x106>
 8008616:	f1b8 0f00 	cmp.w	r8, #0
 800861a:	d00e      	beq.n	800863a <HAL_SPI_TransmitReceive+0x106>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800861c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
        hspi->RxXferCount --;
 800861e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008622:	6e62      	ldr	r2, [r4, #100]	@ 0x64
        hspi->RxXferCount --;
 8008624:	3b01      	subs	r3, #1
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008626:	f842 1b04 	str.w	r1, [r2], #4
        hspi->RxXferCount --;
 800862a:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800862c:	6662      	str	r2, [r4, #100]	@ 0x64
        hspi->RxXferCount --;
 800862e:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8008632:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 8008636:	fa1f f888 	uxth.w	r8, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800863a:	f7fb f8a3 	bl	8003784 <HAL_GetTick>
 800863e:	1bc0      	subs	r0, r0, r7
 8008640:	42b0      	cmp	r0, r6
 8008642:	d302      	bcc.n	800864a <HAL_SPI_TransmitReceive+0x116>
 8008644:	1c73      	adds	r3, r6, #1
 8008646:	f040 8104 	bne.w	8008852 <HAL_SPI_TransmitReceive+0x31e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800864a:	6822      	ldr	r2, [r4, #0]
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800864c:	ea45 0308 	orr.w	r3, r5, r8
 8008650:	b29b      	uxth	r3, r3
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1c9      	bne.n	80085ea <HAL_SPI_TransmitReceive+0xb6>
 8008656:	e013      	b.n	8008680 <HAL_SPI_TransmitReceive+0x14c>
    __HAL_UNLOCK(hspi);
 8008658:	2300      	movs	r3, #0
 800865a:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  __HAL_LOCK(hspi);
 800865e:	2002      	movs	r0, #2
}
 8008660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_UNLOCK(hspi);
 8008664:	2300      	movs	r3, #0
 8008666:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    return errorcode;
 800866a:	2001      	movs	r0, #1
 800866c:	e7f8      	b.n	8008660 <HAL_SPI_TransmitReceive+0x12c>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800866e:	f7fb f889 	bl	8003784 <HAL_GetTick>
 8008672:	1bc0      	subs	r0, r0, r7
 8008674:	4286      	cmp	r6, r0
 8008676:	d802      	bhi.n	800867e <HAL_SPI_TransmitReceive+0x14a>
 8008678:	1c72      	adds	r2, r6, #1
 800867a:	f040 80e3 	bne.w	8008844 <HAL_SPI_TransmitReceive+0x310>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800867e:	6822      	ldr	r2, [r4, #0]
 8008680:	6953      	ldr	r3, [r2, #20]
 8008682:	071b      	lsls	r3, r3, #28
 8008684:	d5f3      	bpl.n	800866e <HAL_SPI_TransmitReceive+0x13a>
  SPI_CloseTransfer(hspi);
 8008686:	4620      	mov	r0, r4
 8008688:	f7ff fd10 	bl	80080ac <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 800868c:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800868e:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8008690:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008694:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  __HAL_UNLOCK(hspi);
 8008698:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800869c:	1ac0      	subs	r0, r0, r3
 800869e:	bf18      	it	ne
 80086a0:	2001      	movne	r0, #1
}
 80086a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086a6:	2b07      	cmp	r3, #7
  initial_RxXferCount = Size;
 80086a8:	46a8      	mov	r8, r5
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086aa:	d974      	bls.n	8008796 <HAL_SPI_TransmitReceive+0x262>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80086ac:	ea45 0308 	orr.w	r3, r5, r8
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d0e4      	beq.n	8008680 <HAL_SPI_TransmitReceive+0x14c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 80086b6:	6953      	ldr	r3, [r2, #20]
 80086b8:	0798      	lsls	r0, r3, #30
 80086ba:	d515      	bpl.n	80086e8 <HAL_SPI_TransmitReceive+0x1b4>
 80086bc:	b1a5      	cbz	r5, 80086e8 <HAL_SPI_TransmitReceive+0x1b4>
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80086be:	2d01      	cmp	r5, #1
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80086c0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80086c2:	d003      	beq.n	80086cc <HAL_SPI_TransmitReceive+0x198>
 80086c4:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80086c6:	2900      	cmp	r1, #0
 80086c8:	f040 80d3 	bne.w	8008872 <HAL_SPI_TransmitReceive+0x33e>
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80086cc:	f833 1b02 	ldrh.w	r1, [r3], #2
 80086d0:	f8a9 1020 	strh.w	r1, [r9, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80086d4:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount--;
 80086d6:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 80086da:	3b01      	subs	r3, #1
 80086dc:	b29b      	uxth	r3, r3
 80086de:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 80086e2:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 80086e6:	b2ad      	uxth	r5, r5
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 80086e8:	6953      	ldr	r3, [r2, #20]
 80086ea:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 80086ee:	d015      	beq.n	800871c <HAL_SPI_TransmitReceive+0x1e8>
 80086f0:	f1b8 0f00 	cmp.w	r8, #0
 80086f4:	d012      	beq.n	800871c <HAL_SPI_TransmitReceive+0x1e8>
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 80086f6:	6951      	ldr	r1, [r2, #20]
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80086f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 80086fa:	0409      	lsls	r1, r1, #16
 80086fc:	f140 8092 	bpl.w	8008824 <HAL_SPI_TransmitReceive+0x2f0>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008700:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008702:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008706:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008708:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 800870c:	3b02      	subs	r3, #2
 800870e:	b29b      	uxth	r3, r3
 8008710:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008714:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 8008718:	fa1f f888 	uxth.w	r8, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800871c:	f7fb f832 	bl	8003784 <HAL_GetTick>
 8008720:	1bc0      	subs	r0, r0, r7
 8008722:	42b0      	cmp	r0, r6
 8008724:	d302      	bcc.n	800872c <HAL_SPI_TransmitReceive+0x1f8>
 8008726:	1c72      	adds	r2, r6, #1
 8008728:	f040 8093 	bne.w	8008852 <HAL_SPI_TransmitReceive+0x31e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800872c:	6822      	ldr	r2, [r4, #0]
 800872e:	e7bd      	b.n	80086ac <HAL_SPI_TransmitReceive+0x178>
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008730:	2d01      	cmp	r5, #1
 8008732:	d14f      	bne.n	80087d4 <HAL_SPI_TransmitReceive+0x2a0>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8008734:	781b      	ldrb	r3, [r3, #0]
 8008736:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->TxXferCount--;
 800873a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800873e:	6822      	ldr	r2, [r4, #0]
          hspi->TxXferCount--;
 8008740:	3b01      	subs	r3, #1
 8008742:	b29b      	uxth	r3, r3
 8008744:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008748:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
          initial_TxXferCount = hspi->TxXferCount;
 800874a:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800874e:	3301      	adds	r3, #1
          initial_TxXferCount = hspi->TxXferCount;
 8008750:	b2ad      	uxth	r5, r5
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008752:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8008754:	6953      	ldr	r3, [r2, #20]
 8008756:	f413 4f60 	tst.w	r3, #57344	@ 0xe000
 800875a:	d014      	beq.n	8008786 <HAL_SPI_TransmitReceive+0x252>
 800875c:	f1b8 0f00 	cmp.w	r8, #0
 8008760:	d011      	beq.n	8008786 <HAL_SPI_TransmitReceive+0x252>
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008762:	6951      	ldr	r1, [r2, #20]
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008764:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008766:	0408      	lsls	r0, r1, #16
 8008768:	d546      	bpl.n	80087f8 <HAL_SPI_TransmitReceive+0x2c4>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800876a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800876c:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008770:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008772:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008776:	3b04      	subs	r3, #4
 8008778:	b29b      	uxth	r3, r3
 800877a:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800877e:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 8008782:	fa1f f888 	uxth.w	r8, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008786:	f7fa fffd 	bl	8003784 <HAL_GetTick>
 800878a:	1bc0      	subs	r0, r0, r7
 800878c:	42b0      	cmp	r0, r6
 800878e:	d301      	bcc.n	8008794 <HAL_SPI_TransmitReceive+0x260>
 8008790:	1c71      	adds	r1, r6, #1
 8008792:	d15e      	bne.n	8008852 <HAL_SPI_TransmitReceive+0x31e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008794:	6822      	ldr	r2, [r4, #0]
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008796:	ea45 0308 	orr.w	r3, r5, r8
 800879a:	b29b      	uxth	r3, r3
 800879c:	2b00      	cmp	r3, #0
 800879e:	f43f af6f 	beq.w	8008680 <HAL_SPI_TransmitReceive+0x14c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 80087a2:	6953      	ldr	r3, [r2, #20]
 80087a4:	079b      	lsls	r3, r3, #30
 80087a6:	d5d5      	bpl.n	8008754 <HAL_SPI_TransmitReceive+0x220>
 80087a8:	2d00      	cmp	r5, #0
 80087aa:	d0d3      	beq.n	8008754 <HAL_SPI_TransmitReceive+0x220>
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80087ac:	2d03      	cmp	r5, #3
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80087ae:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80087b0:	d9be      	bls.n	8008730 <HAL_SPI_TransmitReceive+0x1fc>
 80087b2:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80087b4:	2940      	cmp	r1, #64	@ 0x40
 80087b6:	d90e      	bls.n	80087d6 <HAL_SPI_TransmitReceive+0x2a2>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80087b8:	f853 1b04 	ldr.w	r1, [r3], #4
 80087bc:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80087be:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80087c0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 80087c4:	3b04      	subs	r3, #4
 80087c6:	b29b      	uxth	r3, r3
 80087c8:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 80087cc:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 80087d0:	b2ad      	uxth	r5, r5
 80087d2:	e7bf      	b.n	8008754 <HAL_SPI_TransmitReceive+0x220>
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80087d4:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80087d6:	2900      	cmp	r1, #0
 80087d8:	d0ac      	beq.n	8008734 <HAL_SPI_TransmitReceive+0x200>
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80087da:	f833 1b02 	ldrh.w	r1, [r3], #2
 80087de:	f8a9 1020 	strh.w	r1, [r9, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80087e2:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80087e4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 80087e8:	3b02      	subs	r3, #2
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 80087f0:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 80087f4:	b2ad      	uxth	r5, r5
 80087f6:	e7ad      	b.n	8008754 <HAL_SPI_TransmitReceive+0x220>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 80087f8:	6951      	ldr	r1, [r2, #20]
 80087fa:	f401 41c0 	and.w	r1, r1, #24576	@ 0x6000
 80087fe:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8008802:	d944      	bls.n	800888e <HAL_SPI_TransmitReceive+0x35a>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008804:	f8b9 2030 	ldrh.w	r2, [r9, #48]	@ 0x30
 8008808:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800880c:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800880e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008812:	3b02      	subs	r3, #2
 8008814:	b29b      	uxth	r3, r3
 8008816:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800881a:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 800881e:	fa1f f888 	uxth.w	r8, r8
 8008822:	e7b0      	b.n	8008786 <HAL_SPI_TransmitReceive+0x252>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008824:	f8b9 2030 	ldrh.w	r2, [r9, #48]	@ 0x30
 8008828:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800882c:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 800882e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008832:	3b01      	subs	r3, #1
 8008834:	b29b      	uxth	r3, r3
 8008836:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800883a:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
 800883e:	fa1f f888 	uxth.w	r8, r8
 8008842:	e76b      	b.n	800871c <HAL_SPI_TransmitReceive+0x1e8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008844:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008848:	f043 0320 	orr.w	r3, r3, #32
 800884c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8008850:	e719      	b.n	8008686 <HAL_SPI_TransmitReceive+0x152>
        SPI_CloseTransfer(hspi);
 8008852:	4620      	mov	r0, r4
 8008854:	f7ff fc2a 	bl	80080ac <SPI_CloseTransfer>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008858:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
        __HAL_UNLOCK(hspi);
 800885c:	2100      	movs	r1, #0
        hspi->State = HAL_SPI_STATE_READY;
 800885e:	2201      	movs	r2, #1
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008860:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
        __HAL_UNLOCK(hspi);
 8008864:	f884 1080 	strb.w	r1, [r4, #128]	@ 0x80
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008868:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800886c:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
        return HAL_ERROR;
 8008870:	e6fb      	b.n	800866a <HAL_SPI_TransmitReceive+0x136>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008872:	f853 1b04 	ldr.w	r1, [r3], #4
 8008876:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008878:	65e3      	str	r3, [r4, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800887a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800887e:	3b02      	subs	r3, #2
 8008880:	b29b      	uxth	r3, r3
 8008882:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008886:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 800888a:	b2ad      	uxth	r5, r5
 800888c:	e72c      	b.n	80086e8 <HAL_SPI_TransmitReceive+0x1b4>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800888e:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8008892:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8008894:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008898:	3b01      	subs	r3, #1
 800889a:	b29b      	uxth	r3, r3
 800889c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80088a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
          initial_RxXferCount = hspi->RxXferCount;
 80088a2:	f8b4 806a 	ldrh.w	r8, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80088a6:	3301      	adds	r3, #1
          initial_RxXferCount = hspi->RxXferCount;
 80088a8:	fa1f f888 	uxth.w	r8, r8
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80088ac:	6663      	str	r3, [r4, #100]	@ 0x64
          initial_RxXferCount = hspi->RxXferCount;
 80088ae:	e76a      	b.n	8008786 <HAL_SPI_TransmitReceive+0x252>

080088b0 <HAL_SPI_Receive>:
{
 80088b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088b4:	461d      	mov	r5, r3
 80088b6:	b082      	sub	sp, #8
 80088b8:	4604      	mov	r4, r0
 80088ba:	4690      	mov	r8, r2
 80088bc:	468a      	mov	sl, r1
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80088be:	e9d0 9300 	ldrd	r9, r3, [r0]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80088c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088c6:	f000 8087 	beq.w	80089d8 <HAL_SPI_Receive+0x128>
  __HAL_LOCK(hspi);
 80088ca:	f894 3080 	ldrb.w	r3, [r4, #128]	@ 0x80
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d07d      	beq.n	80089ce <HAL_SPI_Receive+0x11e>
 80088d2:	2301      	movs	r3, #1
 80088d4:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  tickstart = HAL_GetTick();
 80088d8:	f7fa ff54 	bl	8003784 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80088dc:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
  tickstart = HAL_GetTick();
 80088e0:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	b2df      	uxtb	r7, r3
 80088e6:	d16f      	bne.n	80089c8 <HAL_SPI_Receive+0x118>
  if ((pData == NULL) || (Size == 0UL))
 80088e8:	f1ba 0f00 	cmp.w	sl, #0
 80088ec:	f000 80da 	beq.w	8008aa4 <HAL_SPI_Receive+0x1f4>
 80088f0:	fab8 f388 	clz	r3, r8
 80088f4:	095b      	lsrs	r3, r3, #5
 80088f6:	f1b8 0f00 	cmp.w	r8, #0
 80088fa:	f000 80d3 	beq.w	8008aa4 <HAL_SPI_Receive+0x1f4>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80088fe:	2204      	movs	r2, #4
  hspi->pTxBuffPtr  = NULL;
 8008900:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8008902:	f8a4 3060 	strh.w	r3, [r4, #96]	@ 0x60
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008906:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800890a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->RxXferCount = Size;
 800890e:	f8a4 806a 	strh.w	r8, [r4, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8008912:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
    SPI_1LINE_RX(hspi);
 8008916:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008918:	f8c4 a064 	str.w	sl, [r4, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800891c:	f8a4 8068 	strh.w	r8, [r4, #104]	@ 0x68
  hspi->RxISR       = NULL;
 8008920:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008924:	68a3      	ldr	r3, [r4, #8]
 8008926:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800892a:	d103      	bne.n	8008934 <HAL_SPI_Receive+0x84>
    SPI_1LINE_RX(hspi);
 800892c:	680b      	ldr	r3, [r1, #0]
 800892e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008932:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008934:	684b      	ldr	r3, [r1, #4]
 8008936:	f36f 030f 	bfc	r3, #0, #16
 800893a:	ea43 0308 	orr.w	r3, r3, r8
 800893e:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 8008940:	680b      	ldr	r3, [r1, #0]
 8008942:	f043 0301 	orr.w	r3, r3, #1
 8008946:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008948:	6863      	ldr	r3, [r4, #4]
 800894a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800894e:	d103      	bne.n	8008958 <HAL_SPI_Receive+0xa8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008950:	680b      	ldr	r3, [r1, #0]
 8008952:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008956:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008958:	68e3      	ldr	r3, [r4, #12]
 800895a:	2b0f      	cmp	r3, #15
 800895c:	d84a      	bhi.n	80089f4 <HAL_SPI_Receive+0x144>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800895e:	2b07      	cmp	r3, #7
    while (hspi->RxXferCount > 0UL)
 8008960:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008964:	b29b      	uxth	r3, r3
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008966:	f200 80a4 	bhi.w	8008ab2 <HAL_SPI_Receive+0x202>
    while (hspi->RxXferCount > 0UL)
 800896a:	b983      	cbnz	r3, 800898e <HAL_SPI_Receive+0xde>
 800896c:	e07b      	b.n	8008a66 <HAL_SPI_Receive+0x1b6>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800896e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8008970:	f842 3b04 	str.w	r3, [r2], #4
          hspi->RxXferCount -= (uint16_t)4UL;
 8008974:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008978:	6662      	str	r2, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800897a:	3b04      	subs	r3, #4
 800897c:	b29b      	uxth	r3, r3
 800897e:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
    while (hspi->RxXferCount > 0UL)
 8008982:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008986:	b29b      	uxth	r3, r3
 8008988:	2b00      	cmp	r3, #0
 800898a:	d06c      	beq.n	8008a66 <HAL_SPI_Receive+0x1b6>
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800898c:	6821      	ldr	r1, [r4, #0]
 800898e:	694b      	ldr	r3, [r1, #20]
 8008990:	f413 4860 	ands.w	r8, r3, #57344	@ 0xe000
 8008994:	d05f      	beq.n	8008a56 <HAL_SPI_Receive+0x1a6>
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008996:	694a      	ldr	r2, [r1, #20]
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008998:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800899a:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800899e:	461a      	mov	r2, r3
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 80089a0:	d1e5      	bne.n	800896e <HAL_SPI_Receive+0xbe>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 80089a2:	694a      	ldr	r2, [r1, #20]
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80089a4:	4618      	mov	r0, r3
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 80089a6:	f402 42c0 	and.w	r2, r2, #24576	@ 0x6000
 80089aa:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80089ae:	d96c      	bls.n	8008a8a <HAL_SPI_Receive+0x1da>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80089b0:	f8b9 3030 	ldrh.w	r3, [r9, #48]	@ 0x30
 80089b4:	f820 3b02 	strh.w	r3, [r0], #2
          hspi->RxXferCount -= (uint16_t)2UL;
 80089b8:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80089bc:	6660      	str	r0, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80089be:	3b02      	subs	r3, #2
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 80089c6:	e7dc      	b.n	8008982 <HAL_SPI_Receive+0xd2>
    __HAL_UNLOCK(hspi);
 80089c8:	2300      	movs	r3, #0
 80089ca:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  __HAL_LOCK(hspi);
 80089ce:	2702      	movs	r7, #2
}
 80089d0:	4638      	mov	r0, r7
 80089d2:	b002      	add	sp, #8
 80089d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80089d8:	6883      	ldr	r3, [r0, #8]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	f47f af75 	bne.w	80088ca <HAL_SPI_Receive+0x1a>
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80089e0:	9500      	str	r5, [sp, #0]
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80089e2:	2504      	movs	r5, #4
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80089e4:	4613      	mov	r3, r2
 80089e6:	460a      	mov	r2, r1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80089e8:	f880 5081 	strb.w	r5, [r0, #129]	@ 0x81
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80089ec:	f7ff fda2 	bl	8008534 <HAL_SPI_TransmitReceive>
 80089f0:	4607      	mov	r7, r0
 80089f2:	e7ed      	b.n	80089d0 <HAL_SPI_Receive+0x120>
    while (hspi->RxXferCount > 0UL)
 80089f4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	b3a3      	cbz	r3, 8008a66 <HAL_SPI_Receive+0x1b6>
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 80089fc:	f248 0908 	movw	r9, #32776	@ 0x8008
 8008a00:	e00f      	b.n	8008a22 <HAL_SPI_Receive+0x172>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a02:	6b09      	ldr	r1, [r1, #48]	@ 0x30
        hspi->RxXferCount--;
 8008a04:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8008a0a:	3a01      	subs	r2, #1
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a0c:	f843 1b04 	str.w	r1, [r3], #4
        hspi->RxXferCount--;
 8008a10:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008a12:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8008a14:	f8a4 206a 	strh.w	r2, [r4, #106]	@ 0x6a
    while (hspi->RxXferCount > 0UL)
 8008a18:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	b313      	cbz	r3, 8008a66 <HAL_SPI_Receive+0x1b6>
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8008a20:	6821      	ldr	r1, [r4, #0]
 8008a22:	694b      	ldr	r3, [r1, #20]
 8008a24:	ea13 0809 	ands.w	r8, r3, r9
 8008a28:	d1eb      	bne.n	8008a02 <HAL_SPI_Receive+0x152>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a2a:	f7fa feab 	bl	8003784 <HAL_GetTick>
 8008a2e:	1b80      	subs	r0, r0, r6
 8008a30:	42a8      	cmp	r0, r5
 8008a32:	d3f1      	bcc.n	8008a18 <HAL_SPI_Receive+0x168>
 8008a34:	1c69      	adds	r1, r5, #1
 8008a36:	d0ef      	beq.n	8008a18 <HAL_SPI_Receive+0x168>
          SPI_CloseTransfer(hspi);
 8008a38:	4620      	mov	r0, r4
 8008a3a:	f7ff fb37 	bl	80080ac <SPI_CloseTransfer>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008a3e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008a42:	2201      	movs	r2, #1
          __HAL_UNLOCK(hspi);
 8008a44:	f884 8080 	strb.w	r8, [r4, #128]	@ 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a4c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008a50:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
          return HAL_ERROR;
 8008a54:	e7bc      	b.n	80089d0 <HAL_SPI_Receive+0x120>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a56:	f7fa fe95 	bl	8003784 <HAL_GetTick>
 8008a5a:	1b80      	subs	r0, r0, r6
 8008a5c:	42a8      	cmp	r0, r5
 8008a5e:	d390      	bcc.n	8008982 <HAL_SPI_Receive+0xd2>
 8008a60:	1c6b      	adds	r3, r5, #1
 8008a62:	d08e      	beq.n	8008982 <HAL_SPI_Receive+0xd2>
 8008a64:	e7e8      	b.n	8008a38 <HAL_SPI_Receive+0x188>
  SPI_CloseTransfer(hspi);
 8008a66:	4620      	mov	r0, r4
 8008a68:	f7ff fb20 	bl	80080ac <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 8008a6c:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8008a6e:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8008a70:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a74:	f8d4 7084 	ldr.w	r7, [r4, #132]	@ 0x84
  __HAL_UNLOCK(hspi);
 8008a78:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a7c:	1aff      	subs	r7, r7, r3
 8008a7e:	bf18      	it	ne
 8008a80:	2701      	movne	r7, #1
}
 8008a82:	4638      	mov	r0, r7
 8008a84:	b002      	add	sp, #8
 8008a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008a8a:	f891 2030 	ldrb.w	r2, [r1, #48]	@ 0x30
 8008a8e:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8008a90:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008a94:	3b01      	subs	r3, #1
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008a9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008aa2:	e76e      	b.n	8008982 <HAL_SPI_Receive+0xd2>
    __HAL_UNLOCK(hspi);
 8008aa4:	2300      	movs	r3, #0
}
 8008aa6:	4638      	mov	r0, r7
    __HAL_UNLOCK(hspi);
 8008aa8:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 8008aac:	b002      	add	sp, #8
 8008aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    while (hspi->RxXferCount > 0UL)
 8008ab2:	b983      	cbnz	r3, 8008ad6 <HAL_SPI_Receive+0x226>
 8008ab4:	e7d7      	b.n	8008a66 <HAL_SPI_Receive+0x1b6>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008ab6:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8008ab8:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008abc:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008abe:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008ac2:	3b02      	subs	r3, #2
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
    while (hspi->RxXferCount > 0UL)
 8008aca:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d0c8      	beq.n	8008a66 <HAL_SPI_Receive+0x1b6>
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8008ad4:	6821      	ldr	r1, [r4, #0]
 8008ad6:	694b      	ldr	r3, [r1, #20]
 8008ad8:	f413 4860 	ands.w	r8, r3, #57344	@ 0xe000
 8008adc:	d011      	beq.n	8008b02 <HAL_SPI_Receive+0x252>
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008ade:	694a      	ldr	r2, [r1, #20]
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008ae0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008ae2:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008ae6:	461a      	mov	r2, r3
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008ae8:	d1e5      	bne.n	8008ab6 <HAL_SPI_Receive+0x206>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008aea:	f8b9 3030 	ldrh.w	r3, [r9, #48]	@ 0x30
 8008aee:	f822 3b02 	strh.w	r3, [r2], #2
          hspi->RxXferCount--;
 8008af2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008af6:	6662      	str	r2, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008af8:	3b01      	subs	r3, #1
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
 8008b00:	e7e3      	b.n	8008aca <HAL_SPI_Receive+0x21a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b02:	f7fa fe3f 	bl	8003784 <HAL_GetTick>
 8008b06:	1b80      	subs	r0, r0, r6
 8008b08:	42a8      	cmp	r0, r5
 8008b0a:	d3de      	bcc.n	8008aca <HAL_SPI_Receive+0x21a>
 8008b0c:	1c6a      	adds	r2, r5, #1
 8008b0e:	d0dc      	beq.n	8008aca <HAL_SPI_Receive+0x21a>
 8008b10:	e792      	b.n	8008a38 <HAL_SPI_Receive+0x188>
 8008b12:	bf00      	nop

08008b14 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b14:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b16:	4a1b      	ldr	r2, [pc, #108]	@ (8008b84 <TIM_OC1_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b18:	f023 0301 	bic.w	r3, r3, #1
{
 8008b1c:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b1e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008b20:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008b22:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008b24:	6985      	ldr	r5, [r0, #24]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008b26:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b2a:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 8008b2c:	680d      	ldr	r5, [r1, #0]
 8008b2e:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008b30:	688d      	ldr	r5, [r1, #8]
 8008b32:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008b34:	4d14      	ldr	r5, [pc, #80]	@ (8008b88 <TIM_OC1_SetConfig+0x74>)
 8008b36:	42a8      	cmp	r0, r5
 8008b38:	d00e      	beq.n	8008b58 <TIM_OC1_SetConfig+0x44>
 8008b3a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008b3e:	42a8      	cmp	r0, r5
 8008b40:	d00a      	beq.n	8008b58 <TIM_OC1_SetConfig+0x44>
 8008b42:	4e12      	ldr	r6, [pc, #72]	@ (8008b8c <TIM_OC1_SetConfig+0x78>)
 8008b44:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8008b48:	42a8      	cmp	r0, r5
 8008b4a:	bf18      	it	ne
 8008b4c:	42b0      	cmpne	r0, r6
 8008b4e:	d003      	beq.n	8008b58 <TIM_OC1_SetConfig+0x44>
 8008b50:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008b54:	42a8      	cmp	r0, r5
 8008b56:	d10d      	bne.n	8008b74 <TIM_OC1_SetConfig+0x60>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008b58:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8008b5a:	f023 0308 	bic.w	r3, r3, #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008b5e:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8008b62:	432b      	orrs	r3, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b64:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NE;
 8008b68:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b6c:	ea46 0c05 	orr.w	ip, r6, r5
 8008b70:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b74:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008b76:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008b78:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8008b7a:	6341      	str	r1, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b7c:	6203      	str	r3, [r0, #32]
}
 8008b7e:	bc70      	pop	{r4, r5, r6}
 8008b80:	4770      	bx	lr
 8008b82:	bf00      	nop
 8008b84:	fffeff8c 	.word	0xfffeff8c
 8008b88:	40010000 	.word	0x40010000
 8008b8c:	40014000 	.word	0x40014000

08008b90 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008b90:	6a03      	ldr	r3, [r0, #32]
 8008b92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
{
 8008b96:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008b98:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b9a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b9c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b9e:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008ba0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccmrx |= OC_Config->OCMode;
 8008ba4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ba6:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008baa:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008bac:	688d      	ldr	r5, [r1, #8]
 8008bae:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008bb2:	4d14      	ldr	r5, [pc, #80]	@ (8008c04 <TIM_OC3_SetConfig+0x74>)
 8008bb4:	42a8      	cmp	r0, r5
 8008bb6:	d00f      	beq.n	8008bd8 <TIM_OC3_SetConfig+0x48>
 8008bb8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008bbc:	42a8      	cmp	r0, r5
 8008bbe:	d00b      	beq.n	8008bd8 <TIM_OC3_SetConfig+0x48>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bc0:	4e11      	ldr	r6, [pc, #68]	@ (8008c08 <TIM_OC3_SetConfig+0x78>)
 8008bc2:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8008bc6:	42a8      	cmp	r0, r5
 8008bc8:	bf18      	it	ne
 8008bca:	42b0      	cmpne	r0, r6
 8008bcc:	d00b      	beq.n	8008be6 <TIM_OC3_SetConfig+0x56>
 8008bce:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008bd2:	42a8      	cmp	r0, r5
 8008bd4:	d10f      	bne.n	8008bf6 <TIM_OC3_SetConfig+0x66>
 8008bd6:	e006      	b.n	8008be6 <TIM_OC3_SetConfig+0x56>
    tmpccer &= ~TIM_CCER_CC3NP;
 8008bd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008bdc:	68cd      	ldr	r5, [r1, #12]
 8008bde:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8008be2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008be6:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008bea:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
 8008bee:	ea46 0c05 	orr.w	ip, r6, r5
 8008bf2:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008bf6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008bf8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008bfa:	61c2      	str	r2, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8008bfc:	63c1      	str	r1, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bfe:	6203      	str	r3, [r0, #32]
}
 8008c00:	bc70      	pop	{r4, r5, r6}
 8008c02:	4770      	bx	lr
 8008c04:	40010000 	.word	0x40010000
 8008c08:	40014000 	.word	0x40014000

08008c0c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	f000 8091 	beq.w	8008d34 <HAL_TIM_PWM_Init+0x128>
{
 8008c12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8008c14:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008c18:	4604      	mov	r4, r0
 8008c1a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	f000 8083 	beq.w	8008d2a <HAL_TIM_PWM_Init+0x11e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c24:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8008c26:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c28:	4943      	ldr	r1, [pc, #268]	@ (8008d38 <HAL_TIM_PWM_Init+0x12c>)
 8008c2a:	4844      	ldr	r0, [pc, #272]	@ (8008d3c <HAL_TIM_PWM_Init+0x130>)
 8008c2c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8008c30:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8008c34:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c38:	eba2 0e00 	sub.w	lr, r2, r0
  tmpcr1 = TIMx->CR1;
 8008c3c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c3e:	fab1 f181 	clz	r1, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c42:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c44:	fabe fe8e 	clz	lr, lr
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c48:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c4a:	ea4f 1151 	mov.w	r1, r1, lsr #5
  TIMx->PSC = Structure->Prescaler;
 8008c4e:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c50:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8008c54:	d020      	beq.n	8008c98 <HAL_TIM_PWM_Init+0x8c>
 8008c56:	b9f9      	cbnz	r1, 8008c98 <HAL_TIM_PWM_Init+0x8c>
 8008c58:	f8df c0f0 	ldr.w	ip, [pc, #240]	@ 8008d4c <HAL_TIM_PWM_Init+0x140>
 8008c5c:	4562      	cmp	r2, ip
 8008c5e:	d04b      	beq.n	8008cf8 <HAL_TIM_PWM_Init+0xec>
 8008c60:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8008c64:	4562      	cmp	r2, ip
 8008c66:	d047      	beq.n	8008cf8 <HAL_TIM_PWM_Init+0xec>
 8008c68:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8008c6c:	4562      	cmp	r2, ip
 8008c6e:	d013      	beq.n	8008c98 <HAL_TIM_PWM_Init+0x8c>
 8008c70:	f1be 0f00 	cmp.w	lr, #0
 8008c74:	d110      	bne.n	8008c98 <HAL_TIM_PWM_Init+0x8c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c76:	4832      	ldr	r0, [pc, #200]	@ (8008d40 <HAL_TIM_PWM_Init+0x134>)
 8008c78:	4932      	ldr	r1, [pc, #200]	@ (8008d44 <HAL_TIM_PWM_Init+0x138>)
 8008c7a:	428a      	cmp	r2, r1
 8008c7c:	bf18      	it	ne
 8008c7e:	4282      	cmpne	r2, r0
 8008c80:	d03e      	beq.n	8008d00 <HAL_TIM_PWM_Init+0xf4>
 8008c82:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008c86:	428a      	cmp	r2, r1
 8008c88:	d03a      	beq.n	8008d00 <HAL_TIM_PWM_Init+0xf4>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c8e:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8008c90:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c92:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008c94:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c96:	e013      	b.n	8008cc0 <HAL_TIM_PWM_Init+0xb4>
    tmpcr1 |= Structure->CounterMode;
 8008c98:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8008c9e:	4303      	orrs	r3, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ca0:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ca6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ca8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008cac:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8008cae:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008cb0:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008cb2:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008cb4:	b911      	cbnz	r1, 8008cbc <HAL_TIM_PWM_Init+0xb0>
 8008cb6:	f1be 0f00 	cmp.w	lr, #0
 8008cba:	d02b      	beq.n	8008d14 <HAL_TIM_PWM_Init+0x108>
    TIMx->RCR = Structure->RepetitionCounter;
 8008cbc:	6963      	ldr	r3, [r4, #20]
 8008cbe:	6313      	str	r3, [r2, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8008cc0:	2301      	movs	r3, #1
  return HAL_OK;
 8008cc2:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8008cc4:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008cc6:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008cca:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008cce:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008cd2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008cd6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8008cda:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008cde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ce2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008ce6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8008cea:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8008cee:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008cf2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8008cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008cf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8008cfc:	68a1      	ldr	r1, [r4, #8]
 8008cfe:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d00:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d06:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d0c:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8008d0e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d10:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008d12:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d14:	490c      	ldr	r1, [pc, #48]	@ (8008d48 <HAL_TIM_PWM_Init+0x13c>)
 8008d16:	4b0a      	ldr	r3, [pc, #40]	@ (8008d40 <HAL_TIM_PWM_Init+0x134>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d18:	429a      	cmp	r2, r3
 8008d1a:	bf18      	it	ne
 8008d1c:	428a      	cmpne	r2, r1
 8008d1e:	d0cd      	beq.n	8008cbc <HAL_TIM_PWM_Init+0xb0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d20:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d0c9      	beq.n	8008cbc <HAL_TIM_PWM_Init+0xb0>
 8008d28:	e7ca      	b.n	8008cc0 <HAL_TIM_PWM_Init+0xb4>
    htim->Lock = HAL_UNLOCKED;
 8008d2a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8008d2e:	f001 ff2b 	bl	800ab88 <HAL_TIM_PWM_MspInit>
 8008d32:	e777      	b.n	8008c24 <HAL_TIM_PWM_Init+0x18>
    return HAL_ERROR;
 8008d34:	2001      	movs	r0, #1
}
 8008d36:	4770      	bx	lr
 8008d38:	40010000 	.word	0x40010000
 8008d3c:	40010400 	.word	0x40010400
 8008d40:	40014000 	.word	0x40014000
 8008d44:	40014400 	.word	0x40014400
 8008d48:	40014800 	.word	0x40014800
 8008d4c:	40000400 	.word	0x40000400

08008d50 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop

08008d54 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop

08008d58 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8008d58:	4770      	bx	lr
 8008d5a:	bf00      	nop

08008d5c <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8008d5c:	4770      	bx	lr
 8008d5e:	bf00      	nop

08008d60 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008d60:	6803      	ldr	r3, [r0, #0]
 8008d62:	691a      	ldr	r2, [r3, #16]
 8008d64:	0791      	lsls	r1, r2, #30
{
 8008d66:	b510      	push	{r4, lr}
 8008d68:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008d6a:	d502      	bpl.n	8008d72 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008d6c:	68da      	ldr	r2, [r3, #12]
 8008d6e:	0792      	lsls	r2, r2, #30
 8008d70:	d468      	bmi.n	8008e44 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008d72:	691a      	ldr	r2, [r3, #16]
 8008d74:	0752      	lsls	r2, r2, #29
 8008d76:	d502      	bpl.n	8008d7e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008d78:	68da      	ldr	r2, [r3, #12]
 8008d7a:	0750      	lsls	r0, r2, #29
 8008d7c:	d44f      	bmi.n	8008e1e <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008d7e:	691a      	ldr	r2, [r3, #16]
 8008d80:	0711      	lsls	r1, r2, #28
 8008d82:	d502      	bpl.n	8008d8a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008d84:	68da      	ldr	r2, [r3, #12]
 8008d86:	0712      	lsls	r2, r2, #28
 8008d88:	d437      	bmi.n	8008dfa <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008d8a:	691a      	ldr	r2, [r3, #16]
 8008d8c:	06d0      	lsls	r0, r2, #27
 8008d8e:	d502      	bpl.n	8008d96 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008d90:	68da      	ldr	r2, [r3, #12]
 8008d92:	06d1      	lsls	r1, r2, #27
 8008d94:	d41e      	bmi.n	8008dd4 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008d96:	691a      	ldr	r2, [r3, #16]
 8008d98:	07d2      	lsls	r2, r2, #31
 8008d9a:	d502      	bpl.n	8008da2 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008d9c:	68da      	ldr	r2, [r3, #12]
 8008d9e:	07d0      	lsls	r0, r2, #31
 8008da0:	d469      	bmi.n	8008e76 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008da2:	691a      	ldr	r2, [r3, #16]
 8008da4:	0611      	lsls	r1, r2, #24
 8008da6:	d502      	bpl.n	8008dae <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008da8:	68da      	ldr	r2, [r3, #12]
 8008daa:	0612      	lsls	r2, r2, #24
 8008dac:	d46b      	bmi.n	8008e86 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008dae:	691a      	ldr	r2, [r3, #16]
 8008db0:	05d0      	lsls	r0, r2, #23
 8008db2:	d502      	bpl.n	8008dba <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008db4:	68da      	ldr	r2, [r3, #12]
 8008db6:	0611      	lsls	r1, r2, #24
 8008db8:	d46d      	bmi.n	8008e96 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008dba:	691a      	ldr	r2, [r3, #16]
 8008dbc:	0652      	lsls	r2, r2, #25
 8008dbe:	d502      	bpl.n	8008dc6 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008dc0:	68da      	ldr	r2, [r3, #12]
 8008dc2:	0650      	lsls	r0, r2, #25
 8008dc4:	d46f      	bmi.n	8008ea6 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008dc6:	691a      	ldr	r2, [r3, #16]
 8008dc8:	0691      	lsls	r1, r2, #26
 8008dca:	d502      	bpl.n	8008dd2 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008dcc:	68da      	ldr	r2, [r3, #12]
 8008dce:	0692      	lsls	r2, r2, #26
 8008dd0:	d449      	bmi.n	8008e66 <HAL_TIM_IRQHandler+0x106>
}
 8008dd2:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008dd4:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dd8:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8008dda:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ddc:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dde:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008de0:	69db      	ldr	r3, [r3, #28]
 8008de2:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8008de6:	d16f      	bne.n	8008ec8 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008de8:	f7ff ffb2 	bl	8008d50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dec:	4620      	mov	r0, r4
 8008dee:	f7ff ffb3 	bl	8008d58 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008df2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008df4:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008df6:	7722      	strb	r2, [r4, #28]
 8008df8:	e7cd      	b.n	8008d96 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008dfa:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008dfe:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8008e00:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008e02:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e04:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e06:	69db      	ldr	r3, [r3, #28]
 8008e08:	079b      	lsls	r3, r3, #30
 8008e0a:	d15a      	bne.n	8008ec2 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e0c:	f7ff ffa0 	bl	8008d50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e10:	4620      	mov	r0, r4
 8008e12:	f7ff ffa1 	bl	8008d58 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e16:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008e18:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e1a:	7722      	strb	r2, [r4, #28]
 8008e1c:	e7b5      	b.n	8008d8a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008e1e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e22:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8008e24:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008e26:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e28:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e2a:	699b      	ldr	r3, [r3, #24]
 8008e2c:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8008e30:	d144      	bne.n	8008ebc <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e32:	f7ff ff8d 	bl	8008d50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e36:	4620      	mov	r0, r4
 8008e38:	f7ff ff8e 	bl	8008d58 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e3c:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008e3e:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e40:	7722      	strb	r2, [r4, #28]
 8008e42:	e79c      	b.n	8008d7e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008e44:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e48:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008e4a:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e4c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e4e:	699b      	ldr	r3, [r3, #24]
 8008e50:	0799      	lsls	r1, r3, #30
 8008e52:	d130      	bne.n	8008eb6 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e54:	f7ff ff7c 	bl	8008d50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e58:	4620      	mov	r0, r4
 8008e5a:	f7ff ff7d 	bl	8008d58 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e5e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008e60:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e62:	7722      	strb	r2, [r4, #28]
 8008e64:	e785      	b.n	8008d72 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008e66:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8008e6a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008e6c:	611a      	str	r2, [r3, #16]
}
 8008e6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8008e72:	f000 baa3 	b.w	80093bc <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008e76:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e7a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008e7c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e7e:	f7f9 f947 	bl	8002110 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e82:	6823      	ldr	r3, [r4, #0]
 8008e84:	e78d      	b.n	8008da2 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008e86:	f06f 0280 	mvn.w	r2, #128	@ 0x80
      HAL_TIMEx_BreakCallback(htim);
 8008e8a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008e8c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008e8e:	f000 fa97 	bl	80093c0 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008e92:	6823      	ldr	r3, [r4, #0]
 8008e94:	e78b      	b.n	8008dae <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008e96:	f46f 7280 	mvn.w	r2, #256	@ 0x100
      HAL_TIMEx_Break2Callback(htim);
 8008e9a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008e9c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8008e9e:	f000 fa91 	bl	80093c4 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008ea2:	6823      	ldr	r3, [r4, #0]
 8008ea4:	e789      	b.n	8008dba <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008ea6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
      HAL_TIM_TriggerCallback(htim);
 8008eaa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008eac:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008eae:	f7ff ff55 	bl	8008d5c <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008eb2:	6823      	ldr	r3, [r4, #0]
 8008eb4:	e787      	b.n	8008dc6 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8008eb6:	f7ff ff4d 	bl	8008d54 <HAL_TIM_IC_CaptureCallback>
 8008eba:	e7d0      	b.n	8008e5e <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8008ebc:	f7ff ff4a 	bl	8008d54 <HAL_TIM_IC_CaptureCallback>
 8008ec0:	e7bc      	b.n	8008e3c <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8008ec2:	f7ff ff47 	bl	8008d54 <HAL_TIM_IC_CaptureCallback>
 8008ec6:	e7a6      	b.n	8008e16 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8008ec8:	f7ff ff44 	bl	8008d54 <HAL_TIM_IC_CaptureCallback>
 8008ecc:	e791      	b.n	8008df2 <HAL_TIM_IRQHandler+0x92>
 8008ece:	bf00      	nop

08008ed0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ed0:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8008f48 <TIM_OC2_SetConfig+0x78>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ed4:	f023 0310 	bic.w	r3, r3, #16
{
 8008ed8:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008eda:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008edc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008ede:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008ee0:	6985      	ldr	r5, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8008ee2:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ee6:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ee8:	680d      	ldr	r5, [r1, #0]
 8008eea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008eee:	688d      	ldr	r5, [r1, #8]
 8008ef0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ef4:	4d15      	ldr	r5, [pc, #84]	@ (8008f4c <TIM_OC2_SetConfig+0x7c>)
 8008ef6:	42a8      	cmp	r0, r5
 8008ef8:	d00f      	beq.n	8008f1a <TIM_OC2_SetConfig+0x4a>
 8008efa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008efe:	42a8      	cmp	r0, r5
 8008f00:	d00b      	beq.n	8008f1a <TIM_OC2_SetConfig+0x4a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f02:	4e13      	ldr	r6, [pc, #76]	@ (8008f50 <TIM_OC2_SetConfig+0x80>)
 8008f04:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8008f08:	42a8      	cmp	r0, r5
 8008f0a:	bf18      	it	ne
 8008f0c:	42b0      	cmpne	r0, r6
 8008f0e:	d00b      	beq.n	8008f28 <TIM_OC2_SetConfig+0x58>
 8008f10:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8008f14:	42a8      	cmp	r0, r5
 8008f16:	d10f      	bne.n	8008f38 <TIM_OC2_SetConfig+0x68>
 8008f18:	e006      	b.n	8008f28 <TIM_OC2_SetConfig+0x58>
    tmpccer &= ~TIM_CCER_CC2NP;
 8008f1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008f1e:	68cd      	ldr	r5, [r1, #12]
 8008f20:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008f24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f28:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f2c:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
 8008f30:	ea46 0c05 	orr.w	ip, r6, r5
 8008f34:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8008f38:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008f3a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008f3c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008f3e:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8008f40:	6203      	str	r3, [r0, #32]
}
 8008f42:	bc70      	pop	{r4, r5, r6}
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	feff8cff 	.word	0xfeff8cff
 8008f4c:	40010000 	.word	0x40010000
 8008f50:	40014000 	.word	0x40014000

08008f54 <HAL_TIM_PWM_ConfigChannel>:
{
 8008f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8008f56:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	f000 8119 	beq.w	8009192 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008f60:	2301      	movs	r3, #1
 8008f62:	4604      	mov	r4, r0
 8008f64:	460d      	mov	r5, r1
 8008f66:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8008f6a:	2a14      	cmp	r2, #20
 8008f6c:	d851      	bhi.n	8009012 <HAL_TIM_PWM_ConfigChannel+0xbe>
 8008f6e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008f72:	0095      	.short	0x0095
 8008f74:	00500050 	.word	0x00500050
 8008f78:	00a90050 	.word	0x00a90050
 8008f7c:	00500050 	.word	0x00500050
 8008f80:	00be0050 	.word	0x00be0050
 8008f84:	00500050 	.word	0x00500050
 8008f88:	00150050 	.word	0x00150050
 8008f8c:	00500050 	.word	0x00500050
 8008f90:	00d20050 	.word	0x00d20050
 8008f94:	00500050 	.word	0x00500050
 8008f98:	00550050 	.word	0x00550050
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f9c:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f9e:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008fa0:	6a1a      	ldr	r2, [r3, #32]
 8008fa2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008fa6:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8008fa8:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8008faa:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8008fac:	69d9      	ldr	r1, [r3, #28]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008fae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008fb2:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fb6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008fba:	68ae      	ldr	r6, [r5, #8]
 8008fbc:	ea42 3206 	orr.w	r2, r2, r6, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fc0:	4e75      	ldr	r6, [pc, #468]	@ (8009198 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8008fc2:	42b3      	cmp	r3, r6
 8008fc4:	d00e      	beq.n	8008fe4 <HAL_TIM_PWM_ConfigChannel+0x90>
 8008fc6:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008fca:	42b3      	cmp	r3, r6
 8008fcc:	d00a      	beq.n	8008fe4 <HAL_TIM_PWM_ConfigChannel+0x90>
 8008fce:	4f73      	ldr	r7, [pc, #460]	@ (800919c <HAL_TIM_PWM_ConfigChannel+0x248>)
 8008fd0:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8008fd4:	42b3      	cmp	r3, r6
 8008fd6:	bf18      	it	ne
 8008fd8:	42bb      	cmpne	r3, r7
 8008fda:	d003      	beq.n	8008fe4 <HAL_TIM_PWM_ConfigChannel+0x90>
 8008fdc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8008fe0:	42b3      	cmp	r3, r6
 8008fe2:	d104      	bne.n	8008fee <HAL_TIM_PWM_ConfigChannel+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fe4:	f420 4080 	bic.w	r0, r0, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fe8:	696e      	ldr	r6, [r5, #20]
 8008fea:	ea40 1086 	orr.w	r0, r0, r6, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fee:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008ff0:	6868      	ldr	r0, [r5, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008ff2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008ff4:	6929      	ldr	r1, [r5, #16]
  TIMx->CCR4 = OC_Config->Pulse;
 8008ff6:	6418      	str	r0, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ff8:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008ffa:	69da      	ldr	r2, [r3, #28]
 8008ffc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009000:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009002:	69da      	ldr	r2, [r3, #28]
 8009004:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009008:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800900a:	69da      	ldr	r2, [r3, #28]
 800900c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8009010:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8009012:	2300      	movs	r3, #0
  return HAL_OK;
 8009014:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 8009016:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800901a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800901c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800901e:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009020:	6a1a      	ldr	r2, [r3, #32]
 8009022:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8009026:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8009028:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800902a:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800902c:	6d59      	ldr	r1, [r3, #84]	@ 0x54

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800902e:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009032:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009036:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800903a:	68ae      	ldr	r6, [r5, #8]
 800903c:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009040:	4e55      	ldr	r6, [pc, #340]	@ (8009198 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8009042:	42b3      	cmp	r3, r6
 8009044:	d00e      	beq.n	8009064 <HAL_TIM_PWM_ConfigChannel+0x110>
 8009046:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800904a:	42b3      	cmp	r3, r6
 800904c:	d00a      	beq.n	8009064 <HAL_TIM_PWM_ConfigChannel+0x110>
 800904e:	4f53      	ldr	r7, [pc, #332]	@ (800919c <HAL_TIM_PWM_ConfigChannel+0x248>)
 8009050:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8009054:	42b3      	cmp	r3, r6
 8009056:	bf18      	it	ne
 8009058:	42bb      	cmpne	r3, r7
 800905a:	d003      	beq.n	8009064 <HAL_TIM_PWM_ConfigChannel+0x110>
 800905c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8009060:	42b3      	cmp	r3, r6
 8009062:	d104      	bne.n	800906e <HAL_TIM_PWM_ConfigChannel+0x11a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009064:	f420 3000 	bic.w	r0, r0, #131072	@ 0x20000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009068:	696e      	ldr	r6, [r5, #20]
 800906a:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800906e:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009070:	6868      	ldr	r0, [r5, #4]
  TIMx->CCMR3 = tmpccmrx;
 8009072:	6559      	str	r1, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009074:	6929      	ldr	r1, [r5, #16]
  TIMx->CCR6 = OC_Config->Pulse;
 8009076:	65d8      	str	r0, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009078:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800907a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800907c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009080:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009082:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009084:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009088:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800908a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800908c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8009090:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(htim);
 8009092:	2300      	movs	r3, #0
  return HAL_OK;
 8009094:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 8009096:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 800909a:	e7be      	b.n	800901a <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800909c:	6800      	ldr	r0, [r0, #0]
 800909e:	f7ff fd39 	bl	8008b14 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80090a2:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80090a4:	6983      	ldr	r3, [r0, #24]
 80090a6:	f043 0308 	orr.w	r3, r3, #8
 80090aa:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80090ac:	6983      	ldr	r3, [r0, #24]
 80090ae:	f023 0304 	bic.w	r3, r3, #4
 80090b2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80090b4:	6983      	ldr	r3, [r0, #24]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 80090ba:	2300      	movs	r3, #0
  return HAL_OK;
 80090bc:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 80090be:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 80090c2:	e7aa      	b.n	800901a <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80090c4:	6800      	ldr	r0, [r0, #0]
 80090c6:	f7ff ff03 	bl	8008ed0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090ca:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80090cc:	6983      	ldr	r3, [r0, #24]
 80090ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80090d2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80090d4:	6983      	ldr	r3, [r0, #24]
 80090d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090da:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090dc:	6983      	ldr	r3, [r0, #24]
 80090de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80090e2:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 80090e4:	2300      	movs	r3, #0
  return HAL_OK;
 80090e6:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 80090e8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 80090ec:	e795      	b.n	800901a <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090ee:	6800      	ldr	r0, [r0, #0]
 80090f0:	f7ff fd4e 	bl	8008b90 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80090f4:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80090f6:	69c3      	ldr	r3, [r0, #28]
 80090f8:	f043 0308 	orr.w	r3, r3, #8
 80090fc:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80090fe:	69c3      	ldr	r3, [r0, #28]
 8009100:	f023 0304 	bic.w	r3, r3, #4
 8009104:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009106:	69c3      	ldr	r3, [r0, #28]
 8009108:	4313      	orrs	r3, r2
 800910a:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 800910c:	2300      	movs	r3, #0
  return HAL_OK;
 800910e:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 8009110:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 8009114:	e781      	b.n	800901a <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009116:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8009118:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800911a:	6a1a      	ldr	r2, [r3, #32]
 800911c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009120:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8009122:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8009124:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8009126:	6d59      	ldr	r1, [r3, #84]	@ 0x54
  tmpccer &= ~TIM_CCER_CC5P;
 8009128:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800912c:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8009130:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009132:	68ae      	ldr	r6, [r5, #8]
 8009134:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009138:	4e17      	ldr	r6, [pc, #92]	@ (8009198 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800913a:	42b3      	cmp	r3, r6
 800913c:	d00e      	beq.n	800915c <HAL_TIM_PWM_ConfigChannel+0x208>
 800913e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8009142:	42b3      	cmp	r3, r6
 8009144:	d00a      	beq.n	800915c <HAL_TIM_PWM_ConfigChannel+0x208>
 8009146:	4f15      	ldr	r7, [pc, #84]	@ (800919c <HAL_TIM_PWM_ConfigChannel+0x248>)
 8009148:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 800914c:	42b3      	cmp	r3, r6
 800914e:	bf18      	it	ne
 8009150:	42bb      	cmpne	r3, r7
 8009152:	d003      	beq.n	800915c <HAL_TIM_PWM_ConfigChannel+0x208>
 8009154:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8009158:	42b3      	cmp	r3, r6
 800915a:	d104      	bne.n	8009166 <HAL_TIM_PWM_ConfigChannel+0x212>
    tmpcr2 &= ~TIM_CR2_OIS5;
 800915c:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009160:	696e      	ldr	r6, [r5, #20]
 8009162:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8009166:	6058      	str	r0, [r3, #4]
  TIMx->CCR5 = OC_Config->Pulse;
 8009168:	6868      	ldr	r0, [r5, #4]
  TIMx->CCMR3 = tmpccmrx;
 800916a:	6559      	str	r1, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800916c:	6929      	ldr	r1, [r5, #16]
  TIMx->CCR5 = OC_Config->Pulse;
 800916e:	6598      	str	r0, [r3, #88]	@ 0x58
  TIMx->CCER = tmpccer;
 8009170:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009172:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009174:	f042 0208 	orr.w	r2, r2, #8
 8009178:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800917a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800917c:	f022 0204 	bic.w	r2, r2, #4
 8009180:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009182:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009184:	430a      	orrs	r2, r1
 8009186:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(htim);
 8009188:	2300      	movs	r3, #0
  return HAL_OK;
 800918a:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 800918c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  return HAL_OK;
 8009190:	e743      	b.n	800901a <HAL_TIM_PWM_ConfigChannel+0xc6>
  __HAL_LOCK(htim);
 8009192:	2002      	movs	r0, #2
}
 8009194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009196:	bf00      	nop
 8009198:	40010000 	.word	0x40010000
 800919c:	40014000 	.word	0x40014000

080091a0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 80091a0:	2900      	cmp	r1, #0
 80091a2:	d149      	bne.n	8009238 <HAL_TIMEx_PWMN_Start+0x98>
 80091a4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d151      	bne.n	8009250 <HAL_TIMEx_PWMN_Start+0xb0>
 80091ac:	2302      	movs	r3, #2
 80091ae:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 80091b2:	6803      	ldr	r3, [r0, #0]
 80091b4:	f001 011f 	and.w	r1, r1, #31
 80091b8:	4a2e      	ldr	r2, [pc, #184]	@ (8009274 <HAL_TIMEx_PWMN_Start+0xd4>)
 80091ba:	2004      	movs	r0, #4
 80091bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091c0:	bf18      	it	ne
 80091c2:	4293      	cmpne	r3, r2
 80091c4:	fa00 f101 	lsl.w	r1, r0, r1
 80091c8:	482b      	ldr	r0, [pc, #172]	@ (8009278 <HAL_TIMEx_PWMN_Start+0xd8>)
 80091ca:	bf0c      	ite	eq
 80091cc:	2201      	moveq	r2, #1
 80091ce:	2200      	movne	r2, #0
 80091d0:	b430      	push	{r4, r5}
 80091d2:	6a1c      	ldr	r4, [r3, #32]
 80091d4:	4d29      	ldr	r5, [pc, #164]	@ (800927c <HAL_TIMEx_PWMN_Start+0xdc>)
 80091d6:	ea24 0401 	bic.w	r4, r4, r1
 80091da:	42ab      	cmp	r3, r5
 80091dc:	bf08      	it	eq
 80091de:	f042 0201 	orreq.w	r2, r2, #1
 80091e2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80091e6:	621c      	str	r4, [r3, #32]
 80091e8:	6a1c      	ldr	r4, [r3, #32]
 80091ea:	42ab      	cmp	r3, r5
 80091ec:	bf08      	it	eq
 80091ee:	f042 0201 	orreq.w	r2, r2, #1
 80091f2:	4321      	orrs	r1, r4
 80091f4:	4283      	cmp	r3, r0
 80091f6:	bf08      	it	eq
 80091f8:	f042 0201 	orreq.w	r2, r2, #1
 80091fc:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8009200:	6219      	str	r1, [r3, #32]
 8009202:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8009204:	4283      	cmp	r3, r0
 8009206:	bf08      	it	eq
 8009208:	f042 0201 	orreq.w	r2, r2, #1
 800920c:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8009210:	6459      	str	r1, [r3, #68]	@ 0x44
 8009212:	b912      	cbnz	r2, 800921a <HAL_TIMEx_PWMN_Start+0x7a>
 8009214:	4a1a      	ldr	r2, [pc, #104]	@ (8009280 <HAL_TIMEx_PWMN_Start+0xe0>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d107      	bne.n	800922a <HAL_TIMEx_PWMN_Start+0x8a>
 800921a:	6899      	ldr	r1, [r3, #8]
 800921c:	4a19      	ldr	r2, [pc, #100]	@ (8009284 <HAL_TIMEx_PWMN_Start+0xe4>)
 800921e:	400a      	ands	r2, r1
 8009220:	2a06      	cmp	r2, #6
 8009222:	d006      	beq.n	8009232 <HAL_TIMEx_PWMN_Start+0x92>
 8009224:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8009228:	d003      	beq.n	8009232 <HAL_TIMEx_PWMN_Start+0x92>
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	f042 0201 	orr.w	r2, r2, #1
 8009230:	601a      	str	r2, [r3, #0]
 8009232:	2000      	movs	r0, #0
 8009234:	bc30      	pop	{r4, r5}
 8009236:	4770      	bx	lr
 8009238:	2904      	cmp	r1, #4
 800923a:	d00b      	beq.n	8009254 <HAL_TIMEx_PWMN_Start+0xb4>
 800923c:	2908      	cmp	r1, #8
 800923e:	d011      	beq.n	8009264 <HAL_TIMEx_PWMN_Start+0xc4>
 8009240:	f890 3047 	ldrb.w	r3, [r0, #71]	@ 0x47
 8009244:	2b01      	cmp	r3, #1
 8009246:	d103      	bne.n	8009250 <HAL_TIMEx_PWMN_Start+0xb0>
 8009248:	2302      	movs	r3, #2
 800924a:	f880 3047 	strb.w	r3, [r0, #71]	@ 0x47
 800924e:	e7b0      	b.n	80091b2 <HAL_TIMEx_PWMN_Start+0x12>
 8009250:	2001      	movs	r0, #1
 8009252:	4770      	bx	lr
 8009254:	f890 3045 	ldrb.w	r3, [r0, #69]	@ 0x45
 8009258:	2b01      	cmp	r3, #1
 800925a:	d1f9      	bne.n	8009250 <HAL_TIMEx_PWMN_Start+0xb0>
 800925c:	2302      	movs	r3, #2
 800925e:	f880 3045 	strb.w	r3, [r0, #69]	@ 0x45
 8009262:	e7a6      	b.n	80091b2 <HAL_TIMEx_PWMN_Start+0x12>
 8009264:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 8009268:	2b01      	cmp	r3, #1
 800926a:	d1f1      	bne.n	8009250 <HAL_TIMEx_PWMN_Start+0xb0>
 800926c:	2302      	movs	r3, #2
 800926e:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
 8009272:	e79e      	b.n	80091b2 <HAL_TIMEx_PWMN_Start+0x12>
 8009274:	40010000 	.word	0x40010000
 8009278:	40000c00 	.word	0x40000c00
 800927c:	40000400 	.word	0x40000400
 8009280:	40001800 	.word	0x40001800
 8009284:	00010007 	.word	0x00010007

08009288 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009288:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800928c:	2b01      	cmp	r3, #1
 800928e:	d045      	beq.n	800931c <HAL_TIMEx_MasterConfigSynchronization+0x94>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009290:	6803      	ldr	r3, [r0, #0]
 8009292:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8009294:	2002      	movs	r0, #2
{
 8009296:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009298:	4d21      	ldr	r5, [pc, #132]	@ (8009320 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  htim->State = HAL_TIM_STATE_BUSY;
 800929a:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800929e:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 80092a0:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80092a2:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80092a4:	d023      	beq.n	80092ee <HAL_TIMEx_MasterConfigSynchronization+0x66>
 80092a6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80092aa:	42ab      	cmp	r3, r5
 80092ac:	d01f      	beq.n	80092ee <HAL_TIMEx_MasterConfigSynchronization+0x66>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092ae:	4d1d      	ldr	r5, [pc, #116]	@ (8009324 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 80092b0:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092b4:	42ab      	cmp	r3, r5
 80092b6:	bf18      	it	ne
 80092b8:	f1b3 4f80 	cmpne.w	r3, #1073741824	@ 0x40000000
 80092bc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80092c0:	bf0c      	ite	eq
 80092c2:	f04f 0c01 	moveq.w	ip, #1
 80092c6:	f04f 0c00 	movne.w	ip, #0
 80092ca:	42ab      	cmp	r3, r5
 80092cc:	bf08      	it	eq
 80092ce:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092d2:	680d      	ldr	r5, [r1, #0]
 80092d4:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092d6:	4d14      	ldr	r5, [pc, #80]	@ (8009328 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
  htim->Instance->CR2 = tmpcr2;
 80092d8:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092da:	42ab      	cmp	r3, r5
 80092dc:	bf14      	ite	ne
 80092de:	4660      	movne	r0, ip
 80092e0:	f04c 0001 	orreq.w	r0, ip, #1
 80092e4:	b960      	cbnz	r0, 8009300 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80092e6:	4811      	ldr	r0, [pc, #68]	@ (800932c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80092e8:	4283      	cmp	r3, r0
 80092ea:	d009      	beq.n	8009300 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80092ec:	e00d      	b.n	800930a <HAL_TIMEx_MasterConfigSynchronization+0x82>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80092ee:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80092f0:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80092f4:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092f6:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80092f8:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092fc:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 80092fe:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009300:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009302:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009306:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009308:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800930a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800930c:	2101      	movs	r1, #1

  return HAL_OK;
 800930e:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8009310:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8009314:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8009318:	bc30      	pop	{r4, r5}
 800931a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800931c:	2002      	movs	r0, #2
}
 800931e:	4770      	bx	lr
 8009320:	40010000 	.word	0x40010000
 8009324:	40000400 	.word	0x40000400
 8009328:	40000c00 	.word	0x40000c00
 800932c:	40001800 	.word	0x40001800

08009330 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009330:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8009334:	2b01      	cmp	r3, #1
 8009336:	d03d      	beq.n	80093b4 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009338:	4602      	mov	r2, r0
 800933a:	6848      	ldr	r0, [r1, #4]
{
 800933c:	b410      	push	{r4}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800933e:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8009342:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009346:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009348:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800934a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800934e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009350:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009352:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009356:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009358:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800935a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800935e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009360:	6a88      	ldr	r0, [r1, #40]	@ 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009362:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009366:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009368:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800936a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800936e:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009370:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009372:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8009376:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800937a:	4c0f      	ldr	r4, [pc, #60]	@ (80093b8 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 800937c:	42a0      	cmp	r0, r4
 800937e:	d00b      	beq.n	8009398 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8009380:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8009384:	42a0      	cmp	r0, r4
 8009386:	d007      	beq.n	8009398 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8009388:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 800938a:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 800938c:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8009390:	4608      	mov	r0, r1
}
 8009392:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009396:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009398:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 800939a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800939e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80093a2:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80093a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80093aa:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80093ac:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80093b0:	430b      	orrs	r3, r1
 80093b2:	e7e9      	b.n	8009388 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 80093b4:	2002      	movs	r0, #2
}
 80093b6:	4770      	bx	lr
 80093b8:	40010000 	.word	0x40010000

080093bc <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop

080093c0 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80093c0:	4770      	bx	lr
 80093c2:	bf00      	nop

080093c4 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80093c4:	4770      	bx	lr
 80093c6:	bf00      	nop

080093c8 <HAL_UART_MspInit>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80093c8:	4770      	bx	lr
 80093ca:	bf00      	nop

080093cc <UART_SetConfig>:
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093cc:	6901      	ldr	r1, [r0, #16]
 80093ce:	6882      	ldr	r2, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093d0:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093d2:	430a      	orrs	r2, r1
{
 80093d4:	b570      	push	{r4, r5, r6, lr}
 80093d6:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093d8:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093da:	69c0      	ldr	r0, [r0, #28]
{
 80093dc:	b086      	sub	sp, #24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093de:	6961      	ldr	r1, [r4, #20]
 80093e0:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093e2:	49a1      	ldr	r1, [pc, #644]	@ (8009668 <UART_SetConfig+0x29c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093e4:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093e6:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093e8:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093ea:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093ec:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093ee:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093f0:	685a      	ldr	r2, [r3, #4]
 80093f2:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80093f6:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093f8:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093fa:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093fc:	4a9b      	ldr	r2, [pc, #620]	@ (800966c <UART_SetConfig+0x2a0>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	f000 811b 	beq.w	800963a <UART_SetConfig+0x26e>
    tmpreg |= huart->Init.OneBitSampling;
 8009404:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009406:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8009408:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800940a:	4a99      	ldr	r2, [pc, #612]	@ (8009670 <UART_SetConfig+0x2a4>)
 800940c:	4032      	ands	r2, r6
 800940e:	4311      	orrs	r1, r2
 8009410:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009414:	f022 020f 	bic.w	r2, r2, #15
 8009418:	432a      	orrs	r2, r5
 800941a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800941c:	4a95      	ldr	r2, [pc, #596]	@ (8009674 <UART_SetConfig+0x2a8>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d028      	beq.n	8009474 <UART_SetConfig+0xa8>
 8009422:	4a95      	ldr	r2, [pc, #596]	@ (8009678 <UART_SetConfig+0x2ac>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d01a      	beq.n	800945e <UART_SetConfig+0x92>
 8009428:	4a94      	ldr	r2, [pc, #592]	@ (800967c <UART_SetConfig+0x2b0>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d017      	beq.n	800945e <UART_SetConfig+0x92>
 800942e:	4a94      	ldr	r2, [pc, #592]	@ (8009680 <UART_SetConfig+0x2b4>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d014      	beq.n	800945e <UART_SetConfig+0x92>
 8009434:	4a93      	ldr	r2, [pc, #588]	@ (8009684 <UART_SetConfig+0x2b8>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d011      	beq.n	800945e <UART_SetConfig+0x92>
 800943a:	4a93      	ldr	r2, [pc, #588]	@ (8009688 <UART_SetConfig+0x2bc>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d019      	beq.n	8009474 <UART_SetConfig+0xa8>
 8009440:	4a92      	ldr	r2, [pc, #584]	@ (800968c <UART_SetConfig+0x2c0>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d00b      	beq.n	800945e <UART_SetConfig+0x92>
 8009446:	4a92      	ldr	r2, [pc, #584]	@ (8009690 <UART_SetConfig+0x2c4>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d008      	beq.n	800945e <UART_SetConfig+0x92>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 800944c:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800944e:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8009450:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->RxISR = NULL;
 8009454:	6723      	str	r3, [r4, #112]	@ 0x70
  huart->NbRxDataToProcess = 1;
 8009456:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8009458:	6763      	str	r3, [r4, #116]	@ 0x74

  return ret;
}
 800945a:	b006      	add	sp, #24
 800945c:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800945e:	4b8d      	ldr	r3, [pc, #564]	@ (8009694 <UART_SetConfig+0x2c8>)
 8009460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009462:	f003 0307 	and.w	r3, r3, #7
 8009466:	2b05      	cmp	r3, #5
 8009468:	d8f0      	bhi.n	800944c <UART_SetConfig+0x80>
 800946a:	e8df f003 	tbb	[pc, r3]
 800946e:	7f9f      	.short	0x7f9f
 8009470:	795f928a 	.word	0x795f928a
 8009474:	4b87      	ldr	r3, [pc, #540]	@ (8009694 <UART_SetConfig+0x2c8>)
 8009476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009478:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800947c:	2b28      	cmp	r3, #40	@ 0x28
 800947e:	d8e5      	bhi.n	800944c <UART_SetConfig+0x80>
 8009480:	a201      	add	r2, pc, #4	@ (adr r2, 8009488 <UART_SetConfig+0xbc>)
 8009482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009486:	bf00      	nop
 8009488:	08009609 	.word	0x08009609
 800948c:	0800944d 	.word	0x0800944d
 8009490:	0800944d 	.word	0x0800944d
 8009494:	0800944d 	.word	0x0800944d
 8009498:	0800944d 	.word	0x0800944d
 800949c:	0800944d 	.word	0x0800944d
 80094a0:	0800944d 	.word	0x0800944d
 80094a4:	0800944d 	.word	0x0800944d
 80094a8:	0800956d 	.word	0x0800956d
 80094ac:	0800944d 	.word	0x0800944d
 80094b0:	0800944d 	.word	0x0800944d
 80094b4:	0800944d 	.word	0x0800944d
 80094b8:	0800944d 	.word	0x0800944d
 80094bc:	0800944d 	.word	0x0800944d
 80094c0:	0800944d 	.word	0x0800944d
 80094c4:	0800944d 	.word	0x0800944d
 80094c8:	08009583 	.word	0x08009583
 80094cc:	0800944d 	.word	0x0800944d
 80094d0:	0800944d 	.word	0x0800944d
 80094d4:	0800944d 	.word	0x0800944d
 80094d8:	0800944d 	.word	0x0800944d
 80094dc:	0800944d 	.word	0x0800944d
 80094e0:	0800944d 	.word	0x0800944d
 80094e4:	0800944d 	.word	0x0800944d
 80094e8:	08009593 	.word	0x08009593
 80094ec:	0800944d 	.word	0x0800944d
 80094f0:	0800944d 	.word	0x0800944d
 80094f4:	0800944d 	.word	0x0800944d
 80094f8:	0800944d 	.word	0x0800944d
 80094fc:	0800944d 	.word	0x0800944d
 8009500:	0800944d 	.word	0x0800944d
 8009504:	0800944d 	.word	0x0800944d
 8009508:	0800952d 	.word	0x0800952d
 800950c:	0800944d 	.word	0x0800944d
 8009510:	0800944d 	.word	0x0800944d
 8009514:	0800944d 	.word	0x0800944d
 8009518:	0800944d 	.word	0x0800944d
 800951c:	0800944d 	.word	0x0800944d
 8009520:	0800944d 	.word	0x0800944d
 8009524:	0800944d 	.word	0x0800944d
 8009528:	08009561 	.word	0x08009561
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800952c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) CSI_VALUE;
 8009530:	4859      	ldr	r0, [pc, #356]	@ (8009698 <UART_SetConfig+0x2cc>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009532:	d048      	beq.n	80095c6 <UART_SetConfig+0x1fa>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009534:	4a59      	ldr	r2, [pc, #356]	@ (800969c <UART_SetConfig+0x2d0>)
 8009536:	6863      	ldr	r3, [r4, #4]
 8009538:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800953c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009540:	fbb0 f0f1 	udiv	r0, r0, r1
 8009544:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8009548:	fbb0 f0f3 	udiv	r0, r0, r3
 800954c:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800954e:	f1a0 0310 	sub.w	r3, r0, #16
 8009552:	4293      	cmp	r3, r2
 8009554:	f63f af7a 	bhi.w	800944c <UART_SetConfig+0x80>
          huart->Instance->BRR = usartdiv;
 8009558:	6823      	ldr	r3, [r4, #0]
 800955a:	60d8      	str	r0, [r3, #12]
          pclk = (uint32_t) HSI_VALUE;
 800955c:	2000      	movs	r0, #0
 800955e:	e776      	b.n	800944e <UART_SetConfig+0x82>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009560:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009564:	d02f      	beq.n	80095c6 <UART_SetConfig+0x1fa>
        pclk = (uint32_t) LSE_VALUE;
 8009566:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800956a:	e7e3      	b.n	8009534 <UART_SetConfig+0x168>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800956c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009570:	d022      	beq.n	80095b8 <UART_SetConfig+0x1ec>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009572:	4668      	mov	r0, sp
 8009574:	f7fe fc66 	bl	8007e44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009578:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800957a:	2800      	cmp	r0, #0
 800957c:	d0ee      	beq.n	800955c <UART_SetConfig+0x190>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800957e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8009580:	e7d8      	b.n	8009534 <UART_SetConfig+0x168>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009582:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009586:	d050      	beq.n	800962a <UART_SetConfig+0x25e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009588:	a803      	add	r0, sp, #12
 800958a:	f7fe fcf5 	bl	8007f78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800958e:	9804      	ldr	r0, [sp, #16]
        break;
 8009590:	e7f3      	b.n	800957a <UART_SetConfig+0x1ae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009592:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009596:	d03d      	beq.n	8009614 <UART_SetConfig+0x248>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009598:	4b3e      	ldr	r3, [pc, #248]	@ (8009694 <UART_SetConfig+0x2c8>)
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	0691      	lsls	r1, r2, #26
 800959e:	d52e      	bpl.n	80095fe <UART_SetConfig+0x232>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	483f      	ldr	r0, [pc, #252]	@ (80096a0 <UART_SetConfig+0x2d4>)
 80095a4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80095a8:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80095aa:	e7c3      	b.n	8009534 <UART_SetConfig+0x168>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095ac:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80095b0:	d027      	beq.n	8009602 <UART_SetConfig+0x236>
        pclk = HAL_RCC_GetPCLK1Freq();
 80095b2:	f7fd fc57 	bl	8006e64 <HAL_RCC_GetPCLK1Freq>
        break;
 80095b6:	e7e0      	b.n	800957a <UART_SetConfig+0x1ae>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095b8:	4668      	mov	r0, sp
 80095ba:	f7fe fc43 	bl	8007e44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80095be:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 80095c0:	2800      	cmp	r0, #0
 80095c2:	d0cb      	beq.n	800955c <UART_SetConfig+0x190>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095c4:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80095c6:	4b35      	ldr	r3, [pc, #212]	@ (800969c <UART_SetConfig+0x2d0>)
 80095c8:	6862      	ldr	r2, [r4, #4]
 80095ca:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 80095ce:	0853      	lsrs	r3, r2, #1
 80095d0:	fbb0 f0f1 	udiv	r0, r0, r1
 80095d4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095d8:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80095e0:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095e2:	f1a2 0010 	sub.w	r0, r2, #16
 80095e6:	4288      	cmp	r0, r1
 80095e8:	f63f af30 	bhi.w	800944c <UART_SetConfig+0x80>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095ec:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095f0:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 80095f4:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095f6:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 80095f8:	4313      	orrs	r3, r2
 80095fa:	60cb      	str	r3, [r1, #12]
 80095fc:	e7ae      	b.n	800955c <UART_SetConfig+0x190>
          pclk = (uint32_t) HSI_VALUE;
 80095fe:	4828      	ldr	r0, [pc, #160]	@ (80096a0 <UART_SetConfig+0x2d4>)
 8009600:	e798      	b.n	8009534 <UART_SetConfig+0x168>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009602:	f7fd fc2f 	bl	8006e64 <HAL_RCC_GetPCLK1Freq>
        break;
 8009606:	e7db      	b.n	80095c0 <UART_SetConfig+0x1f4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009608:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800960c:	d012      	beq.n	8009634 <UART_SetConfig+0x268>
        pclk = HAL_RCC_GetPCLK2Freq();
 800960e:	f7fd fc71 	bl	8006ef4 <HAL_RCC_GetPCLK2Freq>
        break;
 8009612:	e7b2      	b.n	800957a <UART_SetConfig+0x1ae>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009614:	4b1f      	ldr	r3, [pc, #124]	@ (8009694 <UART_SetConfig+0x2c8>)
 8009616:	681a      	ldr	r2, [r3, #0]
 8009618:	0690      	lsls	r0, r2, #26
 800961a:	f140 808b 	bpl.w	8009734 <UART_SetConfig+0x368>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	481f      	ldr	r0, [pc, #124]	@ (80096a0 <UART_SetConfig+0x2d4>)
 8009622:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009626:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8009628:	e7cd      	b.n	80095c6 <UART_SetConfig+0x1fa>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800962a:	a803      	add	r0, sp, #12
 800962c:	f7fe fca4 	bl	8007f78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009630:	9804      	ldr	r0, [sp, #16]
        break;
 8009632:	e7c5      	b.n	80095c0 <UART_SetConfig+0x1f4>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009634:	f7fd fc5e 	bl	8006ef4 <HAL_RCC_GetPCLK2Freq>
        break;
 8009638:	e7c2      	b.n	80095c0 <UART_SetConfig+0x1f4>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800963a:	6898      	ldr	r0, [r3, #8]
 800963c:	4a0c      	ldr	r2, [pc, #48]	@ (8009670 <UART_SetConfig+0x2a4>)
 800963e:	4002      	ands	r2, r0
 8009640:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009642:	4914      	ldr	r1, [pc, #80]	@ (8009694 <UART_SetConfig+0x2c8>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009644:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009648:	f022 020f 	bic.w	r2, r2, #15
 800964c:	432a      	orrs	r2, r5
 800964e:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009650:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 8009652:	f003 0307 	and.w	r3, r3, #7
 8009656:	2b05      	cmp	r3, #5
 8009658:	f63f aef8 	bhi.w	800944c <UART_SetConfig+0x80>
 800965c:	e8df f003 	tbb	[pc, r3]
 8009660:	224e575c 	.word	0x224e575c
 8009664:	5f62      	.short	0x5f62
 8009666:	bf00      	nop
 8009668:	cfff69f3 	.word	0xcfff69f3
 800966c:	58000c00 	.word	0x58000c00
 8009670:	11fff4ff 	.word	0x11fff4ff
 8009674:	40011000 	.word	0x40011000
 8009678:	40004400 	.word	0x40004400
 800967c:	40004800 	.word	0x40004800
 8009680:	40004c00 	.word	0x40004c00
 8009684:	40005000 	.word	0x40005000
 8009688:	40011400 	.word	0x40011400
 800968c:	40007800 	.word	0x40007800
 8009690:	40007c00 	.word	0x40007c00
 8009694:	58024400 	.word	0x58024400
 8009698:	003d0900 	.word	0x003d0900
 800969c:	0801ea3c 	.word	0x0801ea3c
 80096a0:	03d09000 	.word	0x03d09000
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80096a4:	4b24      	ldr	r3, [pc, #144]	@ (8009738 <UART_SetConfig+0x36c>)
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	0692      	lsls	r2, r2, #26
 80096aa:	d43d      	bmi.n	8009728 <UART_SetConfig+0x35c>
          pclk = (uint32_t) HSI_VALUE;
 80096ac:	4823      	ldr	r0, [pc, #140]	@ (800973c <UART_SetConfig+0x370>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80096ae:	4b24      	ldr	r3, [pc, #144]	@ (8009740 <UART_SetConfig+0x374>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096b0:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80096b2:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096b6:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80096ba:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096be:	4299      	cmp	r1, r3
 80096c0:	f63f aec4 	bhi.w	800944c <UART_SetConfig+0x80>
 80096c4:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 80096c8:	f63f aec0 	bhi.w	800944c <UART_SetConfig+0x80>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096cc:	2300      	movs	r3, #0
 80096ce:	4619      	mov	r1, r3
 80096d0:	f7f7 f82a 	bl	8000728 <__aeabi_uldivmod>
 80096d4:	4632      	mov	r2, r6
 80096d6:	0209      	lsls	r1, r1, #8
 80096d8:	0203      	lsls	r3, r0, #8
 80096da:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80096de:	0870      	lsrs	r0, r6, #1
 80096e0:	1818      	adds	r0, r3, r0
 80096e2:	f04f 0300 	mov.w	r3, #0
 80096e6:	f141 0100 	adc.w	r1, r1, #0
 80096ea:	f7f7 f81d 	bl	8000728 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80096ee:	4b15      	ldr	r3, [pc, #84]	@ (8009744 <UART_SetConfig+0x378>)
 80096f0:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80096f4:	429a      	cmp	r2, r3
 80096f6:	f63f aea9 	bhi.w	800944c <UART_SetConfig+0x80>
 80096fa:	e72d      	b.n	8009558 <UART_SetConfig+0x18c>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096fc:	a803      	add	r0, sp, #12
 80096fe:	f7fe fc3b 	bl	8007f78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009702:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8009704:	2800      	cmp	r0, #0
 8009706:	f43f af29 	beq.w	800955c <UART_SetConfig+0x190>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800970a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800970c:	e7cf      	b.n	80096ae <UART_SetConfig+0x2e2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800970e:	4668      	mov	r0, sp
 8009710:	f7fe fb98 	bl	8007e44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009714:	9801      	ldr	r0, [sp, #4]
        break;
 8009716:	e7f5      	b.n	8009704 <UART_SetConfig+0x338>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009718:	f7fe fb82 	bl	8007e20 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800971c:	e7f2      	b.n	8009704 <UART_SetConfig+0x338>
        pclk = (uint32_t) LSE_VALUE;
 800971e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8009722:	e7c4      	b.n	80096ae <UART_SetConfig+0x2e2>
        pclk = (uint32_t) CSI_VALUE;
 8009724:	4808      	ldr	r0, [pc, #32]	@ (8009748 <UART_SetConfig+0x37c>)
 8009726:	e7c2      	b.n	80096ae <UART_SetConfig+0x2e2>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	4804      	ldr	r0, [pc, #16]	@ (800973c <UART_SetConfig+0x370>)
 800972c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009730:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8009732:	e7bc      	b.n	80096ae <UART_SetConfig+0x2e2>
          pclk = (uint32_t) HSI_VALUE;
 8009734:	4801      	ldr	r0, [pc, #4]	@ (800973c <UART_SetConfig+0x370>)
 8009736:	e746      	b.n	80095c6 <UART_SetConfig+0x1fa>
 8009738:	58024400 	.word	0x58024400
 800973c:	03d09000 	.word	0x03d09000
 8009740:	0801ea3c 	.word	0x0801ea3c
 8009744:	000ffcff 	.word	0x000ffcff
 8009748:	003d0900 	.word	0x003d0900

0800974c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800974c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800974e:	07da      	lsls	r2, r3, #31
{
 8009750:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009752:	d506      	bpl.n	8009762 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009754:	6801      	ldr	r1, [r0, #0]
 8009756:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8009758:	684a      	ldr	r2, [r1, #4]
 800975a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800975e:	4322      	orrs	r2, r4
 8009760:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009762:	079c      	lsls	r4, r3, #30
 8009764:	d506      	bpl.n	8009774 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009766:	6801      	ldr	r1, [r0, #0]
 8009768:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800976a:	684a      	ldr	r2, [r1, #4]
 800976c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009770:	4322      	orrs	r2, r4
 8009772:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009774:	0759      	lsls	r1, r3, #29
 8009776:	d506      	bpl.n	8009786 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009778:	6801      	ldr	r1, [r0, #0]
 800977a:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800977c:	684a      	ldr	r2, [r1, #4]
 800977e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009782:	4322      	orrs	r2, r4
 8009784:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009786:	071a      	lsls	r2, r3, #28
 8009788:	d506      	bpl.n	8009798 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800978a:	6801      	ldr	r1, [r0, #0]
 800978c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800978e:	684a      	ldr	r2, [r1, #4]
 8009790:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009794:	4322      	orrs	r2, r4
 8009796:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009798:	06dc      	lsls	r4, r3, #27
 800979a:	d506      	bpl.n	80097aa <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800979c:	6801      	ldr	r1, [r0, #0]
 800979e:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80097a0:	688a      	ldr	r2, [r1, #8]
 80097a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80097a6:	4322      	orrs	r2, r4
 80097a8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80097aa:	0699      	lsls	r1, r3, #26
 80097ac:	d506      	bpl.n	80097bc <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80097ae:	6801      	ldr	r1, [r0, #0]
 80097b0:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80097b2:	688a      	ldr	r2, [r1, #8]
 80097b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80097b8:	4322      	orrs	r2, r4
 80097ba:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80097bc:	065a      	lsls	r2, r3, #25
 80097be:	d50a      	bpl.n	80097d6 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80097c0:	6801      	ldr	r1, [r0, #0]
 80097c2:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80097c4:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097c6:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80097ca:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80097ce:	ea42 0204 	orr.w	r2, r2, r4
 80097d2:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097d4:	d00b      	beq.n	80097ee <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097d6:	061b      	lsls	r3, r3, #24
 80097d8:	d506      	bpl.n	80097e8 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097da:	6802      	ldr	r2, [r0, #0]
 80097dc:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80097de:	6853      	ldr	r3, [r2, #4]
 80097e0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80097e4:	430b      	orrs	r3, r1
 80097e6:	6053      	str	r3, [r2, #4]
  }
}
 80097e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097ec:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097ee:	684a      	ldr	r2, [r1, #4]
 80097f0:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80097f2:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80097f6:	4322      	orrs	r2, r4
 80097f8:	604a      	str	r2, [r1, #4]
 80097fa:	e7ec      	b.n	80097d6 <UART_AdvFeatureConfig+0x8a>

080097fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097fc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097fe:	2300      	movs	r3, #0
{
 8009800:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009802:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009806:	f7f9 ffbd 	bl	8003784 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800980a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800980c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	0711      	lsls	r1, r2, #28
 8009812:	d40e      	bmi.n	8009832 <UART_CheckIdleState+0x36>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009814:	681a      	ldr	r2, [r3, #0]
 8009816:	0752      	lsls	r2, r2, #29
 8009818:	d42f      	bmi.n	800987a <UART_CheckIdleState+0x7e>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800981a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800981c:	2220      	movs	r2, #32

  __HAL_UNLOCK(huart);

  return HAL_OK;
 800981e:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8009820:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009824:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009828:	66e3      	str	r3, [r4, #108]	@ 0x6c
          huart->gState = HAL_UART_STATE_READY;
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800982a:	2300      	movs	r3, #0
 800982c:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 8009830:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009832:	69da      	ldr	r2, [r3, #28]
 8009834:	0292      	lsls	r2, r2, #10
 8009836:	d4ed      	bmi.n	8009814 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009838:	f7f9 ffa4 	bl	8003784 <HAL_GetTick>
 800983c:	1b43      	subs	r3, r0, r5
 800983e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009842:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009844:	d22a      	bcs.n	800989c <UART_CheckIdleState+0xa0>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	0750      	lsls	r0, r2, #29
 800984a:	d5f2      	bpl.n	8009832 <UART_CheckIdleState+0x36>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800984c:	69da      	ldr	r2, [r3, #28]
 800984e:	0511      	lsls	r1, r2, #20
 8009850:	d5ef      	bpl.n	8009832 <UART_CheckIdleState+0x36>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009852:	f44f 6100 	mov.w	r1, #2048	@ 0x800
          huart->gState = HAL_UART_STATE_READY;
 8009856:	2220      	movs	r2, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009858:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800985a:	6819      	ldr	r1, [r3, #0]
 800985c:	f421 71d0 	bic.w	r1, r1, #416	@ 0x1a0
 8009860:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009862:	6899      	ldr	r1, [r3, #8]
 8009864:	f021 0101 	bic.w	r1, r1, #1
 8009868:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 800986a:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800986e:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009872:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8009876:	2003      	movs	r0, #3
 8009878:	e7d7      	b.n	800982a <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800987a:	69db      	ldr	r3, [r3, #28]
 800987c:	0258      	lsls	r0, r3, #9
 800987e:	d4cc      	bmi.n	800981a <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009880:	f7f9 ff80 	bl	8003784 <HAL_GetTick>
 8009884:	1b43      	subs	r3, r0, r5
 8009886:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800988a:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800988c:	d206      	bcs.n	800989c <UART_CheckIdleState+0xa0>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800988e:	681a      	ldr	r2, [r3, #0]
 8009890:	0751      	lsls	r1, r2, #29
 8009892:	d5f2      	bpl.n	800987a <UART_CheckIdleState+0x7e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009894:	69da      	ldr	r2, [r3, #28]
 8009896:	0512      	lsls	r2, r2, #20
 8009898:	d5ef      	bpl.n	800987a <UART_CheckIdleState+0x7e>
 800989a:	e7da      	b.n	8009852 <UART_CheckIdleState+0x56>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800989c:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 800989e:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80098a0:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 80098a4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098a6:	689a      	ldr	r2, [r3, #8]
 80098a8:	f022 0201 	bic.w	r2, r2, #1
 80098ac:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80098ae:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80098b2:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 80098b6:	e7de      	b.n	8009876 <UART_CheckIdleState+0x7a>

080098b8 <HAL_UART_Init>:
  if (huart == NULL)
 80098b8:	b380      	cbz	r0, 800991c <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 80098ba:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 80098be:	b510      	push	{r4, lr}
 80098c0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80098c2:	b333      	cbz	r3, 8009912 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 80098c4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80098c6:	2324      	movs	r3, #36	@ 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098c8:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 80098ca:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  __HAL_UART_DISABLE(huart);
 80098ce:	6813      	ldr	r3, [r2, #0]
 80098d0:	f023 0301 	bic.w	r3, r3, #1
 80098d4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098d6:	f7ff fd79 	bl	80093cc <UART_SetConfig>
 80098da:	2801      	cmp	r0, #1
 80098dc:	d017      	beq.n	800990e <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80098e0:	b98b      	cbnz	r3, 8009906 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098e2:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 80098e4:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098e6:	685a      	ldr	r2, [r3, #4]
 80098e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80098ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098ee:	689a      	ldr	r2, [r3, #8]
 80098f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80098f4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80098f6:	681a      	ldr	r2, [r3, #0]
 80098f8:	f042 0201 	orr.w	r2, r2, #1
}
 80098fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8009900:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8009902:	f7ff bf7b 	b.w	80097fc <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 8009906:	4620      	mov	r0, r4
 8009908:	f7ff ff20 	bl	800974c <UART_AdvFeatureConfig>
 800990c:	e7e9      	b.n	80098e2 <HAL_UART_Init+0x2a>
}
 800990e:	2001      	movs	r0, #1
 8009910:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8009912:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    HAL_UART_MspInit(huart);
 8009916:	f7ff fd57 	bl	80093c8 <HAL_UART_MspInit>
 800991a:	e7d3      	b.n	80098c4 <HAL_UART_Init+0xc>
}
 800991c:	2001      	movs	r0, #1
 800991e:	4770      	bx	lr

08009920 <UART_WaitOnFlagUntilTimeout>:
{
 8009920:	b570      	push	{r4, r5, r6, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	4605      	mov	r5, r0
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009926:	6804      	ldr	r4, [r0, #0]
{
 8009928:	9e08      	ldr	r6, [sp, #32]
 800992a:	1c70      	adds	r0, r6, #1
 800992c:	d10a      	bne.n	8009944 <UART_WaitOnFlagUntilTimeout+0x24>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800992e:	69e3      	ldr	r3, [r4, #28]
 8009930:	ea31 0303 	bics.w	r3, r1, r3
 8009934:	bf0c      	ite	eq
 8009936:	2301      	moveq	r3, #1
 8009938:	2300      	movne	r3, #0
 800993a:	429a      	cmp	r2, r3
 800993c:	d0f7      	beq.n	800992e <UART_WaitOnFlagUntilTimeout+0xe>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800993e:	2000      	movs	r0, #0
}
 8009940:	b004      	add	sp, #16
 8009942:	bd70      	pop	{r4, r5, r6, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009944:	69e0      	ldr	r0, [r4, #28]
 8009946:	ea31 0000 	bics.w	r0, r1, r0
 800994a:	bf0c      	ite	eq
 800994c:	2001      	moveq	r0, #1
 800994e:	2000      	movne	r0, #0
 8009950:	4290      	cmp	r0, r2
 8009952:	d1f4      	bne.n	800993e <UART_WaitOnFlagUntilTimeout+0x1e>
 8009954:	9101      	str	r1, [sp, #4]
 8009956:	e9cd 2302 	strd	r2, r3, [sp, #8]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800995a:	f7f9 ff13 	bl	8003784 <HAL_GetTick>
 800995e:	9b03      	ldr	r3, [sp, #12]
 8009960:	1ac0      	subs	r0, r0, r3
 8009962:	42b0      	cmp	r0, r6
 8009964:	d820      	bhi.n	80099a8 <UART_WaitOnFlagUntilTimeout+0x88>
 8009966:	e9dd 1201 	ldrd	r1, r2, [sp, #4]
 800996a:	b1ee      	cbz	r6, 80099a8 <UART_WaitOnFlagUntilTimeout+0x88>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800996c:	682c      	ldr	r4, [r5, #0]
 800996e:	6820      	ldr	r0, [r4, #0]
 8009970:	0740      	lsls	r0, r0, #29
 8009972:	d5e7      	bpl.n	8009944 <UART_WaitOnFlagUntilTimeout+0x24>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009974:	69e0      	ldr	r0, [r4, #28]
 8009976:	0500      	lsls	r0, r0, #20
 8009978:	d5e4      	bpl.n	8009944 <UART_WaitOnFlagUntilTimeout+0x24>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800997a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
          huart->gState = HAL_UART_STATE_READY;
 800997e:	2320      	movs	r3, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009980:	6222      	str	r2, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009982:	6822      	ldr	r2, [r4, #0]
 8009984:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8009988:	6022      	str	r2, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800998a:	68a2      	ldr	r2, [r4, #8]
 800998c:	f022 0201 	bic.w	r2, r2, #1
 8009990:	60a2      	str	r2, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 8009992:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009996:	f8c5 3088 	str.w	r3, [r5, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800999a:	f8c5 308c 	str.w	r3, [r5, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 800999e:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 80099a0:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80099a2:	f885 3080 	strb.w	r3, [r5, #128]	@ 0x80
 80099a6:	e7cb      	b.n	8009940 <UART_WaitOnFlagUntilTimeout+0x20>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80099a8:	682b      	ldr	r3, [r5, #0]
        huart->gState = HAL_UART_STATE_READY;
 80099aa:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 80099b2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099b4:	689a      	ldr	r2, [r3, #8]
 80099b6:	f022 0201 	bic.w	r2, r2, #1
 80099ba:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80099bc:	f8c5 1084 	str.w	r1, [r5, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80099c0:	f8c5 1088 	str.w	r1, [r5, #136]	@ 0x88
        return HAL_TIMEOUT;
 80099c4:	e7eb      	b.n	800999e <UART_WaitOnFlagUntilTimeout+0x7e>
 80099c6:	bf00      	nop

080099c8 <HAL_UART_Transmit>:
{
 80099c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80099cc:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80099ce:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 80099d2:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 80099d4:	2b20      	cmp	r3, #32
 80099d6:	f040 80a2 	bne.w	8009b1e <HAL_UART_Transmit+0x156>
    if ((pData == NULL) || (Size == 0U))
 80099da:	460d      	mov	r5, r1
 80099dc:	2900      	cmp	r1, #0
 80099de:	f000 8089 	beq.w	8009af4 <HAL_UART_Transmit+0x12c>
 80099e2:	fab2 f982 	clz	r9, r2
 80099e6:	4617      	mov	r7, r2
 80099e8:	ea4f 1959 	mov.w	r9, r9, lsr #5
 80099ec:	2a00      	cmp	r2, #0
 80099ee:	f000 8081 	beq.w	8009af4 <HAL_UART_Transmit+0x12c>
    __HAL_LOCK(huart);
 80099f2:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 80099f6:	4604      	mov	r4, r0
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	f000 8090 	beq.w	8009b1e <HAL_UART_Transmit+0x156>
 80099fe:	2301      	movs	r3, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a00:	f8c0 908c 	str.w	r9, [r0, #140]	@ 0x8c
    __HAL_LOCK(huart);
 8009a04:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a08:	2321      	movs	r3, #33	@ 0x21
 8009a0a:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    tickstart = HAL_GetTick();
 8009a0e:	f7f9 feb9 	bl	8003784 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a12:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8009a14:	4680      	mov	r8, r0
    huart->TxXferSize  = Size;
 8009a16:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8009a1e:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a22:	f000 8093 	beq.w	8009b4c <HAL_UART_Transmit+0x184>
    while (huart->TxXferCount > 0U)
 8009a26:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
    __HAL_UNLOCK(huart);
 8009a2a:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8009a2c:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8009a2e:	f884 2080 	strb.w	r2, [r4, #128]	@ 0x80
    while (huart->TxXferCount > 0U)
 8009a32:	b1ab      	cbz	r3, 8009a60 <HAL_UART_Transmit+0x98>
 8009a34:	1c72      	adds	r2, r6, #1
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a36:	6821      	ldr	r1, [r4, #0]
 8009a38:	d131      	bne.n	8009a9e <HAL_UART_Transmit+0xd6>
 8009a3a:	69ca      	ldr	r2, [r1, #28]
 8009a3c:	0613      	lsls	r3, r2, #24
 8009a3e:	d5fc      	bpl.n	8009a3a <HAL_UART_Transmit+0x72>
      if (pdata8bits == NULL)
 8009a40:	2d00      	cmp	r5, #0
 8009a42:	d05b      	beq.n	8009afc <HAL_UART_Transmit+0x134>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009a44:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009a48:	628b      	str	r3, [r1, #40]	@ 0x28
      huart->TxXferCount--;
 8009a4a:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8009a4e:	3a01      	subs	r2, #1
 8009a50:	b292      	uxth	r2, r2
 8009a52:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009a56:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8009a5a:	b292      	uxth	r2, r2
 8009a5c:	2a00      	cmp	r2, #0
 8009a5e:	d1ec      	bne.n	8009a3a <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009a60:	4643      	mov	r3, r8
 8009a62:	2200      	movs	r2, #0
 8009a64:	2140      	movs	r1, #64	@ 0x40
 8009a66:	4620      	mov	r0, r4
 8009a68:	9600      	str	r6, [sp, #0]
 8009a6a:	f7ff ff59 	bl	8009920 <UART_WaitOnFlagUntilTimeout>
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	d16a      	bne.n	8009b48 <HAL_UART_Transmit+0x180>
    huart->gState = HAL_UART_STATE_READY;
 8009a72:	2320      	movs	r3, #32
 8009a74:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
}
 8009a78:	b003      	add	sp, #12
 8009a7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (pdata8bits == NULL)
 8009a7e:	2d00      	cmp	r5, #0
 8009a80:	d06b      	beq.n	8009b5a <HAL_UART_Transmit+0x192>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009a82:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009a86:	628b      	str	r3, [r1, #40]	@ 0x28
      huart->TxXferCount--;
 8009a88:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	b29b      	uxth	r3, r3
 8009a90:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009a94:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d0e0      	beq.n	8009a60 <HAL_UART_Transmit+0x98>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a9e:	69cb      	ldr	r3, [r1, #28]
 8009aa0:	061b      	lsls	r3, r3, #24
 8009aa2:	d4ec      	bmi.n	8009a7e <HAL_UART_Transmit+0xb6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009aa4:	f7f9 fe6e 	bl	8003784 <HAL_GetTick>
 8009aa8:	eba0 0308 	sub.w	r3, r0, r8
 8009aac:	fab6 f286 	clz	r2, r6
 8009ab0:	429e      	cmp	r6, r3
 8009ab2:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8009ab6:	d336      	bcc.n	8009b26 <HAL_UART_Transmit+0x15e>
 8009ab8:	2e00      	cmp	r6, #0
 8009aba:	d034      	beq.n	8009b26 <HAL_UART_Transmit+0x15e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009abc:	6821      	ldr	r1, [r4, #0]
 8009abe:	680b      	ldr	r3, [r1, #0]
 8009ac0:	075f      	lsls	r7, r3, #29
 8009ac2:	d5ec      	bpl.n	8009a9e <HAL_UART_Transmit+0xd6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ac4:	69cb      	ldr	r3, [r1, #28]
 8009ac6:	0518      	lsls	r0, r3, #20
 8009ac8:	d5e9      	bpl.n	8009a9e <HAL_UART_Transmit+0xd6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009aca:	f44f 6000 	mov.w	r0, #2048	@ 0x800
          huart->gState = HAL_UART_STATE_READY;
 8009ace:	2320      	movs	r3, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ad0:	6208      	str	r0, [r1, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009ad2:	6808      	ldr	r0, [r1, #0]
 8009ad4:	f420 70d0 	bic.w	r0, r0, #416	@ 0x1a0
 8009ad8:	6008      	str	r0, [r1, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ada:	6888      	ldr	r0, [r1, #8]
 8009adc:	f020 0001 	bic.w	r0, r0, #1
 8009ae0:	6088      	str	r0, [r1, #8]
          huart->gState = HAL_UART_STATE_READY;
 8009ae2:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8009ae6:	f884 2080 	strb.w	r2, [r4, #128]	@ 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009aea:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009aee:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          return HAL_TIMEOUT;
 8009af2:	e029      	b.n	8009b48 <HAL_UART_Transmit+0x180>
      return  HAL_ERROR;
 8009af4:	2001      	movs	r0, #1
}
 8009af6:	b003      	add	sp, #12
 8009af8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009afc:	f839 3b02 	ldrh.w	r3, [r9], #2
 8009b00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b04:	628b      	str	r3, [r1, #40]	@ 0x28
      huart->TxXferCount--;
 8009b06:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	b29b      	uxth	r3, r3
 8009b0e:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009b12:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8009b16:	b29b      	uxth	r3, r3
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d18e      	bne.n	8009a3a <HAL_UART_Transmit+0x72>
 8009b1c:	e7a0      	b.n	8009a60 <HAL_UART_Transmit+0x98>
    __HAL_LOCK(huart);
 8009b1e:	2002      	movs	r0, #2
}
 8009b20:	b003      	add	sp, #12
 8009b22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009b26:	6823      	ldr	r3, [r4, #0]
        huart->gState = HAL_UART_STATE_READY;
 8009b28:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8009b2a:	2000      	movs	r0, #0
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8009b32:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b34:	689a      	ldr	r2, [r3, #8]
 8009b36:	f022 0201 	bic.w	r2, r2, #1
 8009b3a:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009b3c:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
        __HAL_UNLOCK(huart);
 8009b40:	f884 0080 	strb.w	r0, [r4, #128]	@ 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009b44:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 8009b48:	2003      	movs	r0, #3
 8009b4a:	e7d4      	b.n	8009af6 <HAL_UART_Transmit+0x12e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b4c:	6923      	ldr	r3, [r4, #16]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	f47f af69 	bne.w	8009a26 <HAL_UART_Transmit+0x5e>
      pdata16bits = (uint16_t *) pData;
 8009b54:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8009b56:	461d      	mov	r5, r3
 8009b58:	e765      	b.n	8009a26 <HAL_UART_Transmit+0x5e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b5a:	f839 3b02 	ldrh.w	r3, [r9], #2
 8009b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b62:	e790      	b.n	8009a86 <HAL_UART_Transmit+0xbe>

08009b64 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8009b64:	b508      	push	{r3, lr}
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8009b66:	480c      	ldr	r0, [pc, #48]	@ (8009b98 <MX_DCMI_Init+0x34>)
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8009b68:	2300      	movs	r3, #0
  hdcmi.Instance = DCMI;
 8009b6a:	490c      	ldr	r1, [pc, #48]	@ (8009b9c <MX_DCMI_Init+0x38>)
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8009b6c:	2220      	movs	r2, #32
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8009b6e:	6183      	str	r3, [r0, #24]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8009b70:	6303      	str	r3, [r0, #48]	@ 0x30
  hdcmi.Instance = DCMI;
 8009b72:	e9c0 1300 	strd	r1, r3, [r0]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8009b76:	e9c0 2302 	strd	r2, r3, [r0, #8]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8009b7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8009b7e:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8009b82:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8009b86:	f7f9 ff29 	bl	80039dc <HAL_DCMI_Init>
 8009b8a:	b900      	cbnz	r0, 8009b8e <MX_DCMI_Init+0x2a>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8009b8c:	bd08      	pop	{r3, pc}
 8009b8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8009b92:	f000 bc51 	b.w	800a438 <Error_Handler>
 8009b96:	bf00      	nop
 8009b98:	240006f8 	.word	0x240006f8
 8009b9c:	48020000 	.word	0x48020000

08009ba0 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(dcmiHandle->Instance==DCMI)
 8009ba0:	4b59      	ldr	r3, [pc, #356]	@ (8009d08 <HAL_DCMI_MspInit+0x168>)
 8009ba2:	6802      	ldr	r2, [r0, #0]
{
 8009ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(dcmiHandle->Instance==DCMI)
 8009ba6:	429a      	cmp	r2, r3
{
 8009ba8:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009baa:	f04f 0400 	mov.w	r4, #0
 8009bae:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8009bb2:	9408      	str	r4, [sp, #32]
 8009bb4:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  if(dcmiHandle->Instance==DCMI)
 8009bb8:	d001      	beq.n	8009bbe <HAL_DCMI_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8009bba:	b00d      	add	sp, #52	@ 0x34
 8009bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_DCMI_CLK_ENABLE();
 8009bbe:	4b53      	ldr	r3, [pc, #332]	@ (8009d0c <HAL_DCMI_MspInit+0x16c>)
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8009bc0:	260d      	movs	r6, #13
 8009bc2:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009bc4:	4852      	ldr	r0, [pc, #328]	@ (8009d10 <HAL_DCMI_MspInit+0x170>)
    __HAL_RCC_DCMI_CLK_ENABLE();
 8009bc6:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bca:	2702      	movs	r7, #2
    __HAL_RCC_DCMI_CLK_ENABLE();
 8009bcc:	f042 0201 	orr.w	r2, r2, #1
 8009bd0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 8009bd4:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 8009bd8:	f002 0201 	and.w	r2, r2, #1
 8009bdc:	9200      	str	r2, [sp, #0]
 8009bde:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8009be0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009be4:	f042 0210 	orr.w	r2, r2, #16
 8009be8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8009bec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009bf0:	f002 0210 	and.w	r2, r2, #16
 8009bf4:	9201      	str	r2, [sp, #4]
 8009bf6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009bf8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009bfc:	f042 0201 	orr.w	r2, r2, #1
 8009c00:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8009c04:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009c08:	f002 0201 	and.w	r2, r2, #1
 8009c0c:	9202      	str	r2, [sp, #8]
 8009c0e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009c10:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009c14:	f042 0204 	orr.w	r2, r2, #4
 8009c18:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8009c1c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009c20:	f002 0204 	and.w	r2, r2, #4
 8009c24:	9203      	str	r2, [sp, #12]
 8009c26:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009c28:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009c2c:	f042 0208 	orr.w	r2, r2, #8
 8009c30:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8009c34:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009c38:	f002 0208 	and.w	r2, r2, #8
 8009c3c:	9204      	str	r2, [sp, #16]
 8009c3e:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009c40:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009c44:	f042 0202 	orr.w	r2, r2, #2
 8009c48:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 8009c4c:	2273      	movs	r2, #115	@ 0x73
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8009c52:	960a      	str	r6, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009c54:	f003 0302 	and.w	r3, r3, #2
 8009c58:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 8009c5a:	2302      	movs	r3, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009c5c:	9905      	ldr	r1, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009c5e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 8009c60:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009c64:	f7fb fb08 	bl	8005278 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8009c68:	2350      	movs	r3, #80	@ 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009c6a:	a906      	add	r1, sp, #24
 8009c6c:	4829      	ldr	r0, [pc, #164]	@ (8009d14 <HAL_DCMI_MspInit+0x174>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8009c6e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8009c70:	960a      	str	r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009c72:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c74:	e9cd 4408 	strd	r4, r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009c78:	f7fb fafe 	bl	8005278 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8009c7c:	23c0      	movs	r3, #192	@ 0xc0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009c7e:	a906      	add	r1, sp, #24
 8009c80:	4825      	ldr	r0, [pc, #148]	@ (8009d18 <HAL_DCMI_MspInit+0x178>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8009c82:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8009c84:	e9cd 4609 	strd	r4, r6, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c88:	e9cd 7407 	strd	r7, r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009c8c:	f7fb faf4 	bl	8005278 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8009c90:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009c92:	a906      	add	r1, sp, #24
 8009c94:	4821      	ldr	r0, [pc, #132]	@ (8009d1c <HAL_DCMI_MspInit+0x17c>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8009c96:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8009c98:	e9cd 4609 	strd	r4, r6, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c9c:	e9cd 7407 	strd	r7, r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009ca0:	f7fb faea 	bl	8005278 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8009ca4:	2380      	movs	r3, #128	@ 0x80
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009ca6:	481e      	ldr	r0, [pc, #120]	@ (8009d20 <HAL_DCMI_MspInit+0x180>)
 8009ca8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8009caa:	960a      	str	r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8009cac:	9306      	str	r3, [sp, #24]
    hdma_dcmi.Instance = DMA1_Stream0;
 8009cae:	4e1d      	ldr	r6, [pc, #116]	@ (8009d24 <HAL_DCMI_MspInit+0x184>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009cb0:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009cb2:	e9cd 4408 	strd	r4, r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009cb6:	f7fb fadf 	bl	8005278 <HAL_GPIO_Init>
    hdma_dcmi.Instance = DMA1_Stream0;
 8009cba:	4a1b      	ldr	r2, [pc, #108]	@ (8009d28 <HAL_DCMI_MspInit+0x188>)
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 8009cbc:	234b      	movs	r3, #75	@ 0x4b
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8009cbe:	4630      	mov	r0, r6
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8009cc0:	6234      	str	r4, [r6, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009cc2:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 8009cc4:	e886 001c 	stmia.w	r6, {r2, r3, r4}
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8009cc8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8009ccc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8009cd0:	e9c6 4203 	strd	r4, r2, [r6, #12]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8009cd4:	6173      	str	r3, [r6, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8009cd6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8009cda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009cde:	e9c6 2306 	strd	r2, r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8009ce2:	f7fa f897 	bl	8003e14 <HAL_DMA_Init>
 8009ce6:	b958      	cbnz	r0, 8009d00 <HAL_DCMI_MspInit+0x160>
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8009ce8:	2200      	movs	r2, #0
 8009cea:	204e      	movs	r0, #78	@ 0x4e
    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 8009cec:	64ae      	str	r6, [r5, #72]	@ 0x48
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8009cee:	4611      	mov	r1, r2
    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 8009cf0:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8009cf2:	f7f9 fd7f 	bl	80037f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8009cf6:	204e      	movs	r0, #78	@ 0x4e
 8009cf8:	f7f9 fdb8 	bl	800386c <HAL_NVIC_EnableIRQ>
}
 8009cfc:	b00d      	add	sp, #52	@ 0x34
 8009cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8009d00:	f000 fb9a 	bl	800a438 <Error_Handler>
 8009d04:	e7f0      	b.n	8009ce8 <HAL_DCMI_MspInit+0x148>
 8009d06:	bf00      	nop
 8009d08:	48020000 	.word	0x48020000
 8009d0c:	58024400 	.word	0x58024400
 8009d10:	58021000 	.word	0x58021000
 8009d14:	58020000 	.word	0x58020000
 8009d18:	58020800 	.word	0x58020800
 8009d1c:	58020c00 	.word	0x58020c00
 8009d20:	58020400 	.word	0x58020400
 8009d24:	2400067c 	.word	0x2400067c
 8009d28:	40020010 	.word	0x40020010

08009d2c <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8009d60 <MX_DMA_Init+0x34>)

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8009d2e:	2200      	movs	r2, #0
 8009d30:	200b      	movs	r0, #11
 8009d32:	4611      	mov	r1, r2
{
 8009d34:	b510      	push	{r4, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009d36:	f8d3 40d8 	ldr.w	r4, [r3, #216]	@ 0xd8
{
 8009d3a:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009d3c:	f044 0401 	orr.w	r4, r4, #1
 8009d40:	f8c3 40d8 	str.w	r4, [r3, #216]	@ 0xd8
 8009d44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009d48:	f003 0301 	and.w	r3, r3, #1
 8009d4c:	9301      	str	r3, [sp, #4]
 8009d4e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8009d50:	f7f9 fd50 	bl	80037f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8009d54:	200b      	movs	r0, #11

}
 8009d56:	b002      	add	sp, #8
 8009d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8009d5c:	f7f9 bd86 	b.w	800386c <HAL_NVIC_EnableIRQ>
 8009d60:	58024400 	.word	0x58024400

08009d64 <MX_GPIO_Init>:
     PA8   ------> RCC_MCO_1
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8009d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009d68:	4b50      	ldr	r3, [pc, #320]	@ (8009eac <MX_GPIO_Init+0x148>)
{
 8009d6a:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d6c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 8009d6e:	2108      	movs	r1, #8
 8009d70:	4e4f      	ldr	r6, [pc, #316]	@ (8009eb0 <MX_GPIO_Init+0x14c>)
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PE3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009d72:	2701      	movs	r7, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d74:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8009d76:	2502      	movs	r5, #2
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 8009d78:	4630      	mov	r0, r6

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009d7a:	f04f 0803 	mov.w	r8, #3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d7e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8009d82:	e9cd 4408 	strd	r4, r4, [sp, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009d86:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009d8a:	f042 0210 	orr.w	r2, r2, #16
 8009d8e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8009d92:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009d96:	f002 0210 	and.w	r2, r2, #16
 8009d9a:	9200      	str	r2, [sp, #0]
 8009d9c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009d9e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009da2:	f042 0204 	orr.w	r2, r2, #4
 8009da6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8009daa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009dae:	f002 0204 	and.w	r2, r2, #4
 8009db2:	9201      	str	r2, [sp, #4]
 8009db4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009db6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009dba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009dbe:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8009dc2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009dc6:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8009dca:	9202      	str	r2, [sp, #8]
 8009dcc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009dce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009dd2:	f042 0201 	orr.w	r2, r2, #1
 8009dd6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8009dda:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009dde:	f002 0201 	and.w	r2, r2, #1
 8009de2:	9203      	str	r2, [sp, #12]
 8009de4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009de6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009dea:	430a      	orrs	r2, r1
 8009dec:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8009df0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009df4:	400a      	ands	r2, r1
 8009df6:	9204      	str	r2, [sp, #16]
 8009df8:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009dfa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8009dfe:	f042 0202 	orr.w	r2, r2, #2
 8009e02:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 8009e06:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009e0c:	f003 0302 	and.w	r3, r3, #2
 8009e10:	9305      	str	r3, [sp, #20]
 8009e12:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 8009e14:	f7fb fc42 	bl	800569c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 8009e18:	2201      	movs	r2, #1
 8009e1a:	4630      	mov	r0, r6
 8009e1c:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 8009e20:	f7fb fc3c 	bl	800569c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = PE3_Pin;
 8009e24:	2308      	movs	r3, #8
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);
 8009e26:	a906      	add	r1, sp, #24
 8009e28:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = PE3_Pin;
 8009e2a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009e2c:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e2e:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e30:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);
 8009e32:	f7fb fa21 	bl	8005278 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEY_Pin;
 8009e36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009e3a:	2300      	movs	r3, #0
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8009e3c:	a906      	add	r1, sp, #24
 8009e3e:	481d      	ldr	r0, [pc, #116]	@ (8009eb4 <MX_GPIO_Init+0x150>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8009e40:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pin = KEY_Pin;
 8009e42:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8009e46:	f7fb fa17 	bl	8005278 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 8009e4a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009e4e:	4630      	mov	r0, r6
 8009e50:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 8009e52:	9306      	str	r3, [sp, #24]
  /* USART1 TX for uart tx : PB14 */
  GPIO_InitStruct.Pin = USART1_TX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8009e54:	2604      	movs	r6, #4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e56:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e5a:	e9cd 7407 	strd	r7, r4, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009e5e:	f7fb fa0b 	bl	8005278 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8009e62:	f44f 7380 	mov.w	r3, #256	@ 0x100
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e66:	a906      	add	r1, sp, #24
 8009e68:	4813      	ldr	r0, [pc, #76]	@ (8009eb8 <MX_GPIO_Init+0x154>)
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8009e6a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e6c:	e9cd 5407 	strd	r5, r4, [sp, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8009e70:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e74:	f7fb fa00 	bl	8005278 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009e78:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(USART1_TX_Port, &GPIO_InitStruct);
 8009e7a:	4f10      	ldr	r7, [pc, #64]	@ (8009ebc <MX_GPIO_Init+0x158>)
  GPIO_InitStruct.Pin = USART1_TX_Pin;
 8009e7c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  HAL_GPIO_Init(USART1_TX_Port, &GPIO_InitStruct);
 8009e80:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e82:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(USART1_TX_Port, &GPIO_InitStruct);
 8009e84:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = USART1_TX_Pin;
 8009e86:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8009e88:	e9cd 8609 	strd	r8, r6, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USART1_TX_Port, &GPIO_InitStruct);
 8009e8c:	f7fb f9f4 	bl	8005278 <HAL_GPIO_Init>

  /* USART1 RX for uart rx : PB15 */
  GPIO_InitStruct.Pin = USART1_RX_Pin;
 8009e90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
  HAL_GPIO_Init(USART1_RX_Port, &GPIO_InitStruct);
 8009e94:	a906      	add	r1, sp, #24
 8009e96:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e98:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e9a:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Pin = USART1_RX_Pin;
 8009e9c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8009e9e:	e9cd 5609 	strd	r5, r6, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USART1_RX_Port, &GPIO_InitStruct);
 8009ea2:	f7fb f9e9 	bl	8005278 <HAL_GPIO_Init>
}
 8009ea6:	b00c      	add	sp, #48	@ 0x30
 8009ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eac:	58024400 	.word	0x58024400
 8009eb0:	58021000 	.word	0x58021000
 8009eb4:	58020800 	.word	0x58020800
 8009eb8:	58020000 	.word	0x58020000
 8009ebc:	58020400 	.word	0x58020400

08009ec0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8009ec0:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009ec2:	4817      	ldr	r0, [pc, #92]	@ (8009f20 <MX_I2C1_Init+0x60>)
  hi2c1.Init.Timing = 0x40805E8A;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	4917      	ldr	r1, [pc, #92]	@ (8009f24 <MX_I2C1_Init+0x64>)
 8009ec8:	2401      	movs	r4, #1
 8009eca:	4a17      	ldr	r2, [pc, #92]	@ (8009f28 <MX_I2C1_Init+0x68>)
 8009ecc:	6203      	str	r3, [r0, #32]
 8009ece:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}
 8009ed2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009ed6:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009eda:	f7fb fd07 	bl	80058ec <HAL_I2C_Init>
 8009ede:	b950      	cbnz	r0, 8009ef6 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009ee0:	2100      	movs	r1, #0
 8009ee2:	480f      	ldr	r0, [pc, #60]	@ (8009f20 <MX_I2C1_Init+0x60>)
 8009ee4:	f7fc f9a4 	bl	8006230 <HAL_I2CEx_ConfigAnalogFilter>
 8009ee8:	b968      	cbnz	r0, 8009f06 <MX_I2C1_Init+0x46>
  {
    Error_Handler();
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8009eea:	2100      	movs	r1, #0
 8009eec:	480c      	ldr	r0, [pc, #48]	@ (8009f20 <MX_I2C1_Init+0x60>)
 8009eee:	f7fc f9c9 	bl	8006284 <HAL_I2CEx_ConfigDigitalFilter>
 8009ef2:	b980      	cbnz	r0, 8009f16 <MX_I2C1_Init+0x56>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009ef4:	bd10      	pop	{r4, pc}
    Error_Handler();
 8009ef6:	f000 fa9f 	bl	800a438 <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009efa:	2100      	movs	r1, #0
 8009efc:	4808      	ldr	r0, [pc, #32]	@ (8009f20 <MX_I2C1_Init+0x60>)
 8009efe:	f7fc f997 	bl	8006230 <HAL_I2CEx_ConfigAnalogFilter>
 8009f02:	2800      	cmp	r0, #0
 8009f04:	d0f1      	beq.n	8009eea <MX_I2C1_Init+0x2a>
    Error_Handler();
 8009f06:	f000 fa97 	bl	800a438 <Error_Handler>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8009f0a:	2100      	movs	r1, #0
 8009f0c:	4804      	ldr	r0, [pc, #16]	@ (8009f20 <MX_I2C1_Init+0x60>)
 8009f0e:	f7fc f9b9 	bl	8006284 <HAL_I2CEx_ConfigDigitalFilter>
 8009f12:	2800      	cmp	r0, #0
 8009f14:	d0ee      	beq.n	8009ef4 <MX_I2C1_Init+0x34>
}
 8009f16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8009f1a:	f000 ba8d 	b.w	800a438 <Error_Handler>
 8009f1e:	bf00      	nop
 8009f20:	24000748 	.word	0x24000748
 8009f24:	40005400 	.word	0x40005400
 8009f28:	40805e8a 	.word	0x40805e8a
 8009f2c:	00000000 	.word	0x00000000

08009f30 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8009f30:	b510      	push	{r4, lr}
 8009f32:	b0b6      	sub	sp, #216	@ 0xd8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f34:	2100      	movs	r1, #0
{
 8009f36:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009f38:	22bc      	movs	r2, #188	@ 0xbc
 8009f3a:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f3c:	9106      	str	r1, [sp, #24]
 8009f3e:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8009f42:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009f46:	f009 fe91 	bl	8013c6c <memset>
  if(i2cHandle->Instance==I2C1)
 8009f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8009fc8 <HAL_I2C_MspInit+0x98>)
 8009f4c:	6822      	ldr	r2, [r4, #0]
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d001      	beq.n	8009f56 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8009f52:	b036      	add	sp, #216	@ 0xd8
 8009f54:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8009f56:	2308      	movs	r3, #8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009f58:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8009f5a:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009f5c:	f7fd f8f2 	bl	8007144 <HAL_RCCEx_PeriphCLKConfig>
 8009f60:	bb40      	cbnz	r0, 8009fb4 <HAL_I2C_MspInit+0x84>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009f62:	4c1a      	ldr	r4, [pc, #104]	@ (8009fcc <HAL_I2C_MspInit+0x9c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8009f64:	2204      	movs	r2, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009f66:	a902      	add	r1, sp, #8
 8009f68:	4819      	ldr	r0, [pc, #100]	@ (8009fd0 <HAL_I2C_MspInit+0xa0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009f6a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8009f6e:	f043 0302 	orr.w	r3, r3, #2
 8009f72:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8009f76:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8009f7a:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8009f7c:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009f7e:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8009f82:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 8009fc0 <HAL_I2C_MspInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009f86:	9300      	str	r3, [sp, #0]
 8009f88:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009f90:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009f94:	f7fb f970 	bl	8005278 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8009f98:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
 8009f9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009fa0:	f8c4 30e8 	str.w	r3, [r4, #232]	@ 0xe8
 8009fa4:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
 8009fa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009fac:	9301      	str	r3, [sp, #4]
 8009fae:	9b01      	ldr	r3, [sp, #4]
}
 8009fb0:	b036      	add	sp, #216	@ 0xd8
 8009fb2:	bd10      	pop	{r4, pc}
      Error_Handler();
 8009fb4:	f000 fa40 	bl	800a438 <Error_Handler>
 8009fb8:	e7d3      	b.n	8009f62 <HAL_I2C_MspInit+0x32>
 8009fba:	bf00      	nop
 8009fbc:	f3af 8000 	nop.w
 8009fc0:	00000300 	.word	0x00000300
 8009fc4:	00000012 	.word	0x00000012
 8009fc8:	40005400 	.word	0x40005400
 8009fcc:	58024400 	.word	0x58024400
 8009fd0:	58020400 	.word	0x58020400

08009fd4 <_ZN6tflite22MicroMutableOpResolverILj1EED1Ev>:

namespace tflite {
TFLMRegistration* Register_DETECTION_POSTPROCESS();

template <unsigned int tOpCount>
class MicroMutableOpResolver : public MicroOpResolver {
 8009fd4:	4770      	bx	lr
 8009fd6:	bf00      	nop

08009fd8 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpENS_15BuiltinOperatorE>:
  TF_LITE_REMOVE_VIRTUAL_DELETE

  explicit MicroMutableOpResolver() {}

  const TFLMRegistration* FindOp(tflite::BuiltinOperator op) const override {
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 8009fd8:	2920      	cmp	r1, #32
 8009fda:	d004      	beq.n	8009fe6 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpENS_15BuiltinOperatorE+0xe>

    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8009fdc:	6a03      	ldr	r3, [r0, #32]
 8009fde:	b113      	cbz	r3, 8009fe6 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpENS_15BuiltinOperatorE+0xe>
      const TFLMRegistration& registration = registrations_[i];
      if (registration.builtin_code == op) {
 8009fe0:	6983      	ldr	r3, [r0, #24]
 8009fe2:	4299      	cmp	r1, r3
 8009fe4:	d001      	beq.n	8009fea <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpENS_15BuiltinOperatorE+0x12>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 8009fe6:	2000      	movs	r0, #0
        return &registration;
      }
    }
    return nullptr;
  }
 8009fe8:	4770      	bx	lr
      const TFLMRegistration& registration = registrations_[i];
 8009fea:	3004      	adds	r0, #4
 8009fec:	4770      	bx	lr
 8009fee:	bf00      	nop

08009ff0 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE>:
      }
    }
    return nullptr;
  }

  TfLiteBridgeBuiltinParseFunction GetOpDataParser(
 8009ff0:	b508      	push	{r3, lr}
      BuiltinOperator op) const override {
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
 8009ff2:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	d809      	bhi.n	800a00c <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE+0x1c>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8009ff8:	b133      	cbz	r3, 800a008 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE+0x18>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 8009ffa:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8009ffc:	4299      	cmp	r1, r3
 8009ffe:	d001      	beq.n	800a004 <_ZNK6tflite22MicroMutableOpResolverILj1EE15GetOpDataParserENS_15BuiltinOperatorE+0x14>
    }
    return nullptr;
 800a000:	2000      	movs	r0, #0
  }
 800a002:	bd08      	pop	{r3, pc}
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800a004:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  }
 800a006:	bd08      	pop	{r3, pc}
    return nullptr;
 800a008:	4618      	mov	r0, r3
  }
 800a00a:	bd08      	pop	{r3, pc}
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
 800a00c:	f009 fb95 	bl	801373a <abort>

0800a010 <_ZN6tflite22MicroMutableOpResolverILj1EED0Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
 800a010:	b510      	push	{r4, lr}
 800a012:	4604      	mov	r4, r0
 800a014:	2130      	movs	r1, #48	@ 0x30
 800a016:	f009 fa77 	bl	8013508 <_ZdlPvj>
 800a01a:	4620      	mov	r0, r4
 800a01c:	bd10      	pop	{r4, pc}
 800a01e:	bf00      	nop

0800a020 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc>:
  const TFLMRegistration* FindOp(const char* op) const override {
 800a020:	b510      	push	{r4, lr}
 800a022:	4604      	mov	r4, r0
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a024:	6a00      	ldr	r0, [r0, #32]
 800a026:	b118      	cbz	r0, 800a030 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc+0x10>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a028:	69a3      	ldr	r3, [r4, #24]
 800a02a:	2b20      	cmp	r3, #32
 800a02c:	d001      	beq.n	800a032 <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc+0x12>
    return nullptr;
 800a02e:	2000      	movs	r0, #0
  }
 800a030:	bd10      	pop	{r4, pc}
          (strcmp(registration.custom_name, op) == 0)) {
 800a032:	69e0      	ldr	r0, [r4, #28]
 800a034:	f7f6 f954 	bl	80002e0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800a038:	2800      	cmp	r0, #0
 800a03a:	d1f8      	bne.n	800a02e <_ZNK6tflite22MicroMutableOpResolverILj1EE6FindOpEPKc+0xe>
      const TFLMRegistration& registration = registrations_[i];
 800a03c:	1d20      	adds	r0, r4, #4
  }
 800a03e:	bd10      	pop	{r4, pc}

0800a040 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0>:
/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
namespace {
	using HelloWorldOpResolver = tflite::MicroMutableOpResolver<1>;

	TfLiteStatus RegisterOps(HelloWorldOpResolver& op_resolver) {
 800a040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a044:	b088      	sub	sp, #32
 800a046:	4604      	mov	r4, r0
		TF_LITE_ENSURE_STATUS(op_resolver.AddFullyConnected());
 800a048:	a801      	add	r0, sp, #4
 800a04a:	f005 fc1b 	bl	800f884 <_ZN6tflite24Register_FULLY_CONNECTEDEv>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800a04e:	6a25      	ldr	r5, [r4, #32]
 800a050:	b17d      	cbz	r5, 800a072 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0+0x32>
      if (registration.builtin_code == op) {
 800a052:	69a4      	ldr	r4, [r4, #24]
 800a054:	2c09      	cmp	r4, #9
 800a056:	d02d      	beq.n	800a0b4 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0+0x74>
      MicroPrintf("once is not supported (Op: #%d).", op);
      return kTfLiteError;
    }

    if (registrations_len_ >= tOpCount) {
      MicroPrintf("Couldn't register builtin op #%d, resolver size ", op);
 800a058:	2109      	movs	r1, #9
 800a05a:	481a      	ldr	r0, [pc, #104]	@ (800a0c4 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0+0x84>)
 800a05c:	f004 fa2a 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      MicroPrintf("is too small (%d).", tOpCount);
 800a060:	2101      	movs	r1, #1
 800a062:	4819      	ldr	r0, [pc, #100]	@ (800a0c8 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0+0x88>)
 800a064:	f004 fa26 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800a068:	2501      	movs	r5, #1
		return kTfLiteOk;
	}
 800a06a:	4628      	mov	r0, r5
 800a06c:	b008      	add	sp, #32
 800a06e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
 800a072:	f10d 0c04 	add.w	ip, sp, #4
 800a076:	f104 0e04 	add.w	lr, r4, #4
    // Strictly speaking, the builtin_code is not necessary for TFLM but
    // filling it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    registrations_len_++;

    builtin_codes_[num_buitin_ops_] = op;
 800a07a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
    registrations_len_++;
 800a07c:	f04f 0a01 	mov.w	sl, #1
    registrations_[registrations_len_].builtin_code = op;
 800a080:	f04f 0809 	mov.w	r8, #9
    builtin_parsers_[num_buitin_ops_] = parser;
 800a084:	f8df 904c 	ldr.w	r9, [pc, #76]	@ 800a0d4 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0+0x94>
 800a088:	eb04 0786 	add.w	r7, r4, r6, lsl #2
    num_buitin_ops_++;
 800a08c:	4456      	add	r6, sl
    registrations_[registrations_len_] = registration;
 800a08e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a092:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800a096:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800a09a:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 800a09e:	4628      	mov	r0, r5
    registrations_len_++;
 800a0a0:	f8c4 a020 	str.w	sl, [r4, #32]
    registrations_[registrations_len_].builtin_code = op;
 800a0a4:	f8c4 8018 	str.w	r8, [r4, #24]
    builtin_parsers_[num_buitin_ops_] = parser;
 800a0a8:	e9c7 8909 	strd	r8, r9, [r7, #36]	@ 0x24
    num_buitin_ops_++;
 800a0ac:	62e6      	str	r6, [r4, #44]	@ 0x2c
 800a0ae:	b008      	add	sp, #32
 800a0b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      MicroPrintf("Calling AddBuiltin with the same op more than ");
 800a0b4:	4805      	ldr	r0, [pc, #20]	@ (800a0cc <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0+0x8c>)
 800a0b6:	f004 f9fd 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      MicroPrintf("once is not supported (Op: #%d).", op);
 800a0ba:	4621      	mov	r1, r4
 800a0bc:	4804      	ldr	r0, [pc, #16]	@ (800a0d0 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0+0x90>)
 800a0be:	f004 f9f9 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800a0c2:	e7d1      	b.n	800a068 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0+0x28>
 800a0c4:	08015290 	.word	0x08015290
 800a0c8:	080152c4 	.word	0x080152c4
 800a0cc:	0801523c 	.word	0x0801523c
 800a0d0:	0801526c 	.word	0x0801526c
 800a0d4:	0800ada1 	.word	0x0800ada1

0800a0d8 <HAL_DCMI_FrameEventCallback>:
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_4);
}

/* USER CODE BEGIN 4 */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 800a0d8:	b510      	push	{r4, lr}
	static uint32_t count = 0,tick = 0;

	if(HAL_GetTick() - tick >= 1000)
 800a0da:	4c0c      	ldr	r4, [pc, #48]	@ (800a10c <HAL_DCMI_FrameEventCallback+0x34>)
 800a0dc:	f7f9 fb52 	bl	8003784 <HAL_GetTick>
 800a0e0:	6823      	ldr	r3, [r4, #0]
 800a0e2:	1ac0      	subs	r0, r0, r3
 800a0e4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800a0e8:	d207      	bcs.n	800a0fa <HAL_DCMI_FrameEventCallback+0x22>
	{
		tick = HAL_GetTick();
		Camera_FPS = count;
		count = 0;
	}
	count ++;
 800a0ea:	4a09      	ldr	r2, [pc, #36]	@ (800a110 <HAL_DCMI_FrameEventCallback+0x38>)
 800a0ec:	6813      	ldr	r3, [r2, #0]
 800a0ee:	3301      	adds	r3, #1

	DCMI_FrameIsReady = 1;
 800a0f0:	4908      	ldr	r1, [pc, #32]	@ (800a114 <HAL_DCMI_FrameEventCallback+0x3c>)
 800a0f2:	2001      	movs	r0, #1
	count ++;
 800a0f4:	6013      	str	r3, [r2, #0]
	DCMI_FrameIsReady = 1;
 800a0f6:	6008      	str	r0, [r1, #0]
}
 800a0f8:	bd10      	pop	{r4, pc}
		tick = HAL_GetTick();
 800a0fa:	f7f9 fb43 	bl	8003784 <HAL_GetTick>
		Camera_FPS = count;
 800a0fe:	4a04      	ldr	r2, [pc, #16]	@ (800a110 <HAL_DCMI_FrameEventCallback+0x38>)
 800a100:	4905      	ldr	r1, [pc, #20]	@ (800a118 <HAL_DCMI_FrameEventCallback+0x40>)
 800a102:	2301      	movs	r3, #1
		tick = HAL_GetTick();
 800a104:	6020      	str	r0, [r4, #0]
		Camera_FPS = count;
 800a106:	6810      	ldr	r0, [r2, #0]
 800a108:	6008      	str	r0, [r1, #0]
		count = 0;
 800a10a:	e7f1      	b.n	800a0f0 <HAL_DCMI_FrameEventCallback+0x18>
 800a10c:	2401479c 	.word	0x2401479c
 800a110:	240147a0 	.word	0x240147a0
 800a114:	240147a8 	.word	0x240147a8
 800a118:	240147a4 	.word	0x240147a4

0800a11c <_Z23ProfileMemoryAndLatencyv>:

tflite::MicroProfiler profiler;
TfLiteStatus ProfileMemoryAndLatency() {
 800a11c:	b570      	push	{r4, r5, r6, lr}
 800a11e:	f6ad 4db8 	subw	sp, sp, #3256	@ 0xcb8
  explicit MicroMutableOpResolver() {}
 800a122:	2300      	movs	r3, #0
 800a124:	4a3c      	ldr	r2, [pc, #240]	@ (800a218 <_Z23ProfileMemoryAndLatencyv+0xfc>)
	HelloWorldOpResolver op_resolver;
	TF_LITE_ENSURE_STATUS(RegisterOps(op_resolver));
 800a126:	a802      	add	r0, sp, #8
 800a128:	930a      	str	r3, [sp, #40]	@ 0x28
 800a12a:	9202      	str	r2, [sp, #8]
 800a12c:	930d      	str	r3, [sp, #52]	@ 0x34
 800a12e:	f7ff ff87 	bl	800a040 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0>
 800a132:	b120      	cbz	r0, 800a13e <_Z23ProfileMemoryAndLatencyv+0x22>
 800a134:	4604      	mov	r4, r0
	profiler.LogTicksPerTagCsv();

	MicroPrintf("");  // Print an empty new line
	interpreter.GetMicroAllocator().PrintAllocations();
	return kTfLiteOk;
}
 800a136:	4620      	mov	r0, r4
 800a138:	f60d 4db8 	addw	sp, sp, #3256	@ 0xcb8
 800a13c:	bd70      	pop	{r4, r5, r6, pc}
	tflite::RecordingMicroAllocator::Create(tensor_arena, kTensorArenaSize));
 800a13e:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800a142:	a840      	add	r0, sp, #256	@ 0x100
 800a144:	f004 fb16 	bl	800e774 <_ZN6tflite23RecordingMicroAllocator6CreateEPhj>
template<typename T> T *GetMutableRoot(void *buf) {
  if (!buf) return nullptr;
  EndianCheck();
  return reinterpret_cast<T *>(
      reinterpret_cast<uint8_t *>(buf) +
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
 800a148:	4b34      	ldr	r3, [pc, #208]	@ (800a21c <_Z23ProfileMemoryAndLatencyv+0x100>)
	tflite::MicroResourceVariables::Create(allocator, kNumResourceVariables),&profiler);
 800a14a:	2118      	movs	r1, #24
	tflite::RecordingMicroAllocator::Create(tensor_arena, kTensorArenaSize));
 800a14c:	4604      	mov	r4, r0
 800a14e:	681d      	ldr	r5, [r3, #0]
 800a150:	441d      	add	r5, r3
	tflite::MicroResourceVariables::Create(allocator, kNumResourceVariables),&profiler);
 800a152:	f004 fac7 	bl	800e6e4 <_ZN6tflite22MicroResourceVariables6CreateEPNS_14MicroAllocatorEi>
                            RecordingMicroAllocator* allocator,
                            MicroResourceVariables* resource_variable = nullptr,
                            MicroProfilerInterface* profiler = nullptr)
      : MicroInterpreter(model, op_resolver, allocator, resource_variable,
                         profiler),
        recording_micro_allocator_(*allocator) {}
 800a156:	4b32      	ldr	r3, [pc, #200]	@ (800a220 <_Z23ProfileMemoryAndLatencyv+0x104>)
 800a158:	aa02      	add	r2, sp, #8
 800a15a:	4629      	mov	r1, r5
 800a15c:	9000      	str	r0, [sp, #0]
 800a15e:	9301      	str	r3, [sp, #4]
 800a160:	a80e      	add	r0, sp, #56	@ 0x38
 800a162:	4623      	mov	r3, r4
 800a164:	f003 f990 	bl	800d488 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE>
	TF_LITE_ENSURE_STATUS(interpreter.AllocateTensors());
 800a168:	a80e      	add	r0, sp, #56	@ 0x38
 800a16a:	943f      	str	r4, [sp, #252]	@ 0xfc
 800a16c:	f003 fbd2 	bl	800d914 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 800a170:	4604      	mov	r4, r0
 800a172:	2800      	cmp	r0, #0
 800a174:	d131      	bne.n	800a1da <_Z23ProfileMemoryAndLatencyv+0xbe>
	TFLITE_CHECK_EQ(interpreter.inputs_size(), 1);
 800a176:	990e      	ldr	r1, [sp, #56]	@ 0x38
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
 800a178:	680b      	ldr	r3, [r1, #0]
 800a17a:	1acb      	subs	r3, r1, r3
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800a17c:	881a      	ldrh	r2, [r3, #0]
 800a17e:	2a08      	cmp	r2, #8
 800a180:	d947      	bls.n	800a212 <_Z23ProfileMemoryAndLatencyv+0xf6>

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
FLATBUFFERS_SUPPRESS_UBSAN("alignment")
T ReadScalar(const void *p) {
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800a182:	891b      	ldrh	r3, [r3, #8]

  template<typename P, typename OffsetSize = uoffset_t>
  P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a184:	2b00      	cmp	r3, #0
 800a186:	d044      	beq.n	800a212 <_Z23ProfileMemoryAndLatencyv+0xf6>
    auto p = data_ + field_offset;
 800a188:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a18a:	58cb      	ldr	r3, [r1, r3]
  typedef typename IndirectHelper<T>::return_type return_type;
  typedef typename IndirectHelper<T>::mutable_return_type mutable_return_type;
  typedef return_type value_type;

  return_type Get(SizeT i) const {
    FLATBUFFERS_ASSERT(i < size());
 800a18c:	58d1      	ldr	r1, [r2, r3]
 800a18e:	441a      	add	r2, r3
 800a190:	2900      	cmp	r1, #0
 800a192:	d036      	beq.n	800a202 <_Z23ProfileMemoryAndLatencyv+0xe6>
        offset_location + ReadScalar<offset_type>(offset_location));
 800a194:	6853      	ldr	r3, [r2, #4]
 800a196:	3304      	adds	r3, #4
 800a198:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800a19a:	58d3      	ldr	r3, [r2, r3]
 800a19c:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800a19e:	881a      	ldrh	r2, [r3, #0]
 800a1a0:	2a06      	cmp	r2, #6
 800a1a2:	d936      	bls.n	800a212 <_Z23ProfileMemoryAndLatencyv+0xf6>
 800a1a4:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d033      	beq.n	800a212 <_Z23ProfileMemoryAndLatencyv+0xf6>
    auto p = data_ + field_offset;
 800a1aa:	18ca      	adds	r2, r1, r3
  SizeT size() const { return EndianScalar(length_); }
 800a1ac:	58cb      	ldr	r3, [r1, r3]
 800a1ae:	58d3      	ldr	r3, [r2, r3]
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	d12c      	bne.n	800a20e <_Z23ProfileMemoryAndLatencyv+0xf2>
		interpreter.input(0)->data.f[0] = 1.f;
 800a1b4:	f04f 567e 	mov.w	r6, #1065353216	@ 0x3f800000
 800a1b8:	2564      	movs	r5, #100	@ 0x64
 800a1ba:	e001      	b.n	800a1c0 <_Z23ProfileMemoryAndLatencyv+0xa4>
	for(int i=0;i<100;i++){
 800a1bc:	3d01      	subs	r5, #1
 800a1be:	d013      	beq.n	800a1e8 <_Z23ProfileMemoryAndLatencyv+0xcc>
		interpreter.input(0)->data.f[0] = 1.f;
 800a1c0:	2100      	movs	r1, #0
 800a1c2:	a80e      	add	r0, sp, #56	@ 0x38
 800a1c4:	f003 f9b4 	bl	800d530 <_ZN6tflite16MicroInterpreter5inputEj>
 800a1c8:	4603      	mov	r3, r0
		TF_LITE_ENSURE_STATUS(interpreter.Invoke());
 800a1ca:	a80e      	add	r0, sp, #56	@ 0x38
		interpreter.input(0)->data.f[0] = 1.f;
 800a1cc:	685b      	ldr	r3, [r3, #4]
 800a1ce:	601e      	str	r6, [r3, #0]
		TF_LITE_ENSURE_STATUS(interpreter.Invoke());
 800a1d0:	f003 fd36 	bl	800dc40 <_ZN6tflite16MicroInterpreter6InvokeEv>
 800a1d4:	4604      	mov	r4, r0
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	d0f0      	beq.n	800a1bc <_Z23ProfileMemoryAndLatencyv+0xa0>
class RecordingMicroInterpreter : public MicroInterpreter {
 800a1da:	a80e      	add	r0, sp, #56	@ 0x38
 800a1dc:	f003 fa18 	bl	800d610 <_ZN6tflite16MicroInterpreterD1Ev>
}
 800a1e0:	4620      	mov	r0, r4
 800a1e2:	f60d 4db8 	addw	sp, sp, #3256	@ 0xcb8
 800a1e6:	bd70      	pop	{r4, r5, r6, pc}
	MicroPrintf("");  // Print an empty new line
 800a1e8:	480e      	ldr	r0, [pc, #56]	@ (800a224 <_Z23ProfileMemoryAndLatencyv+0x108>)
 800a1ea:	f004 f963 	bl	800e4b4 <_Z11MicroPrintfPKcz>
	profiler.LogTicksPerTagCsv();
 800a1ee:	480c      	ldr	r0, [pc, #48]	@ (800a220 <_Z23ProfileMemoryAndLatencyv+0x104>)
 800a1f0:	f004 fa08 	bl	800e604 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv>
	MicroPrintf("");  // Print an empty new line
 800a1f4:	480b      	ldr	r0, [pc, #44]	@ (800a224 <_Z23ProfileMemoryAndLatencyv+0x108>)
 800a1f6:	f004 f95d 	bl	800e4b4 <_Z11MicroPrintfPKcz>
	interpreter.GetMicroAllocator().PrintAllocations();
 800a1fa:	983f      	ldr	r0, [sp, #252]	@ 0xfc
 800a1fc:	f004 faf2 	bl	800e7e4 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv>
	return kTfLiteOk;
 800a200:	e7eb      	b.n	800a1da <_Z23ProfileMemoryAndLatencyv+0xbe>
    FLATBUFFERS_ASSERT(i < size());
 800a202:	4b09      	ldr	r3, [pc, #36]	@ (800a228 <_Z23ProfileMemoryAndLatencyv+0x10c>)
 800a204:	21b0      	movs	r1, #176	@ 0xb0
 800a206:	4a09      	ldr	r2, [pc, #36]	@ (800a22c <_Z23ProfileMemoryAndLatencyv+0x110>)
 800a208:	4809      	ldr	r0, [pc, #36]	@ (800a230 <_Z23ProfileMemoryAndLatencyv+0x114>)
 800a20a:	f009 fa9d 	bl	8013748 <__assert_func>
	TFLITE_CHECK_EQ(interpreter.inputs_size(), 1);
 800a20e:	f009 fa94 	bl	801373a <abort>
  SizeT size() const { return EndianScalar(length_); }
 800a212:	2300      	movs	r3, #0
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	deff      	udf	#255	@ 0xff
 800a218:	0801ea5c 	.word	0x0801ea5c
 800a21c:	0801f0c0 	.word	0x0801f0c0
 800a220:	24000794 	.word	0x24000794
 800a224:	080160e8 	.word	0x080160e8
 800a228:	080152d8 	.word	0x080152d8
 800a22c:	080152e4 	.word	0x080152e4
 800a230:	080153b4 	.word	0x080153b4

0800a234 <_Z33LoadFloatModelAndPerformInferencev>:
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
 800a234:	4b36      	ldr	r3, [pc, #216]	@ (800a310 <_Z33LoadFloatModelAndPerformInferencev+0xdc>)
 800a236:	681a      	ldr	r2, [r3, #0]


TfLiteStatus LoadFloatModelAndPerformInference() {
 800a238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a23a:	18d6      	adds	r6, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800a23c:	589b      	ldr	r3, [r3, r2]
 800a23e:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800a240:	881a      	ldrh	r2, [r3, #0]
 800a242:	2a04      	cmp	r2, #4
 800a244:	ed2d 8b02 	vpush	{d8}
 800a248:	f6ad 4dd4 	subw	sp, sp, #3284	@ 0xcd4
 800a24c:	d95e      	bls.n	800a30c <_Z33LoadFloatModelAndPerformInferencev+0xd8>
 800a24e:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800a250:	2b00      	cmp	r3, #0
 800a252:	d05b      	beq.n	800a30c <_Z33LoadFloatModelAndPerformInferencev+0xd8>
	const tflite::Model* model = ::tflite::GetModel(g_hello_world_float_model_data);
	TFLITE_CHECK_EQ(model->version(), TFLITE_SCHEMA_VERSION);
 800a254:	58f3      	ldr	r3, [r6, r3]
 800a256:	2b03      	cmp	r3, #3
 800a258:	d158      	bne.n	800a30c <_Z33LoadFloatModelAndPerformInferencev+0xd8>
 800a25a:	ad09      	add	r5, sp, #36	@ 0x24
 800a25c:	2300      	movs	r3, #0
 800a25e:	4a2d      	ldr	r2, [pc, #180]	@ (800a314 <_Z33LoadFloatModelAndPerformInferencev+0xe0>)

	HelloWorldOpResolver op_resolver;
	TF_LITE_ENSURE_STATUS(RegisterOps(op_resolver));
 800a260:	4628      	mov	r0, r5
 800a262:	622b      	str	r3, [r5, #32]
 800a264:	602a      	str	r2, [r5, #0]
 800a266:	62eb      	str	r3, [r5, #44]	@ 0x2c
 800a268:	f7ff feea 	bl	800a040 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0>
 800a26c:	4604      	mov	r4, r0
 800a26e:	b128      	cbz	r0, 800a27c <_Z33LoadFloatModelAndPerformInferencev+0x48>
		float y_pred = interpreter.output(0)->data.f[0];
		TFLITE_CHECK_LE(abs(sin(golden_inputs[i]) - y_pred), epsilon);
	}

	return kTfLiteOk;
}
 800a270:	4620      	mov	r0, r4
 800a272:	f60d 4dd4 	addw	sp, sp, #3284	@ 0xcd4
 800a276:	ecbd 8b02 	vpop	{d8}
 800a27a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	tflite::MicroInterpreter interpreter(model, op_resolver, tensor_arena, kTensorArenaSize);
 800a27c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a280:	4631      	mov	r1, r6
 800a282:	462a      	mov	r2, r5
 800a284:	e9cd 3000 	strd	r3, r0, [sp]
 800a288:	e9cd 0002 	strd	r0, r0, [sp, #8]
 800a28c:	ab46      	add	r3, sp, #280	@ 0x118
 800a28e:	a815      	add	r0, sp, #84	@ 0x54
 800a290:	f003 f89e 	bl	800d3d0 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb>
	TF_LITE_ENSURE_STATUS(interpreter.AllocateTensors());
 800a294:	a815      	add	r0, sp, #84	@ 0x54
 800a296:	f003 fb3d 	bl	800d914 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 800a29a:	4604      	mov	r4, r0
 800a29c:	bb68      	cbnz	r0, 800a2fa <_Z33LoadFloatModelAndPerformInferencev+0xc6>
	float golden_inputs[kNumTestValues] = {0.f, 1.f, 3.f, 5.f};
 800a29e:	ac05      	add	r4, sp, #20
 800a2a0:	4b1d      	ldr	r3, [pc, #116]	@ (800a318 <_Z33LoadFloatModelAndPerformInferencev+0xe4>)
		TFLITE_CHECK_LE(abs(sin(golden_inputs[i]) - y_pred), epsilon);
 800a2a2:	eddf 8a1e 	vldr	s17, [pc, #120]	@ 800a31c <_Z33LoadFloatModelAndPerformInferencev+0xe8>
 800a2a6:	4627      	mov	r7, r4
	float golden_inputs[kNumTestValues] = {0.f, 1.f, 3.f, 5.f};
 800a2a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a2aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		interpreter.input(0)->data.f[0] = golden_inputs[i];
 800a2ae:	2100      	movs	r1, #0
 800a2b0:	a815      	add	r0, sp, #84	@ 0x54
 800a2b2:	ecb7 8a01 	vldmia	r7!, {s16}
 800a2b6:	f003 f93b 	bl	800d530 <_ZN6tflite16MicroInterpreter5inputEj>
 800a2ba:	4603      	mov	r3, r0
		TF_LITE_ENSURE_STATUS(interpreter.Invoke());
 800a2bc:	a815      	add	r0, sp, #84	@ 0x54
		interpreter.input(0)->data.f[0] = golden_inputs[i];
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	ed83 8a00 	vstr	s16, [r3]
		TF_LITE_ENSURE_STATUS(interpreter.Invoke());
 800a2c4:	f003 fcbc 	bl	800dc40 <_ZN6tflite16MicroInterpreter6InvokeEv>
 800a2c8:	4604      	mov	r4, r0
 800a2ca:	b9b0      	cbnz	r0, 800a2fa <_Z33LoadFloatModelAndPerformInferencev+0xc6>
		float y_pred = interpreter.output(0)->data.f[0];
 800a2cc:	4601      	mov	r1, r0
 800a2ce:	a815      	add	r0, sp, #84	@ 0x54
 800a2d0:	f003 f966 	bl	800d5a0 <_ZN6tflite16MicroInterpreter6outputEj>
 800a2d4:	4606      	mov	r6, r0
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 800a2d6:	eeb0 0a48 	vmov.f32	s0, s16
 800a2da:	f009 f979 	bl	80135d0 <sinf>
 800a2de:	6873      	ldr	r3, [r6, #4]
		TFLITE_CHECK_LE(abs(sin(golden_inputs[i]) - y_pred), epsilon);
 800a2e0:	edd3 7a00 	vldr	s15, [r3]
 800a2e4:	ee30 0a67 	vsub.f32	s0, s0, s15
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 800a2e8:	eeb0 0ac0 	vabs.f32	s0, s0
 800a2ec:	eeb4 0ae8 	vcmpe.f32	s0, s17
 800a2f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2f4:	d80a      	bhi.n	800a30c <_Z33LoadFloatModelAndPerformInferencev+0xd8>
	for (int i = 0; i < kNumTestValues; ++i) {
 800a2f6:	42af      	cmp	r7, r5
 800a2f8:	d1d9      	bne.n	800a2ae <_Z33LoadFloatModelAndPerformInferencev+0x7a>
}
 800a2fa:	a815      	add	r0, sp, #84	@ 0x54
 800a2fc:	f003 f988 	bl	800d610 <_ZN6tflite16MicroInterpreterD1Ev>
 800a300:	4620      	mov	r0, r4
 800a302:	f60d 4dd4 	addw	sp, sp, #3284	@ 0xcd4
 800a306:	ecbd 8b02 	vpop	{d8}
 800a30a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	TFLITE_CHECK_EQ(model->version(), TFLITE_SCHEMA_VERSION);
 800a30c:	f009 fa15 	bl	801373a <abort>
 800a310:	0801f0c0 	.word	0x0801f0c0
 800a314:	0801ea5c 	.word	0x0801ea5c
 800a318:	08014a30 	.word	0x08014a30
 800a31c:	3d4ccccd 	.word	0x3d4ccccd

0800a320 <_Z33LoadQuantModelAndPerformInferencev>:
 800a320:	4b40      	ldr	r3, [pc, #256]	@ (800a424 <_Z33LoadQuantModelAndPerformInferencev+0x104>)
 800a322:	681a      	ldr	r2, [r3, #0]

TfLiteStatus LoadQuantModelAndPerformInference() {
 800a324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a328:	18d5      	adds	r5, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800a32a:	589b      	ldr	r3, [r3, r2]
 800a32c:	1aeb      	subs	r3, r5, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800a32e:	881a      	ldrh	r2, [r3, #0]
 800a330:	2a04      	cmp	r2, #4
 800a332:	ed2d 8b02 	vpush	{d8}
 800a336:	f5ad 6d4d 	sub.w	sp, sp, #3280	@ 0xcd0
 800a33a:	d971      	bls.n	800a420 <_Z33LoadQuantModelAndPerformInferencev+0x100>
 800a33c:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d06e      	beq.n	800a420 <_Z33LoadQuantModelAndPerformInferencev+0x100>
	// Map the model into a usable data structure. This doesn't involve any
	// copying or parsing, it's a very lightweight operation.
	const tflite::Model* model = ::tflite::GetModel(g_hello_world_int8_model_data);
	TFLITE_CHECK_EQ(model->version(), TFLITE_SCHEMA_VERSION);
 800a342:	58eb      	ldr	r3, [r5, r3]
 800a344:	2b03      	cmp	r3, #3
 800a346:	d16b      	bne.n	800a420 <_Z33LoadQuantModelAndPerformInferencev+0x100>
 800a348:	2300      	movs	r3, #0
 800a34a:	4a37      	ldr	r2, [pc, #220]	@ (800a428 <_Z33LoadQuantModelAndPerformInferencev+0x108>)

	HelloWorldOpResolver op_resolver;
	TF_LITE_ENSURE_STATUS(RegisterOps(op_resolver));
 800a34c:	a809      	add	r0, sp, #36	@ 0x24
 800a34e:	9311      	str	r3, [sp, #68]	@ 0x44
 800a350:	9209      	str	r2, [sp, #36]	@ 0x24
 800a352:	9314      	str	r3, [sp, #80]	@ 0x50
 800a354:	f7ff fe74 	bl	800a040 <_ZN12_GLOBAL__N_111RegisterOpsERN6tflite22MicroMutableOpResolverILj1EEE.constprop.0>
 800a358:	4604      	mov	r4, r0
 800a35a:	b130      	cbz	r0, 800a36a <_Z33LoadQuantModelAndPerformInferencev+0x4a>
		float y_pred = (output->data.int8[0] - output_zero_point) * output_scale;
		TFLITE_CHECK_LE(abs(sin(golden_inputs_float[i]) - y_pred), epsilon);
	}

	return kTfLiteOk;
}
 800a35c:	4620      	mov	r0, r4
 800a35e:	f50d 6d4d 	add.w	sp, sp, #3280	@ 0xcd0
 800a362:	ecbd 8b02 	vpop	{d8}
 800a366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	tflite::MicroInterpreter interpreter(model, op_resolver, tensor_arena, kTensorArenaSize);
 800a36a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a36e:	aa09      	add	r2, sp, #36	@ 0x24
 800a370:	4629      	mov	r1, r5
 800a372:	e9cd 3000 	strd	r3, r0, [sp]
 800a376:	e9cd 0002 	strd	r0, r0, [sp, #8]
 800a37a:	ab46      	add	r3, sp, #280	@ 0x118
 800a37c:	a815      	add	r0, sp, #84	@ 0x54
 800a37e:	f003 f827 	bl	800d3d0 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb>
	TF_LITE_ENSURE_STATUS(interpreter.AllocateTensors());
 800a382:	a815      	add	r0, sp, #84	@ 0x54
 800a384:	f003 fac6 	bl	800d914 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 800a388:	4604      	mov	r4, r0
 800a38a:	2800      	cmp	r0, #0
 800a38c:	d13e      	bne.n	800a40c <_Z33LoadQuantModelAndPerformInferencev+0xec>
	TfLiteTensor* input = interpreter.input(0);
 800a38e:	4601      	mov	r1, r0
 800a390:	a815      	add	r0, sp, #84	@ 0x54
 800a392:	f003 f8cd 	bl	800d530 <_ZN6tflite16MicroInterpreter5inputEj>
	TFLITE_CHECK_NE(input, nullptr);
 800a396:	4680      	mov	r8, r0
 800a398:	2800      	cmp	r0, #0
 800a39a:	d041      	beq.n	800a420 <_Z33LoadQuantModelAndPerformInferencev+0x100>
	TfLiteTensor* output = interpreter.output(0);
 800a39c:	4621      	mov	r1, r4
 800a39e:	a815      	add	r0, sp, #84	@ 0x54
 800a3a0:	f003 f8fe 	bl	800d5a0 <_ZN6tflite16MicroInterpreter6outputEj>
	TFLITE_CHECK_NE(output, nullptr);
 800a3a4:	4607      	mov	r7, r0
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	d03a      	beq.n	800a420 <_Z33LoadQuantModelAndPerformInferencev+0x100>
	float golden_inputs_float[kNumTestValues] = {0.77, 1.57, 2.3, 3.14};
 800a3aa:	ae05      	add	r6, sp, #20
	int8_t golden_inputs_int8[kNumTestValues] = {-96, -63, -34, 0};
 800a3ac:	4a1f      	ldr	r2, [pc, #124]	@ (800a42c <_Z33LoadQuantModelAndPerformInferencev+0x10c>)
	float golden_inputs_float[kNumTestValues] = {0.77, 1.57, 2.3, 3.14};
 800a3ae:	4b20      	ldr	r3, [pc, #128]	@ (800a430 <_Z33LoadQuantModelAndPerformInferencev+0x110>)
 800a3b0:	ad04      	add	r5, sp, #16
	float output_scale = output->params.scale;
 800a3b2:	edd0 8a03 	vldr	s17, [r0, #12]
	int output_zero_point = output->params.zero_point;
 800a3b6:	46b1      	mov	r9, r6
 800a3b8:	f8d0 a010 	ldr.w	sl, [r0, #16]
	int8_t golden_inputs_int8[kNumTestValues] = {-96, -63, -34, 0};
 800a3bc:	9204      	str	r2, [sp, #16]
		TFLITE_CHECK_LE(abs(sin(golden_inputs_float[i]) - y_pred), epsilon);
 800a3be:	ed9f 8a1d 	vldr	s16, [pc, #116]	@ 800a434 <_Z33LoadQuantModelAndPerformInferencev+0x114>
	float golden_inputs_float[kNumTestValues] = {0.77, 1.57, 2.3, 3.14};
 800a3c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a3c4:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		input->data.int8[0] = golden_inputs_int8[i];
 800a3c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
		TF_LITE_ENSURE_STATUS(interpreter.Invoke());
 800a3cc:	a815      	add	r0, sp, #84	@ 0x54
		input->data.int8[0] = golden_inputs_int8[i];
 800a3ce:	f915 2b01 	ldrsb.w	r2, [r5], #1
 800a3d2:	701a      	strb	r2, [r3, #0]
		TF_LITE_ENSURE_STATUS(interpreter.Invoke());
 800a3d4:	f003 fc34 	bl	800dc40 <_ZN6tflite16MicroInterpreter6InvokeEv>
 800a3d8:	4604      	mov	r4, r0
 800a3da:	b9b8      	cbnz	r0, 800a40c <_Z33LoadQuantModelAndPerformInferencev+0xec>
 800a3dc:	ecb9 0a01 	vldmia	r9!, {s0}
 800a3e0:	f009 f8f6 	bl	80135d0 <sinf>
		float y_pred = (output->data.int8[0] - output_zero_point) * output_scale;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f993 3000 	ldrsb.w	r3, [r3]
 800a3ea:	eba3 030a 	sub.w	r3, r3, sl
 800a3ee:	ee07 3a90 	vmov	s15, r3
 800a3f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		TFLITE_CHECK_LE(abs(sin(golden_inputs_float[i]) - y_pred), epsilon);
 800a3f6:	eea7 0ae8 	vfms.f32	s0, s15, s17
 800a3fa:	eeb0 0ac0 	vabs.f32	s0, s0
 800a3fe:	eeb4 0ac8 	vcmpe.f32	s0, s16
 800a402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a406:	d80b      	bhi.n	800a420 <_Z33LoadQuantModelAndPerformInferencev+0x100>
	for (int i = 0; i < kNumTestValues; ++i) {
 800a408:	42b5      	cmp	r5, r6
 800a40a:	d1dd      	bne.n	800a3c8 <_Z33LoadQuantModelAndPerformInferencev+0xa8>
}
 800a40c:	a815      	add	r0, sp, #84	@ 0x54
 800a40e:	f003 f8ff 	bl	800d610 <_ZN6tflite16MicroInterpreterD1Ev>
 800a412:	4620      	mov	r0, r4
 800a414:	f50d 6d4d 	add.w	sp, sp, #3280	@ 0xcd0
 800a418:	ecbd 8b02 	vpop	{d8}
 800a41c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	TFLITE_CHECK_EQ(model->version(), TFLITE_SCHEMA_VERSION);
 800a420:	f009 f98b 	bl	801373a <abort>
 800a424:	0801fd20 	.word	0x0801fd20
 800a428:	0801ea5c 	.word	0x0801ea5c
 800a42c:	00dec1a0 	.word	0x00dec1a0
 800a430:	08014a40 	.word	0x08014a40
 800a434:	3d4ccccd 	.word	0x3d4ccccd

0800a438 <Error_Handler>:
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a438:	4c09      	ldr	r4, [pc, #36]	@ (800a460 <Error_Handler+0x28>)
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800a43a:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a43c:	2201      	movs	r2, #1
 800a43e:	2108      	movs	r1, #8
 800a440:	4620      	mov	r0, r4
 800a442:	f7fb f92b 	bl	800569c <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 800a446:	2004      	movs	r0, #4
 800a448:	f7f9 f9a2 	bl	8003790 <HAL_Delay>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a44c:	4620      	mov	r0, r4
 800a44e:	2200      	movs	r2, #0
 800a450:	2108      	movs	r1, #8
 800a452:	f7fb f923 	bl	800569c <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 800a456:	20f9      	movs	r0, #249	@ 0xf9
 800a458:	f7f9 f99a 	bl	8003790 <HAL_Delay>
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1)
 800a45c:	e7ee      	b.n	800a43c <Error_Handler+0x4>
 800a45e:	bf00      	nop
 800a460:	58021000 	.word	0x58021000

0800a464 <_Z18SystemClock_Configv>:
{
 800a464:	b530      	push	{r4, r5, lr}
 800a466:	b09f      	sub	sp, #124	@ 0x7c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a468:	224c      	movs	r2, #76	@ 0x4c
 800a46a:	2100      	movs	r1, #0
 800a46c:	a80a      	add	r0, sp, #40	@ 0x28
 800a46e:	f009 fbfd 	bl	8013c6c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a472:	2220      	movs	r2, #32
 800a474:	2100      	movs	r1, #0
 800a476:	a802      	add	r0, sp, #8
 800a478:	f009 fbf8 	bl	8013c6c <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800a47c:	2002      	movs	r0, #2
 800a47e:	f7fb ff2d 	bl	80062dc <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800a482:	4a26      	ldr	r2, [pc, #152]	@ (800a51c <_Z18SystemClock_Configv+0xb8>)
 800a484:	2100      	movs	r1, #0
 800a486:	4b26      	ldr	r3, [pc, #152]	@ (800a520 <_Z18SystemClock_Configv+0xbc>)
 800a488:	9101      	str	r1, [sp, #4]
 800a48a:	6991      	ldr	r1, [r2, #24]
 800a48c:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 800a490:	6191      	str	r1, [r2, #24]
 800a492:	6991      	ldr	r1, [r2, #24]
 800a494:	f401 4140 	and.w	r1, r1, #49152	@ 0xc000
 800a498:	9101      	str	r1, [sp, #4]
 800a49a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a49c:	f041 0101 	orr.w	r1, r1, #1
 800a4a0:	62d9      	str	r1, [r3, #44]	@ 0x2c
 800a4a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4a4:	f003 0301 	and.w	r3, r3, #1
 800a4a8:	9301      	str	r3, [sp, #4]
 800a4aa:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800a4ac:	6993      	ldr	r3, [r2, #24]
 800a4ae:	0499      	lsls	r1, r3, #18
 800a4b0:	d5fc      	bpl.n	800a4ac <_Z18SystemClock_Configv+0x48>
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a4b2:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800a4b4:	2200      	movs	r2, #0
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800a4b6:	2021      	movs	r0, #33	@ 0x21
 800a4b8:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a4bc:	9313      	str	r3, [sp, #76]	@ 0x4c
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800a4be:	2501      	movs	r5, #1
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a4c0:	9314      	str	r3, [sp, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800a4c2:	2408      	movs	r4, #8
	RCC_OscInitStruct.PLL.PLLR = 2;
 800a4c4:	9319      	str	r3, [sp, #100]	@ 0x64
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800a4c6:	9510      	str	r5, [sp, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800a4c8:	941a      	str	r4, [sp, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800a4ca:	e9cd 3317 	strd	r3, r3, [sp, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800a4ce:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
	RCC_OscInitStruct.PLL.PLLN = 96;
 800a4d2:	2360      	movs	r3, #96	@ 0x60
 800a4d4:	2205      	movs	r2, #5
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800a4d6:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a4da:	a80a      	add	r0, sp, #40	@ 0x28
	RCC_OscInitStruct.PLL.PLLN = 96;
 800a4dc:	e9cd 2315 	strd	r2, r3, [sp, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a4e0:	f7fb ff92 	bl	8006408 <HAL_RCC_OscConfig>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	b9b0      	cbnz	r0, 800a516 <_Z18SystemClock_Configv+0xb2>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a4e8:	223f      	movs	r2, #63	@ 0x3f
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800a4ea:	4629      	mov	r1, r5
 800a4ec:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800a4ee:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a4f0:	9202      	str	r2, [sp, #8]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a4f2:	2203      	movs	r2, #3
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800a4f4:	9309      	str	r3, [sp, #36]	@ 0x24
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a4f6:	9203      	str	r2, [sp, #12]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800a4f8:	e9cd 4305 	strd	r4, r3, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800a4fc:	e9cd 3307 	strd	r3, r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800a500:	f7fc fb46 	bl	8006b90 <HAL_RCC_ClockConfig>
 800a504:	b938      	cbnz	r0, 800a516 <_Z18SystemClock_Configv+0xb2>
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_4);
 800a506:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a50a:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800a50e:	f7fc fa5f 	bl	80069d0 <HAL_RCC_MCOConfig>
}
 800a512:	b01f      	add	sp, #124	@ 0x7c
 800a514:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 800a516:	f7ff ff8f 	bl	800a438 <Error_Handler>
 800a51a:	bf00      	nop
 800a51c:	58024800 	.word	0x58024800
 800a520:	58000400 	.word	0x58000400

0800a524 <main>:
{
 800a524:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800a528:	b089      	sub	sp, #36	@ 0x24
	MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800a52a:	2300      	movs	r3, #0
	MPU_InitStruct.BaseAddress      = QSPI_BASE;
 800a52c:	f04f 4410 	mov.w	r4, #2415919104	@ 0x90000000
	MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800a530:	af03      	add	r7, sp, #12
 800a532:	9303      	str	r3, [sp, #12]
 800a534:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800a538:	60fb      	str	r3, [r7, #12]
	HAL_MPU_Disable();
 800a53a:	f7f9 f9bb 	bl	80038b4 <HAL_MPU_Disable>
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a53e:	2301      	movs	r3, #1
	MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 800a540:	4a9b      	ldr	r2, [pc, #620]	@ (800a7b0 <main+0x28c>)
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a542:	4638      	mov	r0, r7
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a544:	f8ad 300c 	strh.w	r3, [sp, #12]
	MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 800a548:	9306      	str	r3, [sp, #24]
 800a54a:	e9cd 4204 	strd	r4, r2, [sp, #16]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a54e:	f7f9 f9cf 	bl	80038f0 <HAL_MPU_ConfigRegion>
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a552:	f240 1101 	movw	r1, #257	@ 0x101
	MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 800a556:	4a97      	ldr	r2, [pc, #604]	@ (800a7b4 <main+0x290>)
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a558:	4638      	mov	r0, r7
	MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 800a55a:	4b97      	ldr	r3, [pc, #604]	@ (800a7b8 <main+0x294>)
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a55c:	f8ad 100c 	strh.w	r1, [sp, #12]
	MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 800a560:	9205      	str	r2, [sp, #20]
 800a562:	9306      	str	r3, [sp, #24]
	MPU_InitStruct.BaseAddress      = QSPI_BASE;
 800a564:	9404      	str	r4, [sp, #16]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a566:	f7f9 f9c3 	bl	80038f0 <HAL_MPU_ConfigRegion>
	MPU_InitStruct.BaseAddress      = D1_AXISRAM_BASE;
 800a56a:	f04f 5010 	mov.w	r0, #603979776	@ 0x24000000
	MPU_InitStruct.Size             = MPU_REGION_SIZE_512KB;
 800a56e:	4a93      	ldr	r2, [pc, #588]	@ (800a7bc <main+0x298>)
 800a570:	4b93      	ldr	r3, [pc, #588]	@ (800a7c0 <main+0x29c>)
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a572:	f240 2101 	movw	r1, #513	@ 0x201
	MPU_InitStruct.BaseAddress      = D1_AXISRAM_BASE;
 800a576:	9004      	str	r0, [sp, #16]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a578:	4638      	mov	r0, r7
	MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800a57a:	f8ad 100c 	strh.w	r1, [sp, #12]
	MPU_InitStruct.Size             = MPU_REGION_SIZE_512KB;
 800a57e:	e9cd 2305 	strd	r2, r3, [sp, #20]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800a582:	f7f9 f9b5 	bl	80038f0 <HAL_MPU_ConfigRegion>
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800a586:	2004      	movs	r0, #4
 800a588:	f7f9 f9a2 	bl	80038d0 <HAL_MPU_Enable>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800a58c:	4a8d      	ldr	r2, [pc, #564]	@ (800a7c4 <main+0x2a0>)
 800a58e:	6953      	ldr	r3, [r2, #20]
 800a590:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 800a594:	d111      	bne.n	800a5ba <main+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 800a596:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a59a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800a59e:	f8c2 3250 	str.w	r3, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800a5a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a5a6:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800a5aa:	6953      	ldr	r3, [r2, #20]
 800a5ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a5b0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800a5b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a5b6:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800a5ba:	4882      	ldr	r0, [pc, #520]	@ (800a7c4 <main+0x2a0>)
 800a5bc:	6943      	ldr	r3, [r0, #20]
 800a5be:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 800a5c2:	d124      	bne.n	800a60e <main+0xea>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800a5c4:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800a5c8:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800a5cc:	f8d0 5080 	ldr.w	r5, [r0, #128]	@ 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800a5d0:	f643 76e0 	movw	r6, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800a5d4:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800a5d8:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 800a5dc:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800a5de:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800a5e2:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800a5e4:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 800a5e8:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800a5ea:	f8c0 2260 	str.w	r2, [r0, #608]	@ 0x260
      } while (ways-- != 0U);
 800a5ee:	1c5a      	adds	r2, r3, #1
 800a5f0:	d1f8      	bne.n	800a5e4 <main+0xc0>
    } while(sets-- != 0U);
 800a5f2:	3c20      	subs	r4, #32
 800a5f4:	f114 0f20 	cmn.w	r4, #32
 800a5f8:	d1f1      	bne.n	800a5de <main+0xba>
 800a5fa:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800a5fe:	6943      	ldr	r3, [r0, #20]
 800a600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a604:	6143      	str	r3, [r0, #20]
 800a606:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a60a:	f3bf 8f6f 	isb	sy
	sprintf((char *)&text, "Camera Not Found");
 800a60e:	4d6e      	ldr	r5, [pc, #440]	@ (800a7c8 <main+0x2a4>)
	HAL_Init();
 800a610:	f7f9 f87c 	bl	800370c <HAL_Init>
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800a614:	2610      	movs	r6, #16
	SystemClock_Config();
 800a616:	f7ff ff25 	bl	800a464 <_Z18SystemClock_Configv>
	sprintf((char *)&text, "Camera Not Found");
 800a61a:	463c      	mov	r4, r7
	MX_GPIO_Init();
 800a61c:	f7ff fba2 	bl	8009d64 <MX_GPIO_Init>
	MX_DMA_Init();
 800a620:	f7ff fb84 	bl	8009d2c <MX_DMA_Init>
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800a624:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 800a7ec <main+0x2c8>
	MX_DCMI_Init();
 800a628:	f7ff fa9c 	bl	8009b64 <MX_DCMI_Init>
	MX_I2C1_Init();
 800a62c:	f8df b1c0 	ldr.w	fp, [pc, #448]	@ 800a7f0 <main+0x2cc>
 800a630:	f7ff fc46 	bl	8009ec0 <MX_I2C1_Init>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 800a634:	f8df a1bc 	ldr.w	sl, [pc, #444]	@ 800a7f4 <main+0x2d0>
	MX_SPI4_Init();
 800a638:	f000 f8fa 	bl	800a830 <MX_SPI4_Init>
		sprintf((char *)&text, "Camera id:0x%x   ", hcamera.device_id);
 800a63c:	f8df 81b8 	ldr.w	r8, [pc, #440]	@ 800a7f8 <main+0x2d4>
	MX_TIM1_Init();
 800a640:	f000 fa06 	bl	800aa50 <MX_TIM1_Init>
	UART_Init();
 800a644:	f000 faba 	bl	800abbc <UART_Init>
	LCD_Test();
 800a648:	f7f7 fc12 	bl	8001e70 <LCD_Test>
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800a64c:	9701      	str	r7, [sp, #4]
 800a64e:	9600      	str	r6, [sp, #0]
	sprintf((char *)&text, "Camera Not Found");
 800a650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a654:	682b      	ldr	r3, [r5, #0]
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800a656:	213a      	movs	r1, #58	@ 0x3a
 800a658:	f8b9 2000 	ldrh.w	r2, [r9]
 800a65c:	2000      	movs	r0, #0
	sprintf((char *)&text, "Camera Not Found");
 800a65e:	7023      	strb	r3, [r4, #0]
	LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 800a660:	4633      	mov	r3, r6
 800a662:	f7f7 fd7b 	bl	800215c <LCD_ShowString>
	Camera_Init_Device(&hi2c1, FRAMESIZE_QQVGA);
 800a666:	2109      	movs	r1, #9
 800a668:	4858      	ldr	r0, [pc, #352]	@ (800a7cc <main+0x2a8>)
 800a66a:	f7f6 fb21 	bl	8000cb0 <Camera_Init_Device>
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 58, ST7735Ctx.Width, 16, BLACK);
 800a66e:	2100      	movs	r1, #0
 800a670:	4a57      	ldr	r2, [pc, #348]	@ (800a7d0 <main+0x2ac>)
 800a672:	9600      	str	r6, [sp, #0]
 800a674:	9101      	str	r1, [sp, #4]
 800a676:	f8d9 3000 	ldr.w	r3, [r9]
 800a67a:	6b94      	ldr	r4, [r2, #56]	@ 0x38
 800a67c:	223a      	movs	r2, #58	@ 0x3a
 800a67e:	4855      	ldr	r0, [pc, #340]	@ (800a7d4 <main+0x2b0>)
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a680:	4d55      	ldr	r5, [pc, #340]	@ (800a7d8 <main+0x2b4>)
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 58, ST7735Ctx.Width, 16, BLACK);
 800a682:	47a0      	blx	r4
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 800a684:	e043      	b.n	800a70e <main+0x1ea>
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800a686:	260c      	movs	r6, #12
		sprintf((char *)&text, "Camera id:0x%x   ", hcamera.device_id);
 800a688:	f8bb 200e 	ldrh.w	r2, [fp, #14]
 800a68c:	f009 fa32 	bl	8013af4 <siprintf>
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800a690:	2310      	movs	r3, #16
 800a692:	f8b9 2000 	ldrh.w	r2, [r9]
 800a696:	213a      	movs	r1, #58	@ 0x3a
 800a698:	4620      	mov	r0, r4
 800a69a:	e9cd 6700 	strd	r6, r7, [sp]
 800a69e:	f7f7 fd5d 	bl	800215c <LCD_ShowString>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	2108      	movs	r1, #8
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	f7fa fff8 	bl	800569c <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 800a6ac:	2004      	movs	r0, #4
 800a6ae:	f7f9 f86f 	bl	8003790 <HAL_Delay>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a6b2:	4622      	mov	r2, r4
 800a6b4:	2108      	movs	r1, #8
 800a6b6:	4628      	mov	r0, r5
 800a6b8:	f7fa fff0 	bl	800569c <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 800a6bc:	f240 10f3 	movw	r0, #499	@ 0x1f3
 800a6c0:	f7f9 f866 	bl	8003790 <HAL_Delay>
		sprintf((char *)&text, "LongPress K1 to Run");
 800a6c4:	f8df e134 	ldr.w	lr, [pc, #308]	@ 800a7fc <main+0x2d8>
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800a6c8:	9600      	str	r6, [sp, #0]
		sprintf((char *)&text, "LongPress K1 to Run");
 800a6ca:	46bc      	mov	ip, r7
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800a6cc:	9701      	str	r7, [sp, #4]
		sprintf((char *)&text, "LongPress K1 to Run");
 800a6ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a6d2:	f8de 6000 	ldr.w	r6, [lr]
 800a6d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800a6da:	2310      	movs	r3, #16
		sprintf((char *)&text, "LongPress K1 to Run");
 800a6dc:	f8cc 6000 	str.w	r6, [ip]
		LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 12, text);
 800a6e0:	f8b9 2000 	ldrh.w	r2, [r9]
 800a6e4:	213a      	movs	r1, #58	@ 0x3a
 800a6e6:	4620      	mov	r0, r4
 800a6e8:	f7f7 fd38 	bl	800215c <LCD_ShowString>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	2108      	movs	r1, #8
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	f7fa ffd3 	bl	800569c <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 800a6f6:	2004      	movs	r0, #4
 800a6f8:	f7f9 f84a 	bl	8003790 <HAL_Delay>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a6fc:	4628      	mov	r0, r5
 800a6fe:	4622      	mov	r2, r4
 800a700:	2108      	movs	r1, #8
 800a702:	f7fa ffcb 	bl	800569c <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 800a706:	f240 10f3 	movw	r0, #499	@ 0x1f3
 800a70a:	f7f9 f841 	bl	8003790 <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 800a70e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a712:	4650      	mov	r0, sl
 800a714:	f7fa ffbc 	bl	8005690 <HAL_GPIO_ReadPin>
 800a718:	4604      	mov	r4, r0
		sprintf((char *)&text, "Camera id:0x%x   ", hcamera.device_id);
 800a71a:	4641      	mov	r1, r8
 800a71c:	4638      	mov	r0, r7
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 800a71e:	2c00      	cmp	r4, #0
 800a720:	d0b1      	beq.n	800a686 <main+0x162>
	ProfileMemoryAndLatency();
 800a722:	4e2e      	ldr	r6, [pc, #184]	@ (800a7dc <main+0x2b8>)
 800a724:	f7ff fcfa 	bl	800a11c <_Z23ProfileMemoryAndLatencyv>
	LoadFloatModelAndPerformInference();
 800a728:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 800a800 <main+0x2dc>
 800a72c:	f7ff fd82 	bl	800a234 <_Z33LoadFloatModelAndPerformInferencev>
			ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[20][0], ST7735Ctx.Width, 80);
 800a730:	f8df a0d0 	ldr.w	sl, [pc, #208]	@ 800a804 <main+0x2e0>
	LoadQuantModelAndPerformInference();
 800a734:	f7ff fdf4 	bl	800a320 <_Z33LoadQuantModelAndPerformInferencev>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a738:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 800a7d8 <main+0x2b4>
	HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)&pic, FrameWidth * FrameHeight * 2 / 4);
 800a73c:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 800a740:	4a27      	ldr	r2, [pc, #156]	@ (800a7e0 <main+0x2bc>)
 800a742:	2100      	movs	r1, #0
 800a744:	4827      	ldr	r0, [pc, #156]	@ (800a7e4 <main+0x2c0>)
 800a746:	f7f9 f997 	bl	8003a78 <HAL_DCMI_Start_DMA>
		if (DCMI_FrameIsReady == 1)
 800a74a:	6834      	ldr	r4, [r6, #0]
 800a74c:	2c01      	cmp	r4, #1
 800a74e:	d1fc      	bne.n	800a74a <main+0x226>
			ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[20][0], ST7735Ctx.Width, 80);
 800a750:	2050      	movs	r0, #80	@ 0x50
			DCMI_FrameIsReady = 0;
 800a752:	2500      	movs	r5, #0
			ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[20][0], ST7735Ctx.Width, 80);
 800a754:	4653      	mov	r3, sl
 800a756:	9001      	str	r0, [sp, #4]
 800a758:	462a      	mov	r2, r5
 800a75a:	f8d9 0000 	ldr.w	r0, [r9]
 800a75e:	4629      	mov	r1, r5
 800a760:	9000      	str	r0, [sp, #0]
			DCMI_FrameIsReady = 0;
 800a762:	6035      	str	r5, [r6, #0]
			ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[20][0], ST7735Ctx.Width, 80);
 800a764:	481b      	ldr	r0, [pc, #108]	@ (800a7d4 <main+0x2b0>)
 800a766:	f7f8 fe47 	bl	80033f8 <ST7735_FillRGBRect>
			sprintf((char *)&text,"%uFPS",Camera_FPS);
 800a76a:	f8db 2000 	ldr.w	r2, [fp]
 800a76e:	491e      	ldr	r1, [pc, #120]	@ (800a7e8 <main+0x2c4>)
 800a770:	4638      	mov	r0, r7
 800a772:	f009 f9bf 	bl	8013af4 <siprintf>
			LCD_ShowString(5,5,60,16,12,text);
 800a776:	f04f 0c0c 	mov.w	ip, #12
 800a77a:	2105      	movs	r1, #5
 800a77c:	2310      	movs	r3, #16
 800a77e:	f8cd c000 	str.w	ip, [sp]
 800a782:	223c      	movs	r2, #60	@ 0x3c
 800a784:	4608      	mov	r0, r1
 800a786:	9701      	str	r7, [sp, #4]
 800a788:	f7f7 fce8 	bl	800215c <LCD_ShowString>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800a78c:	4622      	mov	r2, r4
 800a78e:	2108      	movs	r1, #8
 800a790:	4640      	mov	r0, r8
 800a792:	f7fa ff83 	bl	800569c <HAL_GPIO_WritePin>
	HAL_Delay(Hdelay - 1);
 800a796:	4628      	mov	r0, r5
 800a798:	f7f8 fffa 	bl	8003790 <HAL_Delay>
	HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 800a79c:	4640      	mov	r0, r8
 800a79e:	462a      	mov	r2, r5
 800a7a0:	2108      	movs	r1, #8
 800a7a2:	f7fa ff7b 	bl	800569c <HAL_GPIO_WritePin>
	HAL_Delay(Ldelay - 1);
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	f7f8 fff2 	bl	8003790 <HAL_Delay>
}
 800a7ac:	e7cd      	b.n	800a74a <main+0x226>
 800a7ae:	bf00      	nop
 800a7b0:	0001001b 	.word	0x0001001b
 800a7b4:	05010016 	.word	0x05010016
 800a7b8:	01010000 	.word	0x01010000
 800a7bc:	03010012 	.word	0x03010012
 800a7c0:	01010100 	.word	0x01010100
 800a7c4:	e000ed00 	.word	0xe000ed00
 800a7c8:	08015438 	.word	0x08015438
 800a7cc:	24000748 	.word	0x24000748
 800a7d0:	24000028 	.word	0x24000028
 800a7d4:	24000130 	.word	0x24000130
 800a7d8:	58021000 	.word	0x58021000
 800a7dc:	240147a8 	.word	0x240147a8
 800a7e0:	240147ac 	.word	0x240147ac
 800a7e4:	240006f8 	.word	0x240006f8
 800a7e8:	08015460 	.word	0x08015460
 800a7ec:	24000668 	.word	0x24000668
 800a7f0:	24000104 	.word	0x24000104
 800a7f4:	58020800 	.word	0x58020800
 800a7f8:	0801544c 	.word	0x0801544c
 800a7fc:	08015468 	.word	0x08015468
 800a800:	240147a4 	.word	0x240147a4
 800a804:	240160ac 	.word	0x240160ac

0800a808 <_GLOBAL__sub_I_pic>:
// performance. Bottleck operators can be identified along with slow code
// sections. This can be used in conjunction with running the relevant micro
// benchmark to evaluate end-to-end performance.
class MicroProfiler : public MicroProfilerInterface {
 public:
  MicroProfiler() = default;
 800a808:	4b07      	ldr	r3, [pc, #28]	@ (800a828 <_GLOBAL__sub_I_pic+0x20>)
 800a80a:	2100      	movs	r1, #0
 800a80c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800a810:	f503 4040 	add.w	r0, r3, #49152	@ 0xc000
	{
		LED_Blink(5, 250);
	}
	/* USER CODE END Error_Handler_Debug */
}
 800a814:	b510      	push	{r4, lr}
 800a816:	4c05      	ldr	r4, [pc, #20]	@ (800a82c <_GLOBAL__sub_I_pic+0x24>)
 800a818:	3008      	adds	r0, #8
 800a81a:	f840 1c04 	str.w	r1, [r0, #-4]
 800a81e:	601c      	str	r4, [r3, #0]
 800a820:	f009 fa24 	bl	8013c6c <memset>
 800a824:	bd10      	pop	{r4, pc}
 800a826:	bf00      	nop
 800a828:	24000794 	.word	0x24000794
 800a82c:	0801efe0 	.word	0x0801efe0

0800a830 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800a830:	b510      	push	{r4, lr}
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800a832:	4816      	ldr	r0, [pc, #88]	@ (800a88c <MX_SPI4_Init+0x5c>)
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800a834:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
  hspi4.Instance = SPI4;
 800a838:	4c15      	ldr	r4, [pc, #84]	@ (800a890 <MX_SPI4_Init+0x60>)
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 800a83a:	f44f 21c0 	mov.w	r1, #393216	@ 0x60000
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a83e:	2300      	movs	r3, #0
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 800a840:	6081      	str	r1, [r0, #8]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi4.Init.NSS = SPI_NSS_SOFT;
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800a842:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a846:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a848:	6143      	str	r3, [r0, #20]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800a84a:	e9c0 4200 	strd	r4, r2, [r0]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800a84e:	2207      	movs	r2, #7
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800a850:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800a854:	60c2      	str	r2, [r0, #12]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi4.Init.CRCPolynomial = 0x0;
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800a856:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800a85a:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800a85e:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi4.Init.CRCPolynomial = 0x0;
 800a862:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800a866:	e9c0 230d 	strd	r2, r3, [r0, #52]	@ 0x34
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800a86a:	e9c0 330f 	strd	r3, r3, [r0, #60]	@ 0x3c
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800a86e:	e9c0 3311 	strd	r3, r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800a872:	e9c0 3313 	strd	r3, r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800a876:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800a87a:	f7fd fc73 	bl	8008164 <HAL_SPI_Init>
 800a87e:	b900      	cbnz	r0, 800a882 <MX_SPI4_Init+0x52>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800a880:	bd10      	pop	{r4, pc}
 800a882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800a886:	f7ff bdd7 	b.w	800a438 <Error_Handler>
 800a88a:	bf00      	nop
 800a88c:	2401ddb0 	.word	0x2401ddb0
 800a890:	40013400 	.word	0x40013400
 800a894:	00000000 	.word	0x00000000

0800a898 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800a898:	b510      	push	{r4, lr}
 800a89a:	b0b6      	sub	sp, #216	@ 0xd8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a89c:	2100      	movs	r1, #0
{
 800a89e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a8a0:	22bc      	movs	r2, #188	@ 0xbc
 800a8a2:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8a4:	9106      	str	r1, [sp, #24]
 800a8a6:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800a8aa:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a8ae:	f009 f9dd 	bl	8013c6c <memset>
  if(spiHandle->Instance==SPI4)
 800a8b2:	4b21      	ldr	r3, [pc, #132]	@ (800a938 <HAL_SPI_MspInit+0xa0>)
 800a8b4:	6822      	ldr	r2, [r4, #0]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d001      	beq.n	800a8be <HAL_SPI_MspInit+0x26>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800a8ba:	b036      	add	sp, #216	@ 0xd8
 800a8bc:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800a8be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a8c2:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800a8c4:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a8c6:	f7fc fc3d 	bl	8007144 <HAL_RCCEx_PeriphCLKConfig>
 800a8ca:	bb40      	cbnz	r0, 800a91e <HAL_SPI_MspInit+0x86>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800a8cc:	4b1b      	ldr	r3, [pc, #108]	@ (800a93c <HAL_SPI_MspInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800a8ce:	2405      	movs	r4, #5
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a8d0:	a902      	add	r1, sp, #8
 800a8d2:	481b      	ldr	r0, [pc, #108]	@ (800a940 <HAL_SPI_MspInit+0xa8>)
    __HAL_RCC_SPI4_CLK_ENABLE();
 800a8d4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800a8d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a8dc:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800a8e0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800a8e4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800a8e8:	9200      	str	r2, [sp, #0]
 800a8ea:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800a8ec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a8f0:	f042 0210 	orr.w	r2, r2, #16
 800a8f4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a8f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800a8fc:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800a8fe:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800a902:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800a928 <HAL_SPI_MspInit+0x90>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800a906:	9301      	str	r3, [sp, #4]
 800a908:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 800a90a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a90e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 800a930 <HAL_SPI_MspInit+0x98>
 800a912:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a916:	f7fa fcaf 	bl	8005278 <HAL_GPIO_Init>
}
 800a91a:	b036      	add	sp, #216	@ 0xd8
 800a91c:	bd10      	pop	{r4, pc}
      Error_Handler();
 800a91e:	f7ff fd8b 	bl	800a438 <Error_Handler>
 800a922:	e7d3      	b.n	800a8cc <HAL_SPI_MspInit+0x34>
 800a924:	f3af 8000 	nop.w
 800a928:	00005000 	.word	0x00005000
 800a92c:	00000002 	.word	0x00000002
 800a930:	00000000 	.word	0x00000000
 800a934:	00000002 	.word	0x00000002
 800a938:	40013400 	.word	0x40013400
 800a93c:	58024400 	.word	0x58024400
 800a940:	58021000 	.word	0x58021000

0800a944 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a944:	4b07      	ldr	r3, [pc, #28]	@ (800a964 <HAL_MspInit+0x20>)
{
 800a946:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a948:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 800a94c:	f042 0202 	orr.w	r2, r2, #2
 800a950:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 800a954:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a958:	f003 0302 	and.w	r3, r3, #2
 800a95c:	9301      	str	r3, [sp, #4]
 800a95e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a960:	b002      	add	sp, #8
 800a962:	4770      	bx	lr
 800a964:	58024400 	.word	0x58024400

0800a968 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a968:	4770      	bx	lr
 800a96a:	bf00      	nop

0800a96c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a96c:	e7fe      	b.n	800a96c <HardFault_Handler>
 800a96e:	bf00      	nop

0800a970 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a970:	e7fe      	b.n	800a970 <MemManage_Handler>
 800a972:	bf00      	nop

0800a974 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a974:	e7fe      	b.n	800a974 <BusFault_Handler>
 800a976:	bf00      	nop

0800a978 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a978:	e7fe      	b.n	800a978 <UsageFault_Handler>
 800a97a:	bf00      	nop

0800a97c <SVC_Handler>:
}

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
 800a97c:	4770      	bx	lr
 800a97e:	bf00      	nop

0800a980 <DebugMon_Handler>:
}

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 800a980:	4770      	bx	lr
 800a982:	bf00      	nop

0800a984 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800a984:	4770      	bx	lr
 800a986:	bf00      	nop

0800a988 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a988:	f7f8 bef0 	b.w	800376c <HAL_IncTick>

0800a98c <DMA_STR0_IRQHandler>:
void DMA_STR0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 800a98c:	4801      	ldr	r0, [pc, #4]	@ (800a994 <DMA_STR0_IRQHandler+0x8>)
 800a98e:	f7fa b8cf 	b.w	8004b30 <HAL_DMA_IRQHandler>
 800a992:	bf00      	nop
 800a994:	2400067c 	.word	0x2400067c

0800a998 <DCMI_IRQHandler>:
void DCMI_IRQHandler(void)
{
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 800a998:	4801      	ldr	r0, [pc, #4]	@ (800a9a0 <DCMI_IRQHandler+0x8>)
 800a99a:	f7f9 b903 	b.w	8003ba4 <HAL_DCMI_IRQHandler>
 800a99e:	bf00      	nop
 800a9a0:	240006f8 	.word	0x240006f8

0800a9a4 <TIM16_IRQHandler>:
void TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800a9a4:	4801      	ldr	r0, [pc, #4]	@ (800a9ac <TIM16_IRQHandler+0x8>)
 800a9a6:	f7fe b9db 	b.w	8008d60 <HAL_TIM_IRQHandler>
 800a9aa:	bf00      	nop
 800a9ac:	2401de38 	.word	0x2401de38

0800a9b0 <_close_r>:
int _open_r(void *reent, const char *file, int flags, int mode){
	return 0;
}
int _close_r(void *reent, int fd){
	return 0;
}
 800a9b0:	2000      	movs	r0, #0
 800a9b2:	4770      	bx	lr

0800a9b4 <_lseek_r>:
int _lseek_r(void *reent, int fd, int pos, int whence){
	return 0;
}
 800a9b4:	2000      	movs	r0, #0
 800a9b6:	4770      	bx	lr

0800a9b8 <_read_r>:
long _read_r(void *reent, int fd, void *buf, unsigned int cnt){
	return 0;
}
 800a9b8:	2000      	movs	r0, #0
 800a9ba:	4770      	bx	lr

0800a9bc <_write_r>:
long _write_r(void *reent, int fd, const void *buf,  unsigned int cnt){
 800a9bc:	2000      	movs	r0, #0
 800a9be:	4770      	bx	lr

0800a9c0 <_fstat>:
	return 0;
}

int _fstat (int fd, void* st){
 return 0;
}
 800a9c0:	2000      	movs	r0, #0
 800a9c2:	4770      	bx	lr

0800a9c4 <_getpid_r>:

int _getpid_r (void *r)
{
  return 0;
}
 800a9c4:	2000      	movs	r0, #0
 800a9c6:	4770      	bx	lr

0800a9c8 <_isatty_r>:

int _isatty_r( void *ptr, int fd) {
 800a9c8:	2000      	movs	r0, #0
 800a9ca:	4770      	bx	lr

0800a9cc <_kill_r>:
}

int _kill_r(void *ptr, int pid, int sig  )
{
	return 0;
}
 800a9cc:	2000      	movs	r0, #0
 800a9ce:	4770      	bx	lr

0800a9d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800a9d0:	b410      	push	{r4}
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a9d2:	4c1a      	ldr	r4, [pc, #104]	@ (800aa3c <SystemInit+0x6c>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a9d4:	2200      	movs	r2, #0
  RCC->CR |= RCC_CR_HSION;
 800a9d6:	4b1a      	ldr	r3, [pc, #104]	@ (800aa40 <SystemInit+0x70>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a9d8:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800a9dc:	4919      	ldr	r1, [pc, #100]	@ (800aa44 <SystemInit+0x74>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a9de:	f440 0070 	orr.w	r0, r0, #15728640	@ 0xf00000
 800a9e2:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
  RCC->CR |= RCC_CR_HSION;
 800a9e6:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800a9e8:	4c17      	ldr	r4, [pc, #92]	@ (800aa48 <SystemInit+0x78>)
  RCC->CR |= RCC_CR_HSION;
 800a9ea:	f040 0001 	orr.w	r0, r0, #1
 800a9ee:	6018      	str	r0, [r3, #0]
  RCC->CFGR = 0x00000000;
 800a9f0:	611a      	str	r2, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800a9f2:	6818      	ldr	r0, [r3, #0]
 800a9f4:	4001      	ands	r1, r0
 800a9f6:	6019      	str	r1, [r3, #0]
  RCC->D1CFGR = 0x00000000;
 800a9f8:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800a9fa:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 800a9fc:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x00000000;
 800a9fe:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x00000000;
 800aa00:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x00000000;
 800aa02:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->PLL1FRACR = 0x00000000;
 800aa04:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC->PLL2DIVR = 0x00000000;
 800aa06:	639a      	str	r2, [r3, #56]	@ 0x38
  RCC->PLL2FRACR = 0x00000000;
 800aa08:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC->PLL3DIVR = 0x00000000;
 800aa0a:	641a      	str	r2, [r3, #64]	@ 0x40
  RCC->PLL3FRACR = 0x00000000;
 800aa0c:	645a      	str	r2, [r3, #68]	@ 0x44
  RCC->CR &= 0xFFFBFFFFU;
 800aa0e:	6819      	ldr	r1, [r3, #0]
 800aa10:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 800aa14:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 800aa16:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800aa18:	6823      	ldr	r3, [r4, #0]
 800aa1a:	f36f 030f 	bfc	r3, #0, #16
 800aa1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa22:	d203      	bcs.n	800aa2c <SystemInit+0x5c>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800aa24:	4b09      	ldr	r3, [pc, #36]	@ (800aa4c <SystemInit+0x7c>)
 800aa26:	2201      	movs	r2, #1
 800aa28:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800aa2c:	4b03      	ldr	r3, [pc, #12]	@ (800aa3c <SystemInit+0x6c>)
 800aa2e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800aa32:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800aa36:	609a      	str	r2, [r3, #8]
}
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop
 800aa3c:	e000ed00 	.word	0xe000ed00
 800aa40:	58024400 	.word	0x58024400
 800aa44:	eaf6ed7f 	.word	0xeaf6ed7f
 800aa48:	5c001000 	.word	0x5c001000
 800aa4c:	51008000 	.word	0x51008000

0800aa50 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800aa50:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800aa52:	2400      	movs	r4, #0
{
 800aa54:	b0a1      	sub	sp, #132	@ 0x84
  TIM_OC_InitTypeDef sConfigOC = {0};
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800aa56:	222c      	movs	r2, #44	@ 0x2c

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800aa58:	4d47      	ldr	r5, [pc, #284]	@ (800ab78 <MX_TIM1_Init+0x128>)
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800aa5a:	4621      	mov	r1, r4
 800aa5c:	a814      	add	r0, sp, #80	@ 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800aa5e:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800aa60:	940c      	str	r4, [sp, #48]	@ 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800aa62:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800aa66:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 800aa6a:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
 800aa6e:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800aa72:	f009 f8fb 	bl	8013c6c <memset>
  htim1.Init.Prescaler = 12-1;
 800aa76:	230b      	movs	r3, #11
 800aa78:	4a40      	ldr	r2, [pc, #256]	@ (800ab7c <MX_TIM1_Init+0x12c>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 1000-1;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800aa7a:	4628      	mov	r0, r5
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800aa7c:	60ac      	str	r4, [r5, #8]
  htim1.Init.RepetitionCounter = 0;
 800aa7e:	61ac      	str	r4, [r5, #24]
  htim1.Init.Prescaler = 12-1;
 800aa80:	e9c5 2300 	strd	r2, r3, [r5]
  htim1.Init.Period = 1000-1;
 800aa84:	f240 33e7 	movw	r3, #999	@ 0x3e7
  htim1.Init.RepetitionCounter = 0;
 800aa88:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.Period = 1000-1;
 800aa8c:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800aa8e:	f7fe f8bd 	bl	8008c0c <HAL_TIM_PWM_Init>
 800aa92:	2800      	cmp	r0, #0
 800aa94:	d13e      	bne.n	800ab14 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800aa96:	2300      	movs	r3, #0
 800aa98:	2200      	movs	r2, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800aa9a:	a902      	add	r1, sp, #8
 800aa9c:	4836      	ldr	r0, [pc, #216]	@ (800ab78 <MX_TIM1_Init+0x128>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800aa9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	9304      	str	r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800aaa6:	f7fe fbef 	bl	8009288 <HAL_TIMEx_MasterConfigSynchronization>
 800aaaa:	2800      	cmp	r0, #0
 800aaac:	d13b      	bne.n	800ab26 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800aaae:	2260      	movs	r2, #96	@ 0x60
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800aab0:	2008      	movs	r0, #8
  sConfigOC.Pulse = 0;
 800aab2:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800aab4:	a90c      	add	r1, sp, #48	@ 0x30
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800aab6:	920c      	str	r2, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800aab8:	2204      	movs	r2, #4
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800aaba:	900f      	str	r0, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800aabc:	482e      	ldr	r0, [pc, #184]	@ (800ab78 <MX_TIM1_Init+0x128>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800aabe:	9312      	str	r3, [sp, #72]	@ 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800aac0:	ed9f 7b27 	vldr	d7, [pc, #156]	@ 800ab60 <MX_TIM1_Init+0x110>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800aac4:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800aac8:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800aacc:	f7fe fa42 	bl	8008f54 <HAL_TIM_PWM_ConfigChannel>
 800aad0:	bb30      	cbnz	r0, 800ab20 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800aad2:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800aad4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  sBreakDeadTimeConfig.BreakFilter = 0;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  sBreakDeadTimeConfig.Break2Filter = 0;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800aad8:	a914      	add	r1, sp, #80	@ 0x50
 800aada:	4827      	ldr	r0, [pc, #156]	@ (800ab78 <MX_TIM1_Init+0x128>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800aadc:	931e      	str	r3, [sp, #120]	@ 0x78
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800aade:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800ab68 <MX_TIM1_Init+0x118>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800aae2:	e9cd 3314 	strd	r3, r3, [sp, #80]	@ 0x50
  sBreakDeadTimeConfig.DeadTime = 0;
 800aae6:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800aaea:	e9cd 3218 	strd	r3, r2, [sp, #96]	@ 0x60
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800aaee:	e9cd 331a 	strd	r3, r3, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800aaf2:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800aaf6:	f7fe fc1b 	bl	8009330 <HAL_TIMEx_ConfigBreakDeadTime>
 800aafa:	b970      	cbnz	r0, 800ab1a <MX_TIM1_Init+0xca>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 800aafc:	4a1f      	ldr	r2, [pc, #124]	@ (800ab7c <MX_TIM1_Init+0x12c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aafe:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 800ab00:	6829      	ldr	r1, [r5, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab02:	930a      	str	r3, [sp, #40]	@ 0x28
  if(timHandle->Instance==TIM1)
 800ab04:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab06:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800ab0a:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if(timHandle->Instance==TIM1)
 800ab0e:	d00d      	beq.n	800ab2c <MX_TIM1_Init+0xdc>
}
 800ab10:	b021      	add	sp, #132	@ 0x84
 800ab12:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800ab14:	f7ff fc90 	bl	800a438 <Error_Handler>
 800ab18:	e7bd      	b.n	800aa96 <MX_TIM1_Init+0x46>
    Error_Handler();
 800ab1a:	f7ff fc8d 	bl	800a438 <Error_Handler>
 800ab1e:	e7ed      	b.n	800aafc <MX_TIM1_Init+0xac>
    Error_Handler();
 800ab20:	f7ff fc8a 	bl	800a438 <Error_Handler>
 800ab24:	e7d5      	b.n	800aad2 <MX_TIM1_Init+0x82>
    Error_Handler();
 800ab26:	f7ff fc87 	bl	800a438 <Error_Handler>
 800ab2a:	e7c0      	b.n	800aaae <MX_TIM1_Init+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800ab2c:	4b14      	ldr	r3, [pc, #80]	@ (800ab80 <MX_TIM1_Init+0x130>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800ab2e:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ab30:	a906      	add	r1, sp, #24
 800ab32:	4814      	ldr	r0, [pc, #80]	@ (800ab84 <MX_TIM1_Init+0x134>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800ab34:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800ab38:	f042 0210 	orr.w	r2, r2, #16
 800ab3c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800ab40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800ab44:	940a      	str	r4, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800ab46:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800ab4a:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800ab70 <MX_TIM1_Init+0x120>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800ab4e:	9301      	str	r3, [sp, #4]
 800ab50:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800ab52:	ed8d 7b06 	vstr	d7, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ab56:	f7fa fb8f 	bl	8005278 <HAL_GPIO_Init>
}
 800ab5a:	b021      	add	sp, #132	@ 0x84
 800ab5c:	bd30      	pop	{r4, r5, pc}
 800ab5e:	bf00      	nop
	...
 800ab68:	02000000 	.word	0x02000000
 800ab6c:	00000000 	.word	0x00000000
 800ab70:	00000400 	.word	0x00000400
 800ab74:	00000002 	.word	0x00000002
 800ab78:	2401de88 	.word	0x2401de88
 800ab7c:	40010000 	.word	0x40010000
 800ab80:	58024400 	.word	0x58024400
 800ab84:	58021000 	.word	0x58021000

0800ab88 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM1)
 800ab88:	4b0a      	ldr	r3, [pc, #40]	@ (800abb4 <HAL_TIM_PWM_MspInit+0x2c>)
 800ab8a:	6802      	ldr	r2, [r0, #0]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d000      	beq.n	800ab92 <HAL_TIM_PWM_MspInit+0xa>
 800ab90:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ab92:	4b09      	ldr	r3, [pc, #36]	@ (800abb8 <HAL_TIM_PWM_MspInit+0x30>)
{
 800ab94:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ab96:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800ab9a:	f042 0201 	orr.w	r2, r2, #1
 800ab9e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800aba2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aba6:	f003 0301 	and.w	r3, r3, #1
 800abaa:	9301      	str	r3, [sp, #4]
 800abac:	9b01      	ldr	r3, [sp, #4]
}
 800abae:	b002      	add	sp, #8
 800abb0:	4770      	bx	lr
 800abb2:	bf00      	nop
 800abb4:	40010000 	.word	0x40010000
 800abb8:	58024400 	.word	0x58024400

0800abbc <UART_Init>:
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);

  return ch;
}

void UART_Init(void){
 800abbc:	b530      	push	{r4, r5, lr}
 800abbe:	b0b1      	sub	sp, #196	@ 0xc4
	RCC_PeriphCLKInitTypeDef RCC_PeriphClkInit;
	
	/* Select SysClk as source of USART1 clocks */
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART16;
  RCC_PeriphClkInit.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800abc0:	2400      	movs	r4, #0
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART16;
 800abc2:	2301      	movs	r3, #1
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit);

  /* Enable USARTx clock */
  __HAL_RCC_USART1_CLK_ENABLE();
	
  UartHandle.Instance        = USART1;
 800abc4:	4d13      	ldr	r5, [pc, #76]	@ (800ac14 <UART_Init+0x58>)
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit);
 800abc6:	a801      	add	r0, sp, #4
  RCC_PeriphClkInit.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800abc8:	941f      	str	r4, [sp, #124]	@ 0x7c
  RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART16;
 800abca:	9301      	str	r3, [sp, #4]
  HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit);
 800abcc:	f7fc faba 	bl	8007144 <HAL_RCCEx_PeriphCLKConfig>
  __HAL_RCC_USART1_CLK_ENABLE();
 800abd0:	4b11      	ldr	r3, [pc, #68]	@ (800ac18 <UART_Init+0x5c>)
  UartHandle.Init.BaudRate   = 115200;
 800abd2:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  UartHandle.Instance        = USART1;
 800abd6:	4811      	ldr	r0, [pc, #68]	@ (800ac1c <UART_Init+0x60>)
  __HAL_RCC_USART1_CLK_ENABLE();
 800abd8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 800abdc:	6104      	str	r4, [r0, #16]
  __HAL_RCC_USART1_CLK_ENABLE();
 800abde:	f042 0210 	orr.w	r2, r2, #16
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 800abe2:	e9c0 4402 	strd	r4, r4, [r0, #8]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 800abe6:	e9c0 4406 	strd	r4, r4, [r0, #24]
  __HAL_RCC_USART1_CLK_ENABLE();
 800abea:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800abee:	220c      	movs	r2, #12
  __HAL_RCC_USART1_CLK_ENABLE();
 800abf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800abf4:	6142      	str	r2, [r0, #20]
  __HAL_RCC_USART1_CLK_ENABLE();
 800abf6:	f003 0310 	and.w	r3, r3, #16
 800abfa:	9300      	str	r3, [sp, #0]
 800abfc:	9b00      	ldr	r3, [sp, #0]
  UartHandle.Init.BaudRate   = 115200;
 800abfe:	e9c0 5100 	strd	r5, r1, [r0]

  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800ac02:	f7fe fe59 	bl	80098b8 <HAL_UART_Init>
 800ac06:	b908      	cbnz	r0, 800ac0c <UART_Init+0x50>
  {
    /* Initialization Error */
    Error_Handler();
  }
}
 800ac08:	b031      	add	sp, #196	@ 0xc4
 800ac0a:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800ac0c:	f7ff fc14 	bl	800a438 <Error_Handler>
}
 800ac10:	b031      	add	sp, #196	@ 0xc4
 800ac12:	bd30      	pop	{r4, r5, pc}
 800ac14:	40011000 	.word	0x40011000
 800ac18:	58024400 	.word	0x58024400
 800ac1c:	2401ded8 	.word	0x2401ded8

0800ac20 <UART_Send_String>:

void UART_Send_Char(char ch){
	HAL_UART_Transmit(&UartHandle, (uint8_t*)&ch, 1, HAL_MAX_DELAY); 
}

void UART_Send_String(char *str){
 800ac20:	b510      	push	{r4, lr}
 800ac22:	4604      	mov	r4, r0
	HAL_UART_Transmit(&UartHandle, (uint8_t*)str, strlen(str), HAL_MAX_DELAY); 
 800ac24:	f7f5 fbbc 	bl	80003a0 <strlen>
 800ac28:	4602      	mov	r2, r0
 800ac2a:	f04f 33ff 	mov.w	r3, #4294967295
 800ac2e:	4621      	mov	r1, r4
 800ac30:	4802      	ldr	r0, [pc, #8]	@ (800ac3c <UART_Send_String+0x1c>)
 800ac32:	b292      	uxth	r2, r2
 800ac34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&UartHandle, (uint8_t*)str, strlen(str), HAL_MAX_DELAY); 
 800ac38:	f7fe bec6 	b.w	80099c8 <HAL_UART_Transmit>
 800ac3c:	2401ded8 	.word	0x2401ded8

0800ac40 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800ac40:	480d      	ldr	r0, [pc, #52]	@ (800ac78 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800ac42:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800ac44:	f7ff fec4 	bl	800a9d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800ac48:	480c      	ldr	r0, [pc, #48]	@ (800ac7c <LoopForever+0x6>)
  ldr r1, =_edata
 800ac4a:	490d      	ldr	r1, [pc, #52]	@ (800ac80 <LoopForever+0xa>)
  ldr r2, =_sidata
 800ac4c:	4a0d      	ldr	r2, [pc, #52]	@ (800ac84 <LoopForever+0xe>)
  movs r3, #0
 800ac4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800ac50:	e002      	b.n	800ac58 <LoopCopyDataInit>

0800ac52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800ac52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ac54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800ac56:	3304      	adds	r3, #4

0800ac58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800ac58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800ac5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800ac5c:	d3f9      	bcc.n	800ac52 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800ac5e:	4a0a      	ldr	r2, [pc, #40]	@ (800ac88 <LoopForever+0x12>)
  ldr r4, =_ebss
 800ac60:	4c0a      	ldr	r4, [pc, #40]	@ (800ac8c <LoopForever+0x16>)
  movs r3, #0
 800ac62:	2300      	movs	r3, #0
  b LoopFillZerobss
 800ac64:	e001      	b.n	800ac6a <LoopFillZerobss>

0800ac66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800ac66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800ac68:	3204      	adds	r2, #4

0800ac6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800ac6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800ac6c:	d3fb      	bcc.n	800ac66 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800ac6e:	f009 f85d 	bl	8013d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800ac72:	f7ff fc57 	bl	800a524 <main>

0800ac76 <LoopForever>:

LoopForever:
  b LoopForever
 800ac76:	e7fe      	b.n	800ac76 <LoopForever>
  ldr   r0, =_estack
 800ac78:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800ac7c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800ac80:	240000e4 	.word	0x240000e4
  ldr r2, =_sidata
 800ac84:	08020974 	.word	0x08020974
  ldr r2, =_sbss
 800ac88:	240000e8 	.word	0x240000e8
  ldr r4, =_ebss
 800ac8c:	2401e0c0 	.word	0x2401e0c0

0800ac90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800ac90:	e7fe      	b.n	800ac90 <ADC1_2_IRQHandler>
	...

0800ac94 <_ZN6tflite13ErrorReporter6ReportEPKcz>:

#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
 800ac94:	b40e      	push	{r1, r2, r3}
 800ac96:	b500      	push	{lr}
 800ac98:	b082      	sub	sp, #8
  va_list args;
  va_start(args, format);
  int code = Report(format, args);
 800ac9a:	6803      	ldr	r3, [r0, #0]
int ErrorReporter::Report(const char* format, ...) {
 800ac9c:	aa03      	add	r2, sp, #12
  int code = Report(format, args);
 800ac9e:	689b      	ldr	r3, [r3, #8]
int ErrorReporter::Report(const char* format, ...) {
 800aca0:	f852 1b04 	ldr.w	r1, [r2], #4
  va_start(args, format);
 800aca4:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
 800aca6:	4798      	blx	r3
  va_end(args);
  return code;
}
 800aca8:	b002      	add	sp, #8
 800acaa:	f85d eb04 	ldr.w	lr, [sp], #4
 800acae:	b003      	add	sp, #12
 800acb0:	4770      	bx	lr
 800acb2:	bf00      	nop

0800acb4 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode* op_code) {
 800acb4:	b508      	push	{r3, lr}
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
 800acb6:	b1c8      	cbz	r0, 800acec <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x38>
    return data_ - ReadScalar<soffset_t>(data_);
 800acb8:	6803      	ldr	r3, [r0, #0]
 800acba:	1ac3      	subs	r3, r0, r3
 800acbc:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800acbe:	2a0a      	cmp	r2, #10
 800acc0:	d803      	bhi.n	800acca <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x16>
 800acc2:	2a04      	cmp	r2, #4
 800acc4:	d80d      	bhi.n	800ace2 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x2e>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800acc6:	2000      	movs	r0, #0

  return std::max(
      op_code->builtin_code(),
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
}
 800acc8:	bd08      	pop	{r3, pc}
 800acca:	895a      	ldrh	r2, [r3, #10]
 800accc:	b102      	cbz	r2, 800acd0 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x1c>
 800acce:	5882      	ldr	r2, [r0, r2]
 800acd0:	889b      	ldrh	r3, [r3, #4]
 800acd2:	b123      	cbz	r3, 800acde <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x2a>
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
 800acd4:	56c0      	ldrsb	r0, [r0, r3]
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 800acd6:	4290      	cmp	r0, r2
 800acd8:	bfb8      	it	lt
 800acda:	4610      	movlt	r0, r2
}
 800acdc:	bd08      	pop	{r3, pc}
 800acde:	4618      	mov	r0, r3
 800ace0:	e7f9      	b.n	800acd6 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x22>
 800ace2:	889b      	ldrh	r3, [r3, #4]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d0ee      	beq.n	800acc6 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x12>
 800ace8:	2200      	movs	r2, #0
 800acea:	e7f3      	b.n	800acd4 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x20>
  TFLITE_DCHECK(op_code != nullptr);
 800acec:	f008 fd25 	bl	801373a <abort>

0800acf0 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
 800acf0:	b508      	push	{r3, lr}
 800acf2:	468c      	mov	ip, r1
 800acf4:	4613      	mov	r3, r2
  switch (tensor_type) {
 800acf6:	2812      	cmp	r0, #18
 800acf8:	d845      	bhi.n	800ad86 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x96>
 800acfa:	e8df f000 	tbb	[pc, r0]
 800acfe:	3e41      	.short	0x3e41
 800ad00:	3235383b 	.word	0x3235383b
 800ad04:	26292c2f 	.word	0x26292c2f
 800ad08:	1a1d2023 	.word	0x1a1d2023
 800ad0c:	0e111417 	.word	0x0e111417
 800ad10:	0a          	.byte	0x0a
 800ad11:	00          	.byte	0x00
    case TensorType_FLOAT16:
      *type = kTfLiteFloat16;
      return kTfLiteOk;
    case TensorType_BFLOAT16:
      *type = kTfLiteBFloat16;
 800ad12:	2313      	movs	r3, #19
 800ad14:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad16:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
 800ad18:	bd08      	pop	{r3, pc}
      *type = kTfLiteInt4;
 800ad1a:	2312      	movs	r3, #18
 800ad1c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad1e:	e7fa      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteUInt16;
 800ad20:	2311      	movs	r3, #17
 800ad22:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad24:	e7f7      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteUInt32;
 800ad26:	2310      	movs	r3, #16
 800ad28:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad2a:	e7f4      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteVariant;
 800ad2c:	230f      	movs	r3, #15
 800ad2e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad30:	e7f1      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteResource;
 800ad32:	230e      	movs	r3, #14
 800ad34:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad36:	e7ee      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteUInt64;
 800ad38:	230d      	movs	r3, #13
 800ad3a:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad3c:	e7eb      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteComplex128;
 800ad3e:	230c      	movs	r3, #12
 800ad40:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad42:	e7e8      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteFloat64;
 800ad44:	230b      	movs	r3, #11
 800ad46:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad48:	e7e5      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteInt8;
 800ad4a:	2309      	movs	r3, #9
 800ad4c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad4e:	e7e2      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteComplex64;
 800ad50:	2308      	movs	r3, #8
 800ad52:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad54:	e7df      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteInt16;
 800ad56:	2307      	movs	r3, #7
 800ad58:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad5a:	e7dc      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteBool;
 800ad5c:	2306      	movs	r3, #6
 800ad5e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad60:	e7d9      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteString;
 800ad62:	2305      	movs	r3, #5
 800ad64:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad66:	e7d6      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteInt64;
 800ad68:	2304      	movs	r3, #4
 800ad6a:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad6c:	e7d3      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteUInt8;
 800ad6e:	2303      	movs	r3, #3
 800ad70:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad72:	e7d0      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteInt32;
 800ad74:	2302      	movs	r3, #2
 800ad76:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad78:	e7cd      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteFloat16;
 800ad7a:	230a      	movs	r3, #10
 800ad7c:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad7e:	e7ca      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteFloat32;
 800ad80:	2301      	movs	r3, #1
 800ad82:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 800ad84:	e7c7      	b.n	800ad16 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x26>
      *type = kTfLiteNoType;
 800ad86:	f04f 0e00 	mov.w	lr, #0
      TF_LITE_REPORT_ERROR(error_reporter,
 800ad8a:	4602      	mov	r2, r0
 800ad8c:	4903      	ldr	r1, [pc, #12]	@ (800ad9c <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0xac>)
 800ad8e:	4618      	mov	r0, r3
      *type = kTfLiteNoType;
 800ad90:	f88c e000 	strb.w	lr, [ip]
      TF_LITE_REPORT_ERROR(error_reporter,
 800ad94:	f7ff ff7e 	bl	800ac94 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 800ad98:	2001      	movs	r0, #1
}
 800ad9a:	bd08      	pop	{r3, pc}
 800ad9c:	0801547c 	.word	0x0801547c

0800ada0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseFullyConnected(const Operator* op,
                                 ErrorReporter* error_reporter,
                                 BuiltinDataAllocator* allocator,
                                 void** builtin_data) {
 800ada0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(op != nullptr);
 800ada4:	2800      	cmp	r0, #0
 800ada6:	f000 8091 	beq.w	800aecc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
  TFLITE_DCHECK(error_reporter != nullptr);
 800adaa:	460f      	mov	r7, r1
 800adac:	2900      	cmp	r1, #0
 800adae:	f000 808d 	beq.w	800aecc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
  TFLITE_DCHECK(allocator != nullptr);
 800adb2:	4615      	mov	r5, r2
 800adb4:	2a00      	cmp	r2, #0
 800adb6:	f000 8089 	beq.w	800aecc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
  TFLITE_DCHECK(builtin_data != nullptr);
 800adba:	4698      	mov	r8, r3
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	f000 8085 	beq.w	800aecc <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x12c>
  // deallocation.
  template <typename T>
  T* AllocatePOD() {
    static_assert(std::is_trivially_destructible<T>::value,
                  "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800adc2:	6813      	ldr	r3, [r2, #0]
 800adc4:	4606      	mov	r6, r0
 800adc6:	2201      	movs	r2, #1
 800adc8:	2105      	movs	r1, #5
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	4628      	mov	r0, r5
 800adce:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 800add0:	6833      	ldr	r3, [r6, #0]
    return new (allocated_memory) T();
 800add2:	2200      	movs	r2, #0
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800add4:	4604      	mov	r4, r0
 800add6:	1af3      	subs	r3, r6, r3
    return new (allocated_memory) T();
 800add8:	6002      	str	r2, [r0, #0]
 800adda:	7102      	strb	r2, [r0, #4]
 800addc:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800adde:	2a0a      	cmp	r2, #10
 800ade0:	d901      	bls.n	800ade6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
 800ade2:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ade4:	b929      	cbnz	r1, 800adf2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x52>
    // reasonable defaults in the params struct. We are not doing so until we
    // better understand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
  return kTfLiteOk;
 800ade6:	2600      	movs	r6, #0
  *builtin_data = params.release();
 800ade8:	f8c8 4000 	str.w	r4, [r8]
}
 800adec:	4630      	mov	r0, r6
 800adee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  }
  const tflite::RNNOptions *builtin_options_as_RNNOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_RNNOptions ? static_cast<const tflite::RNNOptions *>(builtin_options()) : nullptr;
  }
  const tflite::FullyConnectedOptions *builtin_options_as_FullyConnectedOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
 800adf2:	5c71      	ldrb	r1, [r6, r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800adf4:	2908      	cmp	r1, #8
 800adf6:	d1f6      	bne.n	800ade6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
 800adf8:	2a0c      	cmp	r2, #12
 800adfa:	d9f4      	bls.n	800ade6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
 800adfc:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 800adfe:	eb06 0a03 	add.w	sl, r6, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d0ef      	beq.n	800ade6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
 800ae06:	f856 b003 	ldr.w	fp, [r6, r3]
 800ae0a:	eb0a 090b 	add.w	r9, sl, fp
    return data_ - ReadScalar<soffset_t>(data_);
 800ae0e:	f85a 300b 	ldr.w	r3, [sl, fp]
 800ae12:	eba9 0303 	sub.w	r3, r9, r3
 800ae16:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ae18:	2a04      	cmp	r2, #4
 800ae1a:	d943      	bls.n	800aea4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
 800ae1c:	8899      	ldrh	r1, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ae1e:	b129      	cbz	r1, 800ae2c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
  switch (activation) {
 800ae20:	f819 1001 	ldrb.w	r1, [r9, r1]
 800ae24:	1e48      	subs	r0, r1, #1
 800ae26:	2804      	cmp	r0, #4
 800ae28:	bf88      	it	hi
 800ae2a:	2100      	movhi	r1, #0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ae2c:	2a08      	cmp	r2, #8
    params->activation =
 800ae2e:	7021      	strb	r1, [r4, #0]
 800ae30:	d938      	bls.n	800aea4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
 800ae32:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ae34:	b121      	cbz	r1, 800ae40 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa0>
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
 800ae36:	f819 1001 	ldrb.w	r1, [r9, r1]
 800ae3a:	3900      	subs	r1, #0
 800ae3c:	bf18      	it	ne
 800ae3e:	2101      	movne	r1, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ae40:	2a0a      	cmp	r2, #10
    params->keep_num_dims = schema_params->keep_num_dims();
 800ae42:	70a1      	strb	r1, [r4, #2]
 800ae44:	d92e      	bls.n	800aea4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
 800ae46:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ae48:	b121      	cbz	r1, 800ae54 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb4>
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
 800ae4a:	f819 1001 	ldrb.w	r1, [r9, r1]
 800ae4e:	3900      	subs	r1, #0
 800ae50:	bf18      	it	ne
 800ae52:	2101      	movne	r1, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ae54:	2a0c      	cmp	r2, #12
    params->asymmetric_quantize_inputs =
 800ae56:	70e1      	strb	r1, [r4, #3]
 800ae58:	d924      	bls.n	800aea4 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x104>
 800ae5a:	8998      	ldrh	r0, [r3, #12]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ae5c:	b108      	cbz	r0, 800ae62 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 800ae5e:	f919 0000 	ldrsb.w	r0, [r9, r0]
    TF_LITE_ENSURE_STATUS(
 800ae62:	463a      	mov	r2, r7
 800ae64:	1d21      	adds	r1, r4, #4
 800ae66:	f7ff ff43 	bl	800acf0 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800ae6a:	4606      	mov	r6, r0
 800ae6c:	b990      	cbnz	r0, 800ae94 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
 800ae6e:	f85a 300b 	ldr.w	r3, [sl, fp]
 800ae72:	eba9 0303 	sub.w	r3, r9, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ae76:	881a      	ldrh	r2, [r3, #0]
 800ae78:	2a06      	cmp	r2, #6
 800ae7a:	d922      	bls.n	800aec2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x122>
 800ae7c:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800ae7e:	b303      	cbz	r3, 800aec2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x122>
 800ae80:	f919 3003 	ldrsb.w	r3, [r9, r3]
    switch (schema_params->weights_format()) {
 800ae84:	b1eb      	cbz	r3, 800aec2 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x122>
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d01e      	beq.n	800aec8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x128>
        return kTfLiteError;
 800ae8a:	2601      	movs	r6, #1
        TF_LITE_REPORT_ERROR(error_reporter,
 800ae8c:	4910      	ldr	r1, [pc, #64]	@ (800aed0 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x130>)
 800ae8e:	4638      	mov	r0, r7
 800ae90:	f7ff ff00 	bl	800ac94 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    void operator()(void* data) { allocator_->Deallocate(data); }
 800ae94:	682b      	ldr	r3, [r5, #0]
 800ae96:	4628      	mov	r0, r5
 800ae98:	4621      	mov	r1, r4
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	4798      	blx	r3
}
 800ae9e:	4630      	mov	r0, r6
 800aea0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_ENSURE_STATUS(
 800aea4:	463a      	mov	r2, r7
 800aea6:	1d21      	adds	r1, r4, #4
 800aea8:	2000      	movs	r0, #0
 800aeaa:	f7ff ff21 	bl	800acf0 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 800aeae:	4606      	mov	r6, r0
 800aeb0:	2800      	cmp	r0, #0
 800aeb2:	d1ef      	bne.n	800ae94 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xf4>
    return data_ - ReadScalar<soffset_t>(data_);
 800aeb4:	f85a 300b 	ldr.w	r3, [sl, fp]
 800aeb8:	eba9 0303 	sub.w	r3, r9, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800aebc:	881a      	ldrh	r2, [r3, #0]
 800aebe:	2a06      	cmp	r2, #6
 800aec0:	d8dc      	bhi.n	800ae7c <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xdc>
        params->weights_format = kTfLiteFullyConnectedWeightsFormatDefault;
 800aec2:	2300      	movs	r3, #0
 800aec4:	7063      	strb	r3, [r4, #1]
        break;
 800aec6:	e78e      	b.n	800ade6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
        params->weights_format =
 800aec8:	7063      	strb	r3, [r4, #1]
        break;
 800aeca:	e78c      	b.n	800ade6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x46>
  TFLITE_DCHECK(op != nullptr);
 800aecc:	f008 fc35 	bl	801373a <abort>
 800aed0:	080154a0 	.word	0x080154a0

0800aed4 <TfLiteIntArrayGetSizeInBytes>:
namespace {

template <class T>
size_t TfLiteVarArrayGetSizeInBytes(const int size) {
  constexpr size_t data_size = sizeof(std::declval<T>().data[0]);
  size_t computed_size = sizeof(T) + data_size * size;
 800aed4:	3001      	adds	r0, #1

extern "C" {

size_t TfLiteIntArrayGetSizeInBytes(int size) {
  return TfLiteVarArrayGetSizeInBytes<TfLiteIntArray>(size);
}
 800aed6:	0080      	lsls	r0, r0, #2
 800aed8:	4770      	bx	lr
 800aeda:	bf00      	nop

0800aedc <TfLiteTypeGetName>:
  }
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
 800aedc:	2813      	cmp	r0, #19
 800aede:	d803      	bhi.n	800aee8 <TfLiteTypeGetName+0xc>
 800aee0:	4b02      	ldr	r3, [pc, #8]	@ (800aeec <TfLiteTypeGetName+0x10>)
 800aee2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800aee6:	4770      	bx	lr
const char* TfLiteTypeGetName(TfLiteType type) {
 800aee8:	4801      	ldr	r0, [pc, #4]	@ (800aef0 <TfLiteTypeGetName+0x14>)
      return "VARIANT";
    case kTfLiteInt4:
      return "INT4";
  }
  return "Unknown type";
}
 800aeea:	4770      	bx	lr
 800aeec:	0801ea80 	.word	0x0801ea80
 800aef0:	080154cc 	.word	0x080154cc
 800aef4:	00000000 	.word	0x00000000

0800aef8 <_ZN6tflite18QuantizeMultiplierEdPlPi>:
#if TFLITE_SINGLE_ROUNDING
  // Single-rounding MultiplyByQuantizedMultiplier only supports positive
  // multipliers.
  // TFLITE_DCHECK(double_multiplier >= 0);
#endif
  if (double_multiplier == 0.) {
 800aef8:	eeb5 0b40 	vcmp.f64	d0, #0.0
                        int* shift) {
 800aefc:	b538      	push	{r3, r4, r5, lr}
  if (double_multiplier == 0.) {
 800aefe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                        int* shift) {
 800af02:	4605      	mov	r5, r0
 800af04:	460c      	mov	r4, r1
  if (double_multiplier == 0.) {
 800af06:	d103      	bne.n	800af10 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x18>
    *quantized_multiplier = 0;
 800af08:	2300      	movs	r3, #0
 800af0a:	6003      	str	r3, [r0, #0]
    *shift = 0;
 800af0c:	600b      	str	r3, [r1, #0]
    *shift = 30;
    q_fixed = (1LL << 31) - 1;
  }
#endif
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
}
 800af0e:	bd38      	pop	{r3, r4, r5, pc}
  const double q = std::frexp(double_multiplier, shift);
 800af10:	4608      	mov	r0, r1
 800af12:	f008 fafd 	bl	8013510 <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800af16:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 800af68 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x70>
 800af1a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800af1e:	feb8 7b40 	vrinta.f64	d7, d0
 800af22:	ec51 0b17 	vmov	r0, r1, d7
 800af26:	f7f5 fc17 	bl	8000758 <__aeabi_d2lz>
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800af2a:	f04f 4e00 	mov.w	lr, #2147483648	@ 0x80000000
 800af2e:	f04f 0c00 	mov.w	ip, #0
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800af32:	4603      	mov	r3, r0
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800af34:	4586      	cmp	lr, r0
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1LL << 31)));
 800af36:	4602      	mov	r2, r0
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800af38:	eb7c 0001 	sbcs.w	r0, ip, r1
 800af3c:	db11      	blt.n	800af62 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x6a>
  if (q_fixed == (1LL << 31)) {
 800af3e:	4561      	cmp	r1, ip
 800af40:	bf08      	it	eq
 800af42:	4573      	cmpeq	r3, lr
    ++*shift;
 800af44:	6820      	ldr	r0, [r4, #0]
  if (q_fixed == (1LL << 31)) {
 800af46:	d103      	bne.n	800af50 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x58>
    ++*shift;
 800af48:	3001      	adds	r0, #1
    q_fixed /= 2;
 800af4a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    ++*shift;
 800af4e:	6020      	str	r0, [r4, #0]
  if (*shift < -31) {
 800af50:	301f      	adds	r0, #31
 800af52:	db02      	blt.n	800af5a <_ZN6tflite18QuantizeMultiplierEdPlPi+0x62>
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 800af54:	4613      	mov	r3, r2
 800af56:	602b      	str	r3, [r5, #0]
}
 800af58:	bd38      	pop	{r3, r4, r5, pc}
    *shift = 0;
 800af5a:	2200      	movs	r2, #0
 800af5c:	4613      	mov	r3, r2
 800af5e:	6022      	str	r2, [r4, #0]
    q_fixed = 0;
 800af60:	e7f9      	b.n	800af56 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x5e>
  TFLITE_CHECK(q_fixed <= (1LL << 31));
 800af62:	f008 fbea 	bl	801373a <abort>
 800af66:	bf00      	nop
 800af68:	00000000 	.word	0x00000000
 800af6c:	41e00000 	.word	0x41e00000

0800af70 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>:

#include <vector>

namespace tflite {

RuntimeShape GetTensorShape(const TfLiteTensor* tensor) {
 800af70:	b510      	push	{r4, lr}
 800af72:	4604      	mov	r4, r0
  if (tensor == nullptr) {
 800af74:	b159      	cbz	r1, 800af8e <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0x1e>
    return RuntimeShape();
  }

  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
 800af76:	6889      	ldr	r1, [r1, #8]
 800af78:	f851 2b04 	ldr.w	r2, [r1], #4
  int32_t* DimsData() { return dims_; }
  const int32_t* DimsData() const { return dims_; }
  const int32_t* DimsDataUpTo5D() const { return dims_; }

  void ReplaceWith(int dimensions_count, const int32_t* dims_data) {
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800af7c:	2a06      	cmp	r2, #6
      : size_(dimensions_count) {
 800af7e:	6002      	str	r2, [r0, #0]
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800af80:	dc08      	bgt.n	800af94 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor+0x24>
    size_ = dimensions_count;
    int32_t* dst_dims = DimsData();
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800af82:	0092      	lsls	r2, r2, #2
 800af84:	3004      	adds	r0, #4
 800af86:	f008 fef8 	bl	8013d7a <memcpy>
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
 800af8a:	4620      	mov	r0, r4
 800af8c:	bd10      	pop	{r4, pc}
  RuntimeShape() : size_(0) {}
 800af8e:	6001      	str	r1, [r0, #0]
 800af90:	4620      	mov	r0, r4
 800af92:	bd10      	pop	{r4, pc}
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800af94:	f008 fbd1 	bl	801373a <abort>

0800af98 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
 800af98:	b530      	push	{r4, r5, lr}
 800af9a:	b083      	sub	sp, #12
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800af9c:	ed91 7a03 	vldr	s14, [r1, #12]
                                     static_cast<double>(filter->params.scale);
 800afa0:	edd2 7a03 	vldr	s15, [r2, #12]
                                              double* multiplier) {
 800afa4:	4601      	mov	r1, r0
 800afa6:	9a06      	ldr	r2, [sp, #24]
  // The following conditions must be guaranteed by the training pipeline.
  if (bias) {
 800afa8:	b1c3      	cbz	r3, 800afdc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x44>
    const double bias_scale = static_cast<double>(bias->params.scale);
 800afaa:	ed93 6a03 	vldr	s12, [r3, #12]
                                     static_cast<double>(filter->params.scale);
 800afae:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800afb2:	eeb7 3ac7 	vcvt.f64.f32	d3, s14
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
    const double output_scale = static_cast<double>(output->params.scale);
 800afb6:	ed92 5a03 	vldr	s10, [r2, #12]
    const double bias_scale = static_cast<double>(bias->params.scale);
 800afba:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
    const double output_scale = static_cast<double>(output->params.scale);
 800afbe:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 800afc2:	ee93 6b04 	vfnms.f64	d6, d3, d4

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 800afc6:	ed9f 2b1a 	vldr	d2, [pc, #104]	@ 800b030 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x98>
  { return __builtin_fabs(__x); }
 800afca:	eeb0 6bc6 	vabs.f64	d6, d6
 800afce:	ee86 4b05 	vdiv.f64	d4, d6, d5
 800afd2:	eeb4 4bc2 	vcmpe.f64	d4, d2
 800afd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afda:	d814      	bhi.n	800b006 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x6e>
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              TfLiteTensor* output,
                                              double* multiplier) {
  const double input_product_scale =
      static_cast<double>(input->params.scale * filter->params.scale);
 800afdc:	ee27 7a27 	vmul.f32	s14, s14, s15
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800afe0:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800afe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afe8:	db18      	blt.n	800b01c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x84>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 800afea:	ed92 6a03 	vldr	s12, [r2, #12]
  const double input_product_scale =
 800afee:	eeb7 7ac7 	vcvt.f64.f32	d7, s14

  return kTfLiteOk;
 800aff2:	2000      	movs	r0, #0
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 800aff4:	9b07      	ldr	r3, [sp, #28]
 800aff6:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 800affa:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800affe:	ed83 5b00 	vstr	d5, [r3]
}
 800b002:	b003      	add	sp, #12
 800b004:	bd30      	pop	{r4, r5, pc}
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 800b006:	4d0c      	ldr	r5, [pc, #48]	@ (800b038 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa0>)
 800b008:	f240 1343 	movw	r3, #323	@ 0x143
 800b00c:	6944      	ldr	r4, [r0, #20]
 800b00e:	4a0b      	ldr	r2, [pc, #44]	@ (800b03c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
 800b010:	490b      	ldr	r1, [pc, #44]	@ (800b040 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
 800b012:	9500      	str	r5, [sp, #0]
 800b014:	47a0      	blx	r4
                                              double* multiplier) {
 800b016:	2001      	movs	r0, #1
}
 800b018:	b003      	add	sp, #12
 800b01a:	bd30      	pop	{r4, r5, pc}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800b01c:	4d09      	ldr	r5, [pc, #36]	@ (800b044 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xac>)
 800b01e:	4608      	mov	r0, r1
 800b020:	694c      	ldr	r4, [r1, #20]
 800b022:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800b026:	4a05      	ldr	r2, [pc, #20]	@ (800b03c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa4>)
 800b028:	4905      	ldr	r1, [pc, #20]	@ (800b040 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xa8>)
 800b02a:	9500      	str	r5, [sp, #0]
 800b02c:	47a0      	blx	r4
 800b02e:	e7f2      	b.n	800b016 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x7e>
 800b030:	47ae147b 	.word	0x47ae147b
 800b034:	3f947ae1 	.word	0x3f947ae1
 800b038:	080155d4 	.word	0x080155d4
 800b03c:	0801558c 	.word	0x0801558c
 800b040:	080155bc 	.word	0x080155bc
 800b044:	080155f8 	.word	0x080155f8

0800b048 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>:
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
 800b048:	f892 c000 	ldrb.w	ip, [r2]
 800b04c:	f1bc 0f07 	cmp.w	ip, #7
                                               int32_t* act_max) {
 800b050:	b530      	push	{r4, r5, lr}
 800b052:	4686      	mov	lr, r0
 800b054:	b083      	sub	sp, #12
  if (output->type == kTfLiteUInt8) {
 800b056:	d021      	beq.n	800b09c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x54>
 800b058:	f1bc 0f09 	cmp.w	ip, #9
 800b05c:	d00d      	beq.n	800b07a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x32>
 800b05e:	f1bc 0f03 	cmp.w	ip, #3
 800b062:	d043      	beq.n	800b0ec <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xa4>
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
    qmin = std::numeric_limits<int16_t>::min();
    qmax = std::numeric_limits<int16_t>::max();
  } else {
    TF_LITE_ENSURE(context, false);
 800b064:	495c      	ldr	r1, [pc, #368]	@ (800b1d8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x190>)
 800b066:	f44f 73cb 	mov.w	r3, #406	@ 0x196
 800b06a:	6944      	ldr	r4, [r0, #20]
 800b06c:	4a5b      	ldr	r2, [pc, #364]	@ (800b1dc <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x194>)
 800b06e:	9100      	str	r1, [sp, #0]
 800b070:	495b      	ldr	r1, [pc, #364]	@ (800b1e0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x198>)
 800b072:	47a0      	blx	r4
 800b074:	2001      	movs	r0, #1
  }

  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
                                               output, act_min, act_max);
}
 800b076:	b003      	add	sp, #12
 800b078:	bd30      	pop	{r4, r5, pc}
  if (output->type == kTfLiteUInt8) {
 800b07a:	247f      	movs	r4, #127	@ 0x7f
 800b07c:	f06f 007f 	mvn.w	r0, #127	@ 0x7f
  if (activation == kTfLiteActRelu) {
 800b080:	2901      	cmp	r1, #1
 800b082:	ed92 7a03 	vldr	s14, [r2, #12]
 800b086:	6915      	ldr	r5, [r2, #16]
 800b088:	d010      	beq.n	800b0ac <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x64>
  } else if (activation == kTfLiteActRelu6) {
 800b08a:	2903      	cmp	r1, #3
 800b08c:	d052      	beq.n	800b134 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xec>
  } else if (activation == kTfLiteActReluN1To1) {
 800b08e:	2902      	cmp	r1, #2
 800b090:	d02f      	beq.n	800b0f2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xaa>
    *act_min = qmin;
 800b092:	6018      	str	r0, [r3, #0]
    *act_max = qmax;
 800b094:	9b06      	ldr	r3, [sp, #24]
 800b096:	601c      	str	r4, [r3, #0]
  return kTfLiteOk;
 800b098:	2000      	movs	r0, #0
 800b09a:	e7ec      	b.n	800b076 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x2e>
  if (activation == kTfLiteActRelu) {
 800b09c:	2901      	cmp	r1, #1
  if (output->type == kTfLiteUInt8) {
 800b09e:	f647 74ff 	movw	r4, #32767	@ 0x7fff
 800b0a2:	4850      	ldr	r0, [pc, #320]	@ (800b1e4 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x19c>)
  return CalculateActivationRangeQuantizedImpl(context, activation, qmin, qmax,
 800b0a4:	ed92 7a03 	vldr	s14, [r2, #12]
 800b0a8:	6915      	ldr	r5, [r2, #16]
  if (activation == kTfLiteActRelu) {
 800b0aa:	d1ee      	bne.n	800b08a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x42>
  const float tmp = TfLiteRound(f / scale);
 800b0ac:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 800b1e8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a0>
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b0b0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b1ec <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a4>
  const float tmp = TfLiteRound(f / scale);
 800b0b4:	eec6 7a07 	vdiv.f32	s15, s12, s14
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 800b0b8:	fef8 7a67 	vrinta.f32	s15, s15
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b0bc:	eef4 7ae6 	vcmpe.f32	s15, s13
 800b0c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0c4:	db29      	blt.n	800b11a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800b0c6:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800b1f0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a8>
 800b0ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b0ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0d2:	d822      	bhi.n	800b11a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
  q = zero_point + static_cast<int32_t>(tmp);
 800b0d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b0d8:	ee17 2a90 	vmov	r2, s15
 800b0dc:	442a      	add	r2, r5
 800b0de:	4282      	cmp	r2, r0
 800b0e0:	bfb8      	it	lt
 800b0e2:	4602      	movlt	r2, r0
    *act_min = std::max(qmin, tmp_q);
 800b0e4:	601a      	str	r2, [r3, #0]
    *act_max = qmax;
 800b0e6:	9b06      	ldr	r3, [sp, #24]
 800b0e8:	601c      	str	r4, [r3, #0]
 800b0ea:	e7d5      	b.n	800b098 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x50>
  if (output->type == kTfLiteUInt8) {
 800b0ec:	24ff      	movs	r4, #255	@ 0xff
 800b0ee:	2000      	movs	r0, #0
 800b0f0:	e7c6      	b.n	800b080 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x38>
  const float tmp = TfLiteRound(f / scale);
 800b0f2:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b0f6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b1ec <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a4>
  const float tmp = TfLiteRound(f / scale);
 800b0fa:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800b0fe:	feb8 7a67 	vrinta.f32	s14, s15
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b102:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800b106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b10a:	db06      	blt.n	800b11a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800b10c:	ed9f 6a38 	vldr	s12, [pc, #224]	@ 800b1f0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a8>
 800b110:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800b114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b118:	d944      	bls.n	800b1a4 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x15c>
  TF_LITE_ENSURE(context, no_integer_overflow_from_quantization);
 800b11a:	4936      	ldr	r1, [pc, #216]	@ (800b1f4 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1ac>)
 800b11c:	4670      	mov	r0, lr
 800b11e:	f8de 4014 	ldr.w	r4, [lr, #20]
 800b122:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800b126:	9100      	str	r1, [sp, #0]
 800b128:	4a2c      	ldr	r2, [pc, #176]	@ (800b1dc <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x194>)
 800b12a:	492d      	ldr	r1, [pc, #180]	@ (800b1e0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x198>)
 800b12c:	47a0      	blx	r4
    TF_LITE_ENSURE_OK(context,
 800b12e:	2001      	movs	r0, #1
}
 800b130:	b003      	add	sp, #12
 800b132:	bd30      	pop	{r4, r5, pc}
  const float tmp = TfLiteRound(f / scale);
 800b134:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 800b1e8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a0>
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b138:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800b1ec <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a4>
  const float tmp = TfLiteRound(f / scale);
 800b13c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b140:	fef8 7a67 	vrinta.f32	s15, s15
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b144:	eef4 7ac6 	vcmpe.f32	s15, s12
 800b148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b14c:	dbe5      	blt.n	800b11a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800b14e:	eddf 5a28 	vldr	s11, [pc, #160]	@ 800b1f0 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x1a8>
 800b152:	eef4 7ae5 	vcmpe.f32	s15, s11
 800b156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b15a:	d8de      	bhi.n	800b11a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
  const float tmp = TfLiteRound(f / scale);
 800b15c:	eeb1 5a08 	vmov.f32	s10, #24	@ 0x40c00000  6.0
  q = zero_point + static_cast<int32_t>(tmp);
 800b160:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  const float tmp = TfLiteRound(f / scale);
 800b164:	eec5 6a07 	vdiv.f32	s13, s10, s14
  q = zero_point + static_cast<int32_t>(tmp);
 800b168:	ee17 2a90 	vmov	r2, s15
 800b16c:	442a      	add	r2, r5
 800b16e:	4282      	cmp	r2, r0
 800b170:	bfb8      	it	lt
 800b172:	4602      	movlt	r2, r0
    *act_min = std::max(qmin, tmp_q);
 800b174:	601a      	str	r2, [r3, #0]
 800b176:	feb8 7a66 	vrinta.f32	s14, s13
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b17a:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800b17e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b182:	dbca      	blt.n	800b11a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800b184:	eeb4 7ae5 	vcmpe.f32	s14, s11
 800b188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b18c:	d8c5      	bhi.n	800b11a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
  q = zero_point + static_cast<int32_t>(tmp);
 800b18e:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 800b192:	ee17 3a90 	vmov	r3, s15
    *act_max = std::min(qmax, tmp_q);
 800b196:	9a06      	ldr	r2, [sp, #24]
  q = zero_point + static_cast<int32_t>(tmp);
 800b198:	442b      	add	r3, r5
      if (__b < __a)
 800b19a:	42a3      	cmp	r3, r4
 800b19c:	bfa8      	it	ge
 800b19e:	4623      	movge	r3, r4
    *act_max = std::min(qmax, tmp_q);
 800b1a0:	6013      	str	r3, [r2, #0]
 800b1a2:	e779      	b.n	800b098 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x50>
  q = zero_point + static_cast<int32_t>(tmp);
 800b1a4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800b1a8:	eef1 7a67 	vneg.f32	s15, s15
 800b1ac:	ee17 2a10 	vmov	r2, s14
 800b1b0:	fef8 7a67 	vrinta.f32	s15, s15
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b1b4:	eef4 7ae6 	vcmpe.f32	s15, s13
  q = zero_point + static_cast<int32_t>(tmp);
 800b1b8:	442a      	add	r2, r5
      if (__a < __b)
 800b1ba:	4282      	cmp	r2, r0
 800b1bc:	bfb8      	it	lt
 800b1be:	4602      	movlt	r2, r0
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b1c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    *act_min = std::max(qmin, tmp_q);
 800b1c4:	601a      	str	r2, [r3, #0]
      (tmp >= static_cast<float>(std::numeric_limits<int32_t>::min()) &&
 800b1c6:	dba8      	blt.n	800b11a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
 800b1c8:	eef4 7ac6 	vcmpe.f32	s15, s12
 800b1cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1d0:	d8a3      	bhi.n	800b11a <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
  q = zero_point + static_cast<int32_t>(tmp);
 800b1d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b1d6:	e7dc      	b.n	800b192 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x14a>
 800b1d8:	08015614 	.word	0x08015614
 800b1dc:	0801558c 	.word	0x0801558c
 800b1e0:	080155bc 	.word	0x080155bc
 800b1e4:	ffff8000 	.word	0xffff8000
 800b1e8:	00000000 	.word	0x00000000
 800b1ec:	cf000000 	.word	0xcf000000
 800b1f0:	4f000000 	.word	0x4f000000
 800b1f4:	0801561c 	.word	0x0801561c

0800b1f8 <_ZN6tflite35RecordingSingleArenaBufferAllocatorD1Ev>:
      requested_head_bytes_(0),
      requested_tail_bytes_(0),
      used_bytes_(0),
      alloc_count_(0) {}

RecordingSingleArenaBufferAllocator::~RecordingSingleArenaBufferAllocator() {}
 800b1f8:	4b05      	ldr	r3, [pc, #20]	@ (800b210 <_ZN6tflite35RecordingSingleArenaBufferAllocatorD1Ev+0x18>)
 800b1fa:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 800b1fe:	b510      	push	{r4, lr}
 800b200:	4604      	mov	r4, r0
 800b202:	e9c0 3200 	strd	r3, r2, [r0]
 800b206:	f000 f8ed 	bl	800b3e4 <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>
 800b20a:	4620      	mov	r0, r4
 800b20c:	bd10      	pop	{r4, pc}
 800b20e:	bf00      	nop
 800b210:	0801ead8 	.word	0x0801ead8

0800b214 <_ZN6tflite35RecordingSingleArenaBufferAllocatorD0Ev>:
 800b214:	4b07      	ldr	r3, [pc, #28]	@ (800b234 <_ZN6tflite35RecordingSingleArenaBufferAllocatorD0Ev+0x20>)
 800b216:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 800b21a:	b510      	push	{r4, lr}
 800b21c:	4604      	mov	r4, r0
 800b21e:	e9c0 3200 	strd	r3, r2, [r0]
 800b222:	f000 f8df 	bl	800b3e4 <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>
 800b226:	4620      	mov	r0, r4
 800b228:	2134      	movs	r1, #52	@ 0x34
 800b22a:	f008 f96d 	bl	8013508 <_ZdlPvj>
 800b22e:	4620      	mov	r0, r4
 800b230:	bd10      	pop	{r4, pc}
 800b232:	bf00      	nop
 800b234:	0801ead8 	.word	0x0801ead8

0800b238 <_ZN6tflite35RecordingSingleArenaBufferAllocator12ResizeBufferEPhjj>:
size_t RecordingSingleArenaBufferAllocator::GetAllocatedCount() const {
  return alloc_count_;
}

TfLiteStatus RecordingSingleArenaBufferAllocator::ResizeBuffer(
    uint8_t* resizable_buf, size_t size, size_t alignment) {
 800b238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b23a:	460d      	mov	r5, r1
 800b23c:	461f      	mov	r7, r3
 800b23e:	4604      	mov	r4, r0
 800b240:	4616      	mov	r6, r2
  const uint8_t* previous_head = head();
 800b242:	f000 fab3 	bl	800b7ac <_ZNK6tflite26SingleArenaBufferAllocator4headEv>
  TfLiteStatus status =
      SingleArenaBufferAllocator::ResizeBuffer(resizable_buf, size, alignment);
 800b246:	463b      	mov	r3, r7
 800b248:	4629      	mov	r1, r5
  const uint8_t* previous_head = head();
 800b24a:	4607      	mov	r7, r0
      SingleArenaBufferAllocator::ResizeBuffer(resizable_buf, size, alignment);
 800b24c:	4632      	mov	r2, r6
 800b24e:	4620      	mov	r0, r4
 800b250:	f000 f8e8 	bl	800b424 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj>
  if (status == kTfLiteOk) {
 800b254:	4605      	mov	r5, r0
 800b256:	b108      	cbz	r0, 800b25c <_ZN6tflite35RecordingSingleArenaBufferAllocator12ResizeBufferEPhjj+0x24>
    used_bytes_ += head() - previous_head;
    requested_head_bytes_ = size;
  }
  return status;
}
 800b258:	4628      	mov	r0, r5
 800b25a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    used_bytes_ += head() - previous_head;
 800b25c:	4620      	mov	r0, r4
 800b25e:	f000 faa5 	bl	800b7ac <_ZNK6tflite26SingleArenaBufferAllocator4headEv>
 800b262:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b264:	1bc0      	subs	r0, r0, r7
    requested_head_bytes_ = size;
 800b266:	6266      	str	r6, [r4, #36]	@ 0x24
    used_bytes_ += head() - previous_head;
 800b268:	4403      	add	r3, r0
}
 800b26a:	4628      	mov	r0, r5
    used_bytes_ += head() - previous_head;
 800b26c:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 800b26e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b270 <_ZN6tflite35RecordingSingleArenaBufferAllocator24AllocatePersistentBufferEjj>:

uint8_t* RecordingSingleArenaBufferAllocator::AllocatePersistentBuffer(
    size_t size, size_t alignment) {
 800b270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b272:	4615      	mov	r5, r2
 800b274:	4604      	mov	r4, r0
 800b276:	460f      	mov	r7, r1
  const uint8_t* previous_tail = tail();
 800b278:	f000 fa9a 	bl	800b7b0 <_ZNK6tflite26SingleArenaBufferAllocator4tailEv>
  uint8_t* result =
      SingleArenaBufferAllocator::AllocatePersistentBuffer(size, alignment);
 800b27c:	462a      	mov	r2, r5
  const uint8_t* previous_tail = tail();
 800b27e:	4606      	mov	r6, r0
      SingleArenaBufferAllocator::AllocatePersistentBuffer(size, alignment);
 800b280:	4639      	mov	r1, r7
 800b282:	4620      	mov	r0, r4
 800b284:	f000 f92c 	bl	800b4e0 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>
  if (result != nullptr) {
 800b288:	4605      	mov	r5, r0
 800b28a:	b160      	cbz	r0, 800b2a6 <_ZN6tflite35RecordingSingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x36>
    used_bytes_ += previous_tail - tail();
 800b28c:	4620      	mov	r0, r4
 800b28e:	f000 fa8f 	bl	800b7b0 <_ZNK6tflite26SingleArenaBufferAllocator4tailEv>
 800b292:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b294:	1a30      	subs	r0, r6, r0
 800b296:	4418      	add	r0, r3
    requested_tail_bytes_ += size;
 800b298:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b29a:	441f      	add	r7, r3
    alloc_count_++;
 800b29c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
    used_bytes_ += previous_tail - tail();
 800b29e:	62e0      	str	r0, [r4, #44]	@ 0x2c
    alloc_count_++;
 800b2a0:	3301      	adds	r3, #1
    requested_tail_bytes_ += size;
 800b2a2:	62a7      	str	r7, [r4, #40]	@ 0x28
    alloc_count_++;
 800b2a4:	6323      	str	r3, [r4, #48]	@ 0x30
  }
  return result;
}
 800b2a6:	4628      	mov	r0, r5
 800b2a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2aa:	bf00      	nop

0800b2ac <_ZThn4_N6tflite35RecordingSingleArenaBufferAllocatorD1Ev>:
class RecordingSingleArenaBufferAllocator : public SingleArenaBufferAllocator {
 public:
  RecordingSingleArenaBufferAllocator(uint8_t* buffer_head, size_t buffer_size);
  // TODO(b/157615197): Cleanup constructors/destructor and use factory
  // functions.
  ~RecordingSingleArenaBufferAllocator() override;
 800b2ac:	4b05      	ldr	r3, [pc, #20]	@ (800b2c4 <_ZThn4_N6tflite35RecordingSingleArenaBufferAllocatorD1Ev+0x18>)
 800b2ae:	b510      	push	{r4, lr}
 800b2b0:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 800b2b4:	1f04      	subs	r4, r0, #4
 800b2b6:	e940 3201 	strd	r3, r2, [r0, #-4]
 800b2ba:	4620      	mov	r0, r4
 800b2bc:	f000 f892 	bl	800b3e4 <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	bd10      	pop	{r4, pc}
 800b2c4:	0801ead8 	.word	0x0801ead8

0800b2c8 <_ZThn4_N6tflite35RecordingSingleArenaBufferAllocatorD0Ev>:
 800b2c8:	4b07      	ldr	r3, [pc, #28]	@ (800b2e8 <_ZThn4_N6tflite35RecordingSingleArenaBufferAllocatorD0Ev+0x20>)
 800b2ca:	b510      	push	{r4, lr}
 800b2cc:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 800b2d0:	1f04      	subs	r4, r0, #4
 800b2d2:	e940 3201 	strd	r3, r2, [r0, #-4]
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	f000 f884 	bl	800b3e4 <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>
 800b2dc:	4620      	mov	r0, r4
 800b2de:	2134      	movs	r1, #52	@ 0x34
 800b2e0:	f008 f912 	bl	8013508 <_ZdlPvj>
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	bd10      	pop	{r4, pc}
 800b2e8:	0801ead8 	.word	0x0801ead8

0800b2ec <_ZThn4_N6tflite35RecordingSingleArenaBufferAllocator24AllocatePersistentBufferEjj>:
  // Returns the number of alloc calls from the head or tail.
  size_t GetAllocatedCount() const;

  TfLiteStatus ResizeBuffer(uint8_t* resizable_buf, size_t size,
                            size_t alignment) override;
  uint8_t* AllocatePersistentBuffer(size_t size, size_t alignment) override;
 800b2ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2f0:	f1a0 0804 	sub.w	r8, r0, #4
 800b2f4:	4615      	mov	r5, r2
 800b2f6:	460f      	mov	r7, r1
 800b2f8:	4604      	mov	r4, r0
 800b2fa:	4640      	mov	r0, r8
 800b2fc:	f000 fa58 	bl	800b7b0 <_ZNK6tflite26SingleArenaBufferAllocator4tailEv>
 800b300:	462a      	mov	r2, r5
 800b302:	4606      	mov	r6, r0
 800b304:	4639      	mov	r1, r7
 800b306:	4640      	mov	r0, r8
 800b308:	f000 f8ea 	bl	800b4e0 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>
 800b30c:	4605      	mov	r5, r0
 800b30e:	b160      	cbz	r0, 800b32a <_ZThn4_N6tflite35RecordingSingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x3e>
 800b310:	4640      	mov	r0, r8
 800b312:	f000 fa4d 	bl	800b7b0 <_ZNK6tflite26SingleArenaBufferAllocator4tailEv>
 800b316:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b318:	1a30      	subs	r0, r6, r0
 800b31a:	4418      	add	r0, r3
 800b31c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b31e:	441f      	add	r7, r3
 800b320:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b322:	62a0      	str	r0, [r4, #40]	@ 0x28
 800b324:	3301      	adds	r3, #1
 800b326:	6267      	str	r7, [r4, #36]	@ 0x24
 800b328:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b32a:	4628      	mov	r0, r5
 800b32c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b330 <_ZN6tflite35RecordingSingleArenaBufferAllocator6CreateEPhj>:
                                            size_t buffer_size) {
 800b330:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b332:	b08f      	sub	sp, #60	@ 0x3c
  TFLITE_DCHECK(buffer_head != nullptr);
 800b334:	2800      	cmp	r0, #0
 800b336:	d049      	beq.n	800b3cc <_ZN6tflite35RecordingSingleArenaBufferAllocator6CreateEPhj+0x9c>
      alloc_count_(0) {}
 800b338:	4e25      	ldr	r6, [pc, #148]	@ (800b3d0 <_ZN6tflite35RecordingSingleArenaBufferAllocator6CreateEPhj+0xa0>)
 800b33a:	460a      	mov	r2, r1
 800b33c:	4601      	mov	r1, r0
 800b33e:	a801      	add	r0, sp, #4
 800b340:	f000 f9f6 	bl	800b730 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhj>
 800b344:	f106 0744 	add.w	r7, r6, #68	@ 0x44
      requested_head_bytes_(0),
 800b348:	2300      	movs	r3, #0
  const uint8_t* previous_tail = tail();
 800b34a:	a801      	add	r0, sp, #4
      alloc_count_(0) {}
 800b34c:	9601      	str	r6, [sp, #4]
 800b34e:	9702      	str	r7, [sp, #8]
      requested_tail_bytes_(0),
 800b350:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
      alloc_count_(0) {}
 800b354:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  const uint8_t* previous_tail = tail();
 800b358:	f000 fa2a 	bl	800b7b0 <_ZNK6tflite26SingleArenaBufferAllocator4tailEv>
      SingleArenaBufferAllocator::AllocatePersistentBuffer(size, alignment);
 800b35c:	2204      	movs	r2, #4
  const uint8_t* previous_tail = tail();
 800b35e:	4605      	mov	r5, r0
      SingleArenaBufferAllocator::AllocatePersistentBuffer(size, alignment);
 800b360:	2134      	movs	r1, #52	@ 0x34
 800b362:	eb0d 0002 	add.w	r0, sp, r2
 800b366:	f000 f8bb 	bl	800b4e0 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>
  if (result != nullptr) {
 800b36a:	4604      	mov	r4, r0
 800b36c:	2800      	cmp	r0, #0
 800b36e:	d029      	beq.n	800b3c4 <_ZN6tflite35RecordingSingleArenaBufferAllocator6CreateEPhj+0x94>
    used_bytes_ += previous_tail - tail();
 800b370:	a801      	add	r0, sp, #4
 800b372:	f000 fa1d 	bl	800b7b0 <_ZNK6tflite26SingleArenaBufferAllocator4tailEv>
 800b376:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b378:	1a28      	subs	r0, r5, r0
    requested_tail_bytes_ += size;
 800b37a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
    used_bytes_ += previous_tail - tail();
 800b37c:	4418      	add	r0, r3
    alloc_count_++;
 800b37e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
    requested_tail_bytes_ += size;
 800b380:	3234      	adds	r2, #52	@ 0x34
    alloc_count_++;
 800b382:	3301      	adds	r3, #1
    used_bytes_ += previous_tail - tail();
 800b384:	900c      	str	r0, [sp, #48]	@ 0x30
    requested_tail_bytes_ += size;
 800b386:	920b      	str	r2, [sp, #44]	@ 0x2c
    alloc_count_++;
 800b388:	930d      	str	r3, [sp, #52]	@ 0x34
class RecordingSingleArenaBufferAllocator : public SingleArenaBufferAllocator {
 800b38a:	6323      	str	r3, [r4, #48]	@ 0x30
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SingleArenaBufferAllocator : public INonPersistentBufferAllocator,
 800b38c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b38e:	6223      	str	r3, [r4, #32]
 800b390:	9b08      	ldr	r3, [sp, #32]
 800b392:	61e3      	str	r3, [r4, #28]
 800b394:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b396:	6263      	str	r3, [r4, #36]	@ 0x24
 800b398:	9b04      	ldr	r3, [sp, #16]
 800b39a:	60e3      	str	r3, [r4, #12]
 800b39c:	9b05      	ldr	r3, [sp, #20]
 800b39e:	6123      	str	r3, [r4, #16]
 800b3a0:	9b06      	ldr	r3, [sp, #24]
 800b3a2:	6163      	str	r3, [r4, #20]
 800b3a4:	9b07      	ldr	r3, [sp, #28]
 800b3a6:	61a3      	str	r3, [r4, #24]
 800b3a8:	9b03      	ldr	r3, [sp, #12]
 800b3aa:	6026      	str	r6, [r4, #0]
RecordingSingleArenaBufferAllocator::~RecordingSingleArenaBufferAllocator() {}
 800b3ac:	9601      	str	r6, [sp, #4]
 800b3ae:	e9c4 200a 	strd	r2, r0, [r4, #40]	@ 0x28
 800b3b2:	e9c4 7301 	strd	r7, r3, [r4, #4]
 800b3b6:	a801      	add	r0, sp, #4
 800b3b8:	9702      	str	r7, [sp, #8]
 800b3ba:	f000 f813 	bl	800b3e4 <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>
}
 800b3be:	4620      	mov	r0, r4
 800b3c0:	b00f      	add	sp, #60	@ 0x3c
 800b3c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3c4:	e9dd 200b 	ldrd	r2, r0, [sp, #44]	@ 0x2c
 800b3c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3ca:	e7de      	b.n	800b38a <_ZN6tflite35RecordingSingleArenaBufferAllocator6CreateEPhj+0x5a>
  TFLITE_DCHECK(buffer_head != nullptr);
 800b3cc:	f008 f9b5 	bl	801373a <abort>
 800b3d0:	0801ead8 	.word	0x0801ead8

0800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>:
  return requested_head_bytes_ + requested_tail_bytes_;
 800b3d4:	e9d0 2009 	ldrd	r2, r0, [r0, #36]	@ 0x24
}
 800b3d8:	4410      	add	r0, r2
 800b3da:	4770      	bx	lr

0800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>:
}
 800b3dc:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800b3de:	4770      	bx	lr

0800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>:
}
 800b3e0:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800b3e2:	4770      	bx	lr

0800b3e4 <_ZN6tflite26SingleArenaBufferAllocatorD1Ev>:
      sizeof(SingleArenaBufferAllocator), alignof(SingleArenaBufferAllocator));
  // Use the default copy constructor to populate internal states.
  return new (allocator_buffer) SingleArenaBufferAllocator(tmp);
}

SingleArenaBufferAllocator::~SingleArenaBufferAllocator() {}
 800b3e4:	4770      	bx	lr
 800b3e6:	bf00      	nop

0800b3e8 <_ZN6tflite26SingleArenaBufferAllocator14DeallocateTempEPh>:
  return aligned_result;
}

void SingleArenaBufferAllocator::DeallocateTemp(uint8_t* temp_buf) {
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(temp_buf));
  temp_buffer_count_--;
 800b3e8:	e9d0 2307 	ldrd	r2, r3, [r0, #28]
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(temp_buf));
 800b3ec:	4051      	eors	r1, r2
  temp_buffer_count_--;
 800b3ee:	3b01      	subs	r3, #1
 800b3f0:	e9c0 1307 	strd	r1, r3, [r0, #28]
}
 800b3f4:	4770      	bx	lr
 800b3f6:	bf00      	nop

0800b3f8 <_ZNK6tflite26SingleArenaBufferAllocator23GetOverlayMemoryAddressEv>:
  return kTfLiteOk;
}

uint8_t* SingleArenaBufferAllocator::GetOverlayMemoryAddress() const {
  return buffer_head_;
}
 800b3f8:	6880      	ldr	r0, [r0, #8]
 800b3fa:	4770      	bx	lr

0800b3fc <_ZNK6tflite26SingleArenaBufferAllocator25GetNonPersistentUsedBytesEv>:

size_t SingleArenaBufferAllocator::GetNonPersistentUsedBytes() const {
  return std::max(head_ - buffer_head_, temp_ - buffer_head_);
 800b3fc:	6903      	ldr	r3, [r0, #16]
 800b3fe:	6982      	ldr	r2, [r0, #24]
 800b400:	6880      	ldr	r0, [r0, #8]
 800b402:	4293      	cmp	r3, r2
 800b404:	bf34      	ite	cc
 800b406:	1a10      	subcc	r0, r2, r0
 800b408:	1a18      	subcs	r0, r3, r0
}
 800b40a:	4770      	bx	lr

0800b40c <_ZNK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>:

size_t SingleArenaBufferAllocator::GetPersistentUsedBytes() const {
  return buffer_tail_ - tail_;
 800b40c:	68c2      	ldr	r2, [r0, #12]
 800b40e:	6940      	ldr	r0, [r0, #20]
}
 800b410:	1a10      	subs	r0, r2, r0
 800b412:	4770      	bx	lr

0800b414 <_ZN6tflite26SingleArenaBufferAllocatorD0Ev>:
SingleArenaBufferAllocator::~SingleArenaBufferAllocator() {}
 800b414:	b510      	push	{r4, lr}
 800b416:	4604      	mov	r4, r0
 800b418:	2124      	movs	r1, #36	@ 0x24
 800b41a:	f008 f875 	bl	8013508 <_ZdlPvj>
 800b41e:	4620      	mov	r0, r4
 800b420:	bd10      	pop	{r4, pc}
 800b422:	bf00      	nop

0800b424 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj>:
                                                      size_t alignment) {
 800b424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b426:	4604      	mov	r4, r0
 800b428:	460d      	mov	r5, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b42a:	6880      	ldr	r0, [r0, #8]
 800b42c:	4619      	mov	r1, r3
                                                      size_t alignment) {
 800b42e:	461e      	mov	r6, r3
 800b430:	4617      	mov	r7, r2
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b432:	f000 fa17 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 800b436:	6922      	ldr	r2, [r4, #16]
 800b438:	69a3      	ldr	r3, [r4, #24]
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d103      	bne.n	800b446 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x22>
 800b43e:	1b45      	subs	r5, r0, r5
 800b440:	bf18      	it	ne
 800b442:	2501      	movne	r5, #1
 800b444:	b125      	cbz	r5, 800b450 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x2c>
    MicroPrintf(
 800b446:	480c      	ldr	r0, [pc, #48]	@ (800b478 <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x54>)
 800b448:	f003 f834 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800b44c:	2001      	movs	r0, #1
}
 800b44e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 800b450:	4631      	mov	r1, r6
 800b452:	68a0      	ldr	r0, [r4, #8]
 800b454:	f000 fa06 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800b458:	6962      	ldr	r2, [r4, #20]
 800b45a:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 800b45c:	42ba      	cmp	r2, r7
 800b45e:	d304      	bcc.n	800b46a <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x46>
  head_ = aligned_result + size;
 800b460:	4407      	add	r7, r0
  return kTfLiteOk;
 800b462:	4628      	mov	r0, r5
  head_ = aligned_result + size;
 800b464:	6127      	str	r7, [r4, #16]
  temp_ = head_;
 800b466:	61a7      	str	r7, [r4, #24]
}
 800b468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MicroPrintf(
 800b46a:	1abb      	subs	r3, r7, r2
 800b46c:	4639      	mov	r1, r7
 800b46e:	4803      	ldr	r0, [pc, #12]	@ (800b47c <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x58>)
 800b470:	f003 f820 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800b474:	e7ea      	b.n	800b44c <_ZN6tflite26SingleArenaBufferAllocator12ResizeBufferEPhjj+0x28>
 800b476:	bf00      	nop
 800b478:	08015644 	.word	0x08015644
 800b47c:	080156b4 	.word	0x080156b4

0800b480 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj>:
                                                  size_t alignment) {
 800b480:	b538      	push	{r3, r4, r5, lr}
 800b482:	4604      	mov	r4, r0
 800b484:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
 800b486:	6980      	ldr	r0, [r0, #24]
 800b488:	4611      	mov	r1, r2
 800b48a:	f000 f9eb 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800b48e:	6962      	ldr	r2, [r4, #20]
 800b490:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 800b492:	42aa      	cmp	r2, r5
 800b494:	d308      	bcc.n	800b4a8 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x28>
  temp_ = aligned_result + size;
 800b496:	4405      	add	r5, r0
  temp_buffer_count_++;
 800b498:	e9d4 2307 	ldrd	r2, r3, [r4, #28]
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(aligned_result));
 800b49c:	4042      	eors	r2, r0
  temp_buffer_count_++;
 800b49e:	3301      	adds	r3, #1
  temp_buffer_ptr_check_sum_ ^= (reinterpret_cast<intptr_t>(aligned_result));
 800b4a0:	e9c4 5206 	strd	r5, r2, [r4, #24]
  temp_buffer_count_++;
 800b4a4:	6223      	str	r3, [r4, #32]
}
 800b4a6:	bd38      	pop	{r3, r4, r5, pc}
    MicroPrintf(
 800b4a8:	1aab      	subs	r3, r5, r2
 800b4aa:	4629      	mov	r1, r5
 800b4ac:	4802      	ldr	r0, [pc, #8]	@ (800b4b8 <_ZN6tflite26SingleArenaBufferAllocator12AllocateTempEjj+0x38>)
 800b4ae:	f003 f801 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800b4b2:	2000      	movs	r0, #0
}
 800b4b4:	bd38      	pop	{r3, r4, r5, pc}
 800b4b6:	bf00      	nop
 800b4b8:	080156f8 	.word	0x080156f8

0800b4bc <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv>:
  if (temp_buffer_count_ != 0 || temp_buffer_ptr_check_sum_ != 0) {
 800b4bc:	e9d0 2107 	ldrd	r2, r1, [r0, #28]
bool SingleArenaBufferAllocator::IsAllTempDeallocated() {
 800b4c0:	b508      	push	{r3, lr}
  if (temp_buffer_count_ != 0 || temp_buffer_ptr_check_sum_ != 0) {
 800b4c2:	ea51 0302 	orrs.w	r3, r1, r2
 800b4c6:	d101      	bne.n	800b4cc <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x10>
  return true;
 800b4c8:	2001      	movs	r0, #1
}
 800b4ca:	bd08      	pop	{r3, pc}
    MicroPrintf(
 800b4cc:	fab2 f282 	clz	r2, r2
 800b4d0:	4802      	ldr	r0, [pc, #8]	@ (800b4dc <_ZN6tflite26SingleArenaBufferAllocator20IsAllTempDeallocatedEv+0x20>)
 800b4d2:	0952      	lsrs	r2, r2, #5
 800b4d4:	f002 ffee 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return false;
 800b4d8:	2000      	movs	r0, #0
}
 800b4da:	bd08      	pop	{r3, pc}
 800b4dc:	08015744 	.word	0x08015744

0800b4e0 <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>:
    size_t size, size_t alignment) {
 800b4e0:	b538      	push	{r3, r4, r5, lr}
 800b4e2:	4604      	mov	r4, r0
 800b4e4:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 800b4e6:	6940      	ldr	r0, [r0, #20]
 800b4e8:	4611      	mov	r1, r2
 800b4ea:	1b40      	subs	r0, r0, r5
 800b4ec:	f000 f9c2 	bl	800b874 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
 800b4f0:	6923      	ldr	r3, [r4, #16]
 800b4f2:	4283      	cmp	r3, r0
 800b4f4:	d801      	bhi.n	800b4fa <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x1a>
  tail_ = aligned_result;
 800b4f6:	6160      	str	r0, [r4, #20]
}
 800b4f8:	bd38      	pop	{r3, r4, r5, pc}
    const size_t missing_memory = head_ - aligned_result;
 800b4fa:	1a1b      	subs	r3, r3, r0
    MicroPrintf(
 800b4fc:	4629      	mov	r1, r5
 800b4fe:	4803      	ldr	r0, [pc, #12]	@ (800b50c <_ZN6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x2c>)
 800b500:	1aea      	subs	r2, r5, r3
 800b502:	f002 ffd7 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800b506:	2000      	movs	r0, #0
}
 800b508:	bd38      	pop	{r3, r4, r5, pc}
 800b50a:	bf00      	nop
 800b50c:	08015788 	.word	0x08015788

0800b510 <_ZNK6tflite26SingleArenaBufferAllocator18GetAvailableMemoryEj>:

size_t SingleArenaBufferAllocator::GetAvailableMemory(size_t alignment) const {
 800b510:	b538      	push	{r3, r4, r5, lr}
 800b512:	4604      	mov	r4, r0
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800b514:	6980      	ldr	r0, [r0, #24]
size_t SingleArenaBufferAllocator::GetAvailableMemory(size_t alignment) const {
 800b516:	460d      	mov	r5, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800b518:	f000 f9a4 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
 800b51c:	4603      	mov	r3, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 800b51e:	6960      	ldr	r0, [r4, #20]
 800b520:	4629      	mov	r1, r5
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800b522:	461c      	mov	r4, r3
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 800b524:	f000 f9a6 	bl	800b874 <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
 800b528:	1b00      	subs	r0, r0, r4
 800b52a:	bd38      	pop	{r3, r4, r5, pc}

0800b52c <_ZThn4_N6tflite26SingleArenaBufferAllocatorD1Ev>:
 public:
  // TODO(b/157615197): Cleanup constructors/destructor and use factory
  // functions.
  SingleArenaBufferAllocator(uint8_t* buffer_head, uint8_t* buffer_tail);
  SingleArenaBufferAllocator(uint8_t* buffer, size_t buffer_size);
  virtual ~SingleArenaBufferAllocator();
 800b52c:	3804      	subs	r0, #4
 800b52e:	4770      	bx	lr

0800b530 <_ZThn4_NK6tflite26SingleArenaBufferAllocator22GetPersistentUsedBytesEv>:

  // Returns the size of the head section in bytes.
  size_t GetNonPersistentUsedBytes() const override;

  // Returns the size of all allocations in the tail section in bytes.
  size_t GetPersistentUsedBytes() const override;
 800b530:	6882      	ldr	r2, [r0, #8]
 800b532:	6900      	ldr	r0, [r0, #16]
 800b534:	1a10      	subs	r0, r2, r0
 800b536:	4770      	bx	lr

0800b538 <_ZThn4_N6tflite26SingleArenaBufferAllocatorD0Ev>:
  virtual ~SingleArenaBufferAllocator();
 800b538:	b510      	push	{r4, lr}
 800b53a:	1f04      	subs	r4, r0, #4
 800b53c:	2124      	movs	r1, #36	@ 0x24
 800b53e:	4620      	mov	r0, r4
 800b540:	f007 ffe2 	bl	8013508 <_ZdlPvj>
 800b544:	4620      	mov	r0, r4
 800b546:	bd10      	pop	{r4, pc}

0800b548 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv>:
  if (!IsAllTempDeallocated()) {
 800b548:	6803      	ldr	r3, [r0, #0]
 800b54a:	4a0f      	ldr	r2, [pc, #60]	@ (800b588 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x40>)
 800b54c:	691b      	ldr	r3, [r3, #16]
 800b54e:	4293      	cmp	r3, r2
TfLiteStatus SingleArenaBufferAllocator::ResetTempAllocations() {
 800b550:	b510      	push	{r4, lr}
 800b552:	4604      	mov	r4, r0
 800b554:	d113      	bne.n	800b57e <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x36>
  if (temp_buffer_count_ != 0 || temp_buffer_ptr_check_sum_ != 0) {
 800b556:	e9d0 2107 	ldrd	r2, r1, [r0, #28]
 800b55a:	ea51 0302 	orrs.w	r3, r1, r2
 800b55e:	d103      	bne.n	800b568 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x20>
  temp_ = head_;
 800b560:	6923      	ldr	r3, [r4, #16]
  return kTfLiteOk;
 800b562:	2000      	movs	r0, #0
  temp_ = head_;
 800b564:	61a3      	str	r3, [r4, #24]
}
 800b566:	bd10      	pop	{r4, pc}
    MicroPrintf(
 800b568:	fab2 f282 	clz	r2, r2
 800b56c:	4807      	ldr	r0, [pc, #28]	@ (800b58c <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x44>)
 800b56e:	0952      	lsrs	r2, r2, #5
 800b570:	f002 ffa0 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    MicroPrintf(
 800b574:	4806      	ldr	r0, [pc, #24]	@ (800b590 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x48>)
 800b576:	f002 ff9d 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800b57a:	2001      	movs	r0, #1
}
 800b57c:	bd10      	pop	{r4, pc}
  if (!IsAllTempDeallocated()) {
 800b57e:	4798      	blx	r3
 800b580:	2800      	cmp	r0, #0
 800b582:	d1ed      	bne.n	800b560 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x18>
 800b584:	e7f6      	b.n	800b574 <_ZN6tflite26SingleArenaBufferAllocator20ResetTempAllocationsEv+0x2c>
 800b586:	bf00      	nop
 800b588:	0800b4bd 	.word	0x0800b4bd
 800b58c:	08015744 	.word	0x08015744
 800b590:	080157d4 	.word	0x080157d4

0800b594 <_ZThn4_N6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj>:
  virtual uint8_t* AllocatePersistentBuffer(size_t size,
 800b594:	b538      	push	{r3, r4, r5, lr}
 800b596:	4604      	mov	r4, r0
 800b598:	460d      	mov	r5, r1
 800b59a:	6900      	ldr	r0, [r0, #16]
 800b59c:	4611      	mov	r1, r2
 800b59e:	1b40      	subs	r0, r0, r5
 800b5a0:	f000 f968 	bl	800b874 <_ZN6tflite16AlignPointerDownEPhj>
 800b5a4:	68e3      	ldr	r3, [r4, #12]
 800b5a6:	4298      	cmp	r0, r3
 800b5a8:	d301      	bcc.n	800b5ae <_ZThn4_N6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x1a>
 800b5aa:	6120      	str	r0, [r4, #16]
 800b5ac:	bd38      	pop	{r3, r4, r5, pc}
 800b5ae:	1a1b      	subs	r3, r3, r0
 800b5b0:	4629      	mov	r1, r5
 800b5b2:	4803      	ldr	r0, [pc, #12]	@ (800b5c0 <_ZThn4_N6tflite26SingleArenaBufferAllocator24AllocatePersistentBufferEjj+0x2c>)
 800b5b4:	1aea      	subs	r2, r5, r3
 800b5b6:	f002 ff7d 	bl	800e4b4 <_Z11MicroPrintfPKcz>
 800b5ba:	2000      	movs	r0, #0
 800b5bc:	bd38      	pop	{r3, r4, r5, pc}
 800b5be:	bf00      	nop
 800b5c0:	08015788 	.word	0x08015788

0800b5c4 <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh>:
  return ResizeBuffer(resizable_buf, 0, 1);
 800b5c4:	6803      	ldr	r3, [r0, #0]
    uint8_t* resizable_buf) {
 800b5c6:	b570      	push	{r4, r5, r6, lr}
  return ResizeBuffer(resizable_buf, 0, 1);
 800b5c8:	69de      	ldr	r6, [r3, #28]
 800b5ca:	4b12      	ldr	r3, [pc, #72]	@ (800b614 <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x50>)
 800b5cc:	429e      	cmp	r6, r3
 800b5ce:	d112      	bne.n	800b5f6 <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x32>
 800b5d0:	4604      	mov	r4, r0
 800b5d2:	460d      	mov	r5, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b5d4:	6880      	ldr	r0, [r0, #8]
 800b5d6:	2101      	movs	r1, #1
 800b5d8:	f000 f944 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 800b5dc:	6922      	ldr	r2, [r4, #16]
 800b5de:	69a3      	ldr	r3, [r4, #24]
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	d103      	bne.n	800b5ec <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x28>
 800b5e4:	1a2d      	subs	r5, r5, r0
 800b5e6:	bf18      	it	ne
 800b5e8:	2501      	movne	r5, #1
 800b5ea:	b155      	cbz	r5, 800b602 <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x3e>
    MicroPrintf(
 800b5ec:	480a      	ldr	r0, [pc, #40]	@ (800b618 <_ZN6tflite26SingleArenaBufferAllocator25DeallocateResizableBufferEPh+0x54>)
 800b5ee:	f002 ff61 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800b5f2:	2001      	movs	r0, #1
}
 800b5f4:	bd70      	pop	{r4, r5, r6, pc}
  return ResizeBuffer(resizable_buf, 0, 1);
 800b5f6:	46b4      	mov	ip, r6
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	2200      	movs	r2, #0
}
 800b5fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return ResizeBuffer(resizable_buf, 0, 1);
 800b600:	4760      	bx	ip
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 800b602:	2101      	movs	r1, #1
 800b604:	68a0      	ldr	r0, [r4, #8]
 800b606:	f000 f92d 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
 800b60a:	4603      	mov	r3, r0
  return kTfLiteOk;
 800b60c:	4628      	mov	r0, r5
  head_ = aligned_result + size;
 800b60e:	6123      	str	r3, [r4, #16]
  temp_ = head_;
 800b610:	61a3      	str	r3, [r4, #24]
}
 800b612:	bd70      	pop	{r4, r5, r6, pc}
 800b614:	0800b425 	.word	0x0800b425
 800b618:	08015644 	.word	0x08015644

0800b61c <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj>:
    size_t size, size_t alignment) {
 800b61c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b620:	4604      	mov	r4, r0
 800b622:	460f      	mov	r7, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b624:	6880      	ldr	r0, [r0, #8]
 800b626:	4611      	mov	r1, r2
    size_t size, size_t alignment) {
 800b628:	4615      	mov	r5, r2
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b62a:	f000 f91b 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800b62e:	6823      	ldr	r3, [r4, #0]
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b630:	4606      	mov	r6, r0
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800b632:	f8d3 e01c 	ldr.w	lr, [r3, #28]
 800b636:	4b18      	ldr	r3, [pc, #96]	@ (800b698 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x7c>)
 800b638:	459e      	cmp	lr, r3
 800b63a:	d111      	bne.n	800b660 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x44>
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b63c:	4629      	mov	r1, r5
 800b63e:	68a0      	ldr	r0, [r4, #8]
 800b640:	f000 f910 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 800b644:	6922      	ldr	r2, [r4, #16]
 800b646:	69a3      	ldr	r3, [r4, #24]
 800b648:	429a      	cmp	r2, r3
 800b64a:	d103      	bne.n	800b654 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x38>
 800b64c:	1a36      	subs	r6, r6, r0
 800b64e:	bf18      	it	ne
 800b650:	2601      	movne	r6, #1
 800b652:	b16e      	cbz	r6, 800b670 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x54>
    MicroPrintf(
 800b654:	4811      	ldr	r0, [pc, #68]	@ (800b69c <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x80>)
 800b656:	f002 ff2d 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800b65a:	2001      	movs	r0, #1
}
 800b65c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800b660:	462b      	mov	r3, r5
 800b662:	463a      	mov	r2, r7
 800b664:	4601      	mov	r1, r0
 800b666:	46f4      	mov	ip, lr
 800b668:	4620      	mov	r0, r4
}
 800b66a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return ResizeBuffer(expect_resizable_buf, size, alignment);
 800b66e:	4760      	bx	ip
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 800b670:	4629      	mov	r1, r5
 800b672:	68a0      	ldr	r0, [r4, #8]
 800b674:	f000 f8f6 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800b678:	6962      	ldr	r2, [r4, #20]
 800b67a:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 800b67c:	4297      	cmp	r7, r2
 800b67e:	d805      	bhi.n	800b68c <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x70>
  head_ = aligned_result + size;
 800b680:	4407      	add	r7, r0
  return kTfLiteOk;
 800b682:	4630      	mov	r0, r6
  head_ = aligned_result + size;
 800b684:	6127      	str	r7, [r4, #16]
  temp_ = head_;
 800b686:	61a7      	str	r7, [r4, #24]
}
 800b688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MicroPrintf(
 800b68c:	1abb      	subs	r3, r7, r2
 800b68e:	4639      	mov	r1, r7
 800b690:	4803      	ldr	r0, [pc, #12]	@ (800b6a0 <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x84>)
 800b692:	f002 ff0f 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800b696:	e7e0      	b.n	800b65a <_ZN6tflite26SingleArenaBufferAllocator33ReserveNonPersistentOverlayMemoryEjj+0x3e>
 800b698:	0800b425 	.word	0x0800b425
 800b69c:	08015644 	.word	0x08015644
 800b6a0:	080156b4 	.word	0x080156b4

0800b6a4 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj>:
                                                             size_t alignment) {
 800b6a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	460f      	mov	r7, r1
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b6ac:	6880      	ldr	r0, [r0, #8]
 800b6ae:	4611      	mov	r1, r2
                                                             size_t alignment) {
 800b6b0:	4615      	mov	r5, r2
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b6b2:	f000 f8d7 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  if (ResizeBuffer(expect_resizable_buf, size, alignment) == kTfLiteOk) {
 800b6b6:	6823      	ldr	r3, [r4, #0]
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b6b8:	4606      	mov	r6, r0
  if (ResizeBuffer(expect_resizable_buf, size, alignment) == kTfLiteOk) {
 800b6ba:	f8d3 801c 	ldr.w	r8, [r3, #28]
 800b6be:	4b19      	ldr	r3, [pc, #100]	@ (800b724 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x80>)
 800b6c0:	4598      	cmp	r8, r3
 800b6c2:	d110      	bne.n	800b6e6 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x42>
  uint8_t* expect_resizable_buf = AlignPointerUp(buffer_head_, alignment);
 800b6c4:	4629      	mov	r1, r5
 800b6c6:	68a0      	ldr	r0, [r4, #8]
 800b6c8:	f000 f8cc 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  if (head_ != temp_ || resizable_buf != expect_resizable_buf) {
 800b6cc:	6922      	ldr	r2, [r4, #16]
 800b6ce:	69a3      	ldr	r3, [r4, #24]
 800b6d0:	429a      	cmp	r2, r3
 800b6d2:	d101      	bne.n	800b6d8 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x34>
 800b6d4:	4286      	cmp	r6, r0
 800b6d6:	d010      	beq.n	800b6fa <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x56>
    MicroPrintf(
 800b6d8:	4813      	ldr	r0, [pc, #76]	@ (800b728 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x84>)
 800b6da:	f002 feeb 	bl	800e4b4 <_Z11MicroPrintfPKcz>
  return nullptr;
 800b6de:	2600      	movs	r6, #0
}
 800b6e0:	4630      	mov	r0, r6
 800b6e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (ResizeBuffer(expect_resizable_buf, size, alignment) == kTfLiteOk) {
 800b6e6:	462b      	mov	r3, r5
 800b6e8:	463a      	mov	r2, r7
 800b6ea:	4620      	mov	r0, r4
 800b6ec:	4631      	mov	r1, r6
 800b6ee:	47c0      	blx	r8
 800b6f0:	2800      	cmp	r0, #0
 800b6f2:	d1f4      	bne.n	800b6de <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x3a>
}
 800b6f4:	4630      	mov	r0, r6
 800b6f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 800b6fa:	4629      	mov	r1, r5
 800b6fc:	68a0      	ldr	r0, [r4, #8]
 800b6fe:	f000 f8b1 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 800b702:	6962      	ldr	r2, [r4, #20]
 800b704:	1a12      	subs	r2, r2, r0
  if (available_memory < size) {
 800b706:	4297      	cmp	r7, r2
 800b708:	d805      	bhi.n	800b716 <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x72>
  head_ = aligned_result + size;
 800b70a:	4438      	add	r0, r7
 800b70c:	6120      	str	r0, [r4, #16]
  temp_ = head_;
 800b70e:	61a0      	str	r0, [r4, #24]
}
 800b710:	4630      	mov	r0, r6
 800b712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MicroPrintf(
 800b716:	1abb      	subs	r3, r7, r2
 800b718:	4639      	mov	r1, r7
 800b71a:	4804      	ldr	r0, [pc, #16]	@ (800b72c <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x88>)
 800b71c:	f002 feca 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800b720:	e7dd      	b.n	800b6de <_ZN6tflite26SingleArenaBufferAllocator23AllocateResizableBufferEjj+0x3a>
 800b722:	bf00      	nop
 800b724:	0800b425 	.word	0x0800b425
 800b728:	08015644 	.word	0x08015644
 800b72c:	080156b4 	.word	0x080156b4

0800b730 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhj>:
SingleArenaBufferAllocator::SingleArenaBufferAllocator(uint8_t* buffer,
 800b730:	b410      	push	{r4}
      temp_(buffer_head_) {}
 800b732:	4c08      	ldr	r4, [pc, #32]	@ (800b754 <_ZN6tflite26SingleArenaBufferAllocatorC1EPhj+0x24>)
    : SingleArenaBufferAllocator(buffer, buffer + buffer_size) {}
 800b734:	440a      	add	r2, r1
      temp_(buffer_head_) {}
 800b736:	6004      	str	r4, [r0, #0]
 800b738:	3444      	adds	r4, #68	@ 0x44
 800b73a:	6044      	str	r4, [r0, #4]
 800b73c:	2400      	movs	r4, #0
      buffer_tail_(buffer_tail),
 800b73e:	e9c0 1202 	strd	r1, r2, [r0, #8]
      temp_(buffer_head_) {}
 800b742:	e9c0 1406 	strd	r1, r4, [r0, #24]
 800b746:	6204      	str	r4, [r0, #32]
    : SingleArenaBufferAllocator(buffer, buffer + buffer_size) {}
 800b748:	f85d 4b04 	ldr.w	r4, [sp], #4
      tail_(buffer_tail),
 800b74c:	e9c0 1204 	strd	r1, r2, [r0, #16]
    : SingleArenaBufferAllocator(buffer, buffer + buffer_size) {}
 800b750:	4770      	bx	lr
 800b752:	bf00      	nop
 800b754:	0801eb34 	.word	0x0801eb34

0800b758 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj>:
    uint8_t* buffer_head, size_t buffer_size) {
 800b758:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(buffer_head != nullptr);
 800b75a:	b1b0      	cbz	r0, 800b78a <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x32>
    : SingleArenaBufferAllocator(buffer, buffer + buffer_size) {}
 800b75c:	1845      	adds	r5, r0, r1
 800b75e:	4604      	mov	r4, r0
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 800b760:	2104      	movs	r1, #4
 800b762:	f1a5 0024 	sub.w	r0, r5, #36	@ 0x24
 800b766:	f000 f885 	bl	800b874 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
 800b76a:	4284      	cmp	r4, r0
 800b76c:	d80f      	bhi.n	800b78e <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x36>
class SingleArenaBufferAllocator : public INonPersistentBufferAllocator,
 800b76e:	4a0d      	ldr	r2, [pc, #52]	@ (800b7a4 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x4c>)
 800b770:	60c5      	str	r5, [r0, #12]
 800b772:	f102 0144 	add.w	r1, r2, #68	@ 0x44
 800b776:	6002      	str	r2, [r0, #0]
 800b778:	2200      	movs	r2, #0
 800b77a:	6084      	str	r4, [r0, #8]
 800b77c:	6104      	str	r4, [r0, #16]
 800b77e:	6041      	str	r1, [r0, #4]
 800b780:	e9c0 0405 	strd	r0, r4, [r0, #20]
 800b784:	e9c0 2207 	strd	r2, r2, [r0, #28]
}
 800b788:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(buffer_head != nullptr);
 800b78a:	f007 ffd6 	bl	801373a <abort>
    const size_t missing_memory = head_ - aligned_result;
 800b78e:	1a23      	subs	r3, r4, r0
    MicroPrintf(
 800b790:	2124      	movs	r1, #36	@ 0x24
 800b792:	4805      	ldr	r0, [pc, #20]	@ (800b7a8 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x50>)
 800b794:	1aca      	subs	r2, r1, r3
 800b796:	f002 fe8d 	bl	800e4b4 <_Z11MicroPrintfPKcz>
 800b79a:	2300      	movs	r3, #0
 800b79c:	4a01      	ldr	r2, [pc, #4]	@ (800b7a4 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj+0x4c>)
 800b79e:	601a      	str	r2, [r3, #0]
 800b7a0:	deff      	udf	#255	@ 0xff
 800b7a2:	bf00      	nop
 800b7a4:	0801eb34 	.word	0x0801eb34
 800b7a8:	08015788 	.word	0x08015788

0800b7ac <_ZNK6tflite26SingleArenaBufferAllocator4headEv>:

size_t SingleArenaBufferAllocator::GetBufferSize() const {
  return buffer_tail_ - buffer_head_;
}

uint8_t* SingleArenaBufferAllocator::head() const { return head_; }
 800b7ac:	6900      	ldr	r0, [r0, #16]
 800b7ae:	4770      	bx	lr

0800b7b0 <_ZNK6tflite26SingleArenaBufferAllocator4tailEv>:

uint8_t* SingleArenaBufferAllocator::tail() const { return tail_; }
 800b7b0:	6940      	ldr	r0, [r0, #20]
 800b7b2:	4770      	bx	lr

0800b7b4 <DebugLog>:

void RegisterDebugLogCallback(void (*cb)(const char* s)) {
  debug_log_callback = cb;
}

void DebugLog(const char* format, va_list args) {
 800b7b4:	b500      	push	{lr}
 800b7b6:	b0c1      	sub	sp, #260	@ 0x104
 800b7b8:	460b      	mov	r3, r1
 800b7ba:	4602      	mov	r2, r0
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];

  vsnprintf(log_buffer, kMaxLogLen, format, args);
 800b7bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b7c0:	4668      	mov	r0, sp
 800b7c2:	f008 fa2b 	bl	8013c1c <vsniprintf>
  if (debug_log_callback != nullptr) {
 800b7c6:	4b04      	ldr	r3, [pc, #16]	@ (800b7d8 <DebugLog+0x24>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	b10b      	cbz	r3, 800b7d0 <DebugLog+0x1c>
    debug_log_callback(s);
 800b7cc:	4668      	mov	r0, sp
 800b7ce:	4798      	blx	r3
  InvokeDebugLogCallback(log_buffer);
#endif
}
 800b7d0:	b041      	add	sp, #260	@ 0x104
 800b7d2:	f85d fb04 	ldr.w	pc, [sp], #4
 800b7d6:	bf00      	nop
 800b7d8:	24000084 	.word	0x24000084

0800b7dc <_ZN6tflite19GetCurrentTimeTicksEv>:

uint32_t ticks_per_second() { return 1000; }

extern "C" uint32_t HAL_GetTick(void);
uint32_t GetCurrentTimeTicks() {
	return HAL_GetTick();
 800b7dc:	f7f7 bfd2 	b.w	8003784 <HAL_GetTick>

0800b7e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>:
    return data_ - ReadScalar<soffset_t>(data_);
 800b7e0:	6803      	ldr	r3, [r0, #0]
 800b7e2:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b7e4:	881a      	ldrh	r2, [r3, #0]
 800b7e6:	2a0a      	cmp	r2, #10
 800b7e8:	d905      	bls.n	800b7f6 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x16>
 800b7ea:	895b      	ldrh	r3, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b7ec:	b11b      	cbz	r3, 800b7f6 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE+0x16>
    auto p = data_ + field_offset;
 800b7ee:	18c2      	adds	r2, r0, r3
 800b7f0:	58c3      	ldr	r3, [r0, r3]
 800b7f2:	58d0      	ldr	r0, [r2, r3]
}

// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const SubGraph* subgraph) {
  if (subgraph->operators() != nullptr) {
    return subgraph->operators()->size();
 800b7f4:	4770      	bx	lr
  } else {
    return 0;
 800b7f6:	2000      	movs	r0, #0
 800b7f8:	4770      	bx	lr
 800b7fa:	bf00      	nop

0800b7fc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>:
  }
}
// TODO(b/192589496): Ops must always be there. Remove this function when fixed
uint32_t NumSubgraphOperators(const Model* model, int subgraph_idx) {
 800b7fc:	b508      	push	{r3, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 800b7fe:	6803      	ldr	r3, [r0, #0]
 800b800:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b802:	881a      	ldrh	r2, [r3, #0]
 800b804:	2a08      	cmp	r2, #8
 800b806:	d920      	bls.n	800b84a <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4e>
 800b808:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b80a:	b1f2      	cbz	r2, 800b84a <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x4e>
    auto p = data_ + field_offset;
 800b80c:	1883      	adds	r3, r0, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b80e:	5882      	ldr	r2, [r0, r2]
    FLATBUFFERS_ASSERT(i < size());
 800b810:	5898      	ldr	r0, [r3, r2]
 800b812:	4413      	add	r3, r2
 800b814:	4281      	cmp	r1, r0
 800b816:	d212      	bcs.n	800b83e <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x42>
    const uint8_t *const offset_location = p + i * element_stride;
 800b818:	3101      	adds	r1, #1
 800b81a:	eb03 0281 	add.w	r2, r3, r1, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800b81e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b822:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800b824:	58d3      	ldr	r3, [r2, r3]
 800b826:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b828:	881a      	ldrh	r2, [r3, #0]
 800b82a:	2a0a      	cmp	r2, #10
 800b82c:	d905      	bls.n	800b83a <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x3e>
 800b82e:	8958      	ldrh	r0, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b830:	b110      	cbz	r0, 800b838 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x3c>
    auto p = data_ + field_offset;
 800b832:	180a      	adds	r2, r1, r0
  SizeT size() const { return EndianScalar(length_); }
 800b834:	580b      	ldr	r3, [r1, r0]
 800b836:	58d0      	ldr	r0, [r2, r3]
  const SubGraph* subgraph = model->subgraphs()->Get(subgraph_idx);
  return NumSubgraphOperators(subgraph);
}
 800b838:	bd08      	pop	{r3, pc}
    return 0;
 800b83a:	2000      	movs	r0, #0
}
 800b83c:	bd08      	pop	{r3, pc}
    FLATBUFFERS_ASSERT(i < size());
 800b83e:	4b04      	ldr	r3, [pc, #16]	@ (800b850 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x54>)
 800b840:	21b0      	movs	r1, #176	@ 0xb0
 800b842:	4a04      	ldr	r2, [pc, #16]	@ (800b854 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x58>)
 800b844:	4804      	ldr	r0, [pc, #16]	@ (800b858 <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi+0x5c>)
 800b846:	f007 ff7f 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800b84a:	2300      	movs	r3, #0
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	deff      	udf	#255	@ 0xff
 800b850:	080152d8 	.word	0x080152d8
 800b854:	080152e4 	.word	0x080152e4
 800b858:	080153b4 	.word	0x080153b4

0800b85c <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>:
  // layout as flatbuffers:Vector<int32_t>, so we can reinterpret_cast the
  // flatbuffer vector and avoid a copy and malloc.
  // TODO(b/188459715): audit this usage of const_cast.
  return const_cast<TfLiteIntArray*>(
      reinterpret_cast<const TfLiteIntArray*>(flatbuffer_array));
}
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop

0800b860 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIfmEE>:

TfLiteFloatArray* FlatBufferVectorToTfLiteTypeArray(
 800b860:	4770      	bx	lr
 800b862:	bf00      	nop

0800b864 <_ZN6tflite14AlignPointerUpEPhj>:
namespace tflite {

uint8_t* AlignPointerUp(uint8_t* data, size_t alignment) {
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
  uint8_t* aligned_result = reinterpret_cast<uint8_t*>(
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
 800b864:	1e4b      	subs	r3, r1, #1
 800b866:	4418      	add	r0, r3
 800b868:	fbb0 f0f1 	udiv	r0, r0, r1
  return aligned_result;
}
 800b86c:	fb01 f000 	mul.w	r0, r1, r0
 800b870:	4770      	bx	lr
 800b872:	bf00      	nop

0800b874 <_ZN6tflite16AlignPointerDownEPhj>:

uint8_t* AlignPointerDown(uint8_t* data, size_t alignment) {
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
  uint8_t* aligned_result =
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
 800b874:	fbb0 f0f1 	udiv	r0, r0, r1
  return aligned_result;
}
 800b878:	fb01 f000 	mul.w	r0, r1, r0
 800b87c:	4770      	bx	lr
 800b87e:	bf00      	nop

0800b880 <_ZN6tflite11AlignSizeUpEjj>:

size_t AlignSizeUp(size_t size, size_t alignment) {
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
 800b880:	1e43      	subs	r3, r0, #1
 800b882:	440b      	add	r3, r1
 800b884:	fbb3 f3f1 	udiv	r3, r3, r1
  return aligned_size;
}
 800b888:	fb01 f003 	mul.w	r0, r1, r3
 800b88c:	4770      	bx	lr
 800b88e:	bf00      	nop

0800b890 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:

TfLiteStatus TfLiteTypeSizeOf(TfLiteType type, size_t* size) {
  switch (type) {
 800b890:	2813      	cmp	r0, #19
 800b892:	d82a      	bhi.n	800b8ea <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x5a>
 800b894:	2809      	cmp	r0, #9
 800b896:	d909      	bls.n	800b8ac <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x1c>
 800b898:	380a      	subs	r0, #10
 800b89a:	2809      	cmp	r0, #9
 800b89c:	d825      	bhi.n	800b8ea <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x5a>
 800b89e:	e8df f000 	tbb	[pc, r0]
 800b8a2:	1b12      	.short	0x1b12
 800b8a4:	24171b21 	.word	0x24171b21
 800b8a8:	121e1217 	.word	0x121e1217
 800b8ac:	2802      	cmp	r0, #2
 800b8ae:	d90e      	bls.n	800b8ce <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x3e>
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	fa03 f200 	lsl.w	r2, r3, r0
 800b8b6:	f412 7f12 	tst.w	r2, #584	@ 0x248
 800b8ba:	d110      	bne.n	800b8de <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x4e>
 800b8bc:	f412 7f88 	tst.w	r2, #272	@ 0x110
 800b8c0:	d10a      	bne.n	800b8d8 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x48>
 800b8c2:	2807      	cmp	r0, #7
 800b8c4:	d111      	bne.n	800b8ea <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x5a>
    case kTfLiteFloat16:
      *size = sizeof(int16_t);
 800b8c6:	2302      	movs	r3, #2
 800b8c8:	600b      	str	r3, [r1, #0]
      *size = sizeof(int8_t);
      break;
    default:
      return kTfLiteError;
  }
  return kTfLiteOk;
 800b8ca:	2000      	movs	r0, #0
 800b8cc:	4770      	bx	lr
  switch (type) {
 800b8ce:	b160      	cbz	r0, 800b8ea <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x5a>
      *size = sizeof(float);
 800b8d0:	2304      	movs	r3, #4
  return kTfLiteOk;
 800b8d2:	2000      	movs	r0, #0
      *size = sizeof(float);
 800b8d4:	600b      	str	r3, [r1, #0]
      break;
 800b8d6:	4770      	bx	lr
      *size = sizeof(double);
 800b8d8:	2308      	movs	r3, #8
 800b8da:	600b      	str	r3, [r1, #0]
      break;
 800b8dc:	e7f5      	b.n	800b8ca <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x3a>
      *size = sizeof(uint8_t);
 800b8de:	2301      	movs	r3, #1
 800b8e0:	600b      	str	r3, [r1, #0]
      break;
 800b8e2:	e7f2      	b.n	800b8ca <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x3a>
      *size = sizeof(double) * 2;
 800b8e4:	2310      	movs	r3, #16
 800b8e6:	600b      	str	r3, [r1, #0]
      break;
 800b8e8:	e7ef      	b.n	800b8ca <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x3a>
  switch (type) {
 800b8ea:	2001      	movs	r0, #1
 800b8ec:	4770      	bx	lr
 800b8ee:	bf00      	nop

0800b8f0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_>:
}

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size) {
 800b8f0:	b570      	push	{r4, r5, r6, lr}
 800b8f2:	460e      	mov	r6, r1
    return data_ - ReadScalar<soffset_t>(data_);
 800b8f4:	6801      	ldr	r1, [r0, #0]
 800b8f6:	b082      	sub	sp, #8
 800b8f8:	4615      	mov	r5, r2
 800b8fa:	1a41      	subs	r1, r0, r1
 800b8fc:	f8b1 e000 	ldrh.w	lr, [r1]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b900:	f1be 0f04 	cmp.w	lr, #4
 800b904:	d926      	bls.n	800b954 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x64>
 800b906:	888a      	ldrh	r2, [r1, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b908:	b382      	cbz	r2, 800b96c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x7c>
    auto p = data_ + field_offset;
 800b90a:	1883      	adds	r3, r0, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800b90c:	5884      	ldr	r4, [r0, r2]
 800b90e:	591a      	ldr	r2, [r3, r4]
 800b910:	4423      	add	r3, r4
  int element_count = 1;
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    for (size_t n = 0; n < flatbuffer_tensor.shape()->size(); ++n) {
 800b912:	b35a      	cbz	r2, 800b96c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x7c>
 800b914:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  int element_count = 1;
 800b918:	2401      	movs	r4, #1
      element_count *= flatbuffer_tensor.shape()->Get(n);
 800b91a:	f853 2f04 	ldr.w	r2, [r3, #4]!
    for (size_t n = 0; n < flatbuffer_tensor.shape()->size(); ++n) {
 800b91e:	459c      	cmp	ip, r3
      element_count *= flatbuffer_tensor.shape()->Get(n);
 800b920:	fb02 f404 	mul.w	r4, r2, r4
    for (size_t n = 0; n < flatbuffer_tensor.shape()->size(); ++n) {
 800b924:	d1f9      	bne.n	800b91a <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x2a>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800b926:	f1be 0f06 	cmp.w	lr, #6
 800b92a:	d921      	bls.n	800b970 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x80>
 800b92c:	88cb      	ldrh	r3, [r1, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800b92e:	b1db      	cbz	r3, 800b968 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x78>
 800b930:	56c0      	ldrsb	r0, [r0, r3]
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(
 800b932:	f10d 0107 	add.w	r1, sp, #7
 800b936:	f004 fbc9 	bl	80100cc <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800b93a:	b998      	cbnz	r0, 800b964 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x74>
      ConvertTensorType(flatbuffer_tensor.type(), &tf_lite_type));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
 800b93c:	4629      	mov	r1, r5
 800b93e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800b942:	f7ff ffa5 	bl	800b890 <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 800b946:	b968      	cbnz	r0, 800b964 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x74>
  *bytes = element_count * (*type_size);
 800b948:	682b      	ldr	r3, [r5, #0]
 800b94a:	fb04 f303 	mul.w	r3, r4, r3
 800b94e:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
}
 800b950:	b002      	add	sp, #8
 800b952:	bd70      	pop	{r4, r5, r6, pc}
  int element_count = 1;
 800b954:	2401      	movs	r4, #1
 800b956:	2000      	movs	r0, #0
  TF_LITE_ENSURE_STATUS(
 800b958:	f10d 0107 	add.w	r1, sp, #7
 800b95c:	f004 fbb6 	bl	80100cc <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800b960:	2800      	cmp	r0, #0
 800b962:	d0eb      	beq.n	800b93c <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x4c>
}
 800b964:	b002      	add	sp, #8
 800b966:	bd70      	pop	{r4, r5, r6, pc}
 800b968:	4618      	mov	r0, r3
 800b96a:	e7f5      	b.n	800b958 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x68>
  int element_count = 1;
 800b96c:	2401      	movs	r4, #1
 800b96e:	e7da      	b.n	800b926 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x36>
 800b970:	2000      	movs	r0, #0
 800b972:	e7f1      	b.n	800b958 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_+0x68>

0800b974 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
 800b974:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(out_bytes != nullptr);
 800b976:	2900      	cmp	r1, #0
 800b978:	d03e      	beq.n	800b9f8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x84>

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
 800b97a:	6842      	ldr	r2, [r0, #4]
 800b97c:	b382      	cbz	r2, 800b9e0 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x6c>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800b97e:	6815      	ldr	r5, [r2, #0]
 800b980:	2d00      	cmp	r5, #0
 800b982:	dd2d      	ble.n	800b9e0 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x6c>
 800b984:	2300      	movs	r3, #0
  int element_count = 1;
 800b986:	f04f 0c01 	mov.w	ip, #1
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800b98a:	3301      	adds	r3, #1
      element_count *= eval_tensor->dims->data[n];
 800b98c:	f852 4f04 	ldr.w	r4, [r2, #4]!
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800b990:	42ab      	cmp	r3, r5
      element_count *= eval_tensor->dims->data[n];
 800b992:	fb04 fc0c 	mul.w	ip, r4, ip
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 800b996:	d1f8      	bne.n	800b98a <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x16>
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
 800b998:	7a03      	ldrb	r3, [r0, #8]
  switch (type) {
 800b99a:	2b13      	cmp	r3, #19
 800b99c:	d82a      	bhi.n	800b9f4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x80>
 800b99e:	2b09      	cmp	r3, #9
 800b9a0:	d909      	bls.n	800b9b6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x42>
 800b9a2:	3b0a      	subs	r3, #10
 800b9a4:	2b09      	cmp	r3, #9
 800b9a6:	d825      	bhi.n	800b9f4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x80>
 800b9a8:	e8df f003 	tbb	[pc, r3]
 800b9ac:	18221812 	.word	0x18221812
 800b9b0:	121e241e 	.word	0x121e241e
 800b9b4:	1220      	.short	0x1220
 800b9b6:	2b02      	cmp	r3, #2
 800b9b8:	d915      	bls.n	800b9e6 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x72>
 800b9ba:	2001      	movs	r0, #1
 800b9bc:	fa00 f203 	lsl.w	r2, r0, r3
 800b9c0:	f412 7f12 	tst.w	r2, #584	@ 0x248
 800b9c4:	d105      	bne.n	800b9d2 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
 800b9c6:	f412 7f88 	tst.w	r2, #272	@ 0x110
 800b9ca:	d107      	bne.n	800b9dc <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x68>
 800b9cc:	2b07      	cmp	r3, #7
 800b9ce:	d104      	bne.n	800b9da <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x66>
      *size = sizeof(int16_t);
 800b9d0:	2002      	movs	r0, #2
  *out_bytes = element_count * type_size;
 800b9d2:	fb00 f30c 	mul.w	r3, r0, ip
  return kTfLiteOk;
 800b9d6:	2000      	movs	r0, #0
  *out_bytes = element_count * type_size;
 800b9d8:	600b      	str	r3, [r1, #0]
}
 800b9da:	bd38      	pop	{r3, r4, r5, pc}
      *size = sizeof(double);
 800b9dc:	2008      	movs	r0, #8
 800b9de:	e7f8      	b.n	800b9d2 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
  int element_count = 1;
 800b9e0:	f04f 0c01 	mov.w	ip, #1
 800b9e4:	e7d8      	b.n	800b998 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x24>
  switch (type) {
 800b9e6:	b12b      	cbz	r3, 800b9f4 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x80>
 800b9e8:	2004      	movs	r0, #4
 800b9ea:	e7f2      	b.n	800b9d2 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
      *size = sizeof(uint8_t);
 800b9ec:	2001      	movs	r0, #1
 800b9ee:	e7f0      	b.n	800b9d2 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
      *size = sizeof(double) * 2;
 800b9f0:	2010      	movs	r0, #16
 800b9f2:	e7ee      	b.n	800b9d2 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x5e>
  switch (type) {
 800b9f4:	2001      	movs	r0, #1
}
 800b9f6:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(out_bytes != nullptr);
 800b9f8:	f007 fe9f 	bl	801373a <abort>

0800b9fc <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi>:
  return kTfLiteOk;
}

TfLiteStatus AllocationInfoBuilder::CreateAllocationInfo(
    int scratch_buffer_request_count) {
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 800b9fc:	6802      	ldr	r2, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800b9fe:	6813      	ldr	r3, [r2, #0]
 800ba00:	1ad3      	subs	r3, r2, r3
    int scratch_buffer_request_count) {
 800ba02:	b570      	push	{r4, r5, r6, lr}
 800ba04:	460d      	mov	r5, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ba06:	8819      	ldrh	r1, [r3, #0]
 800ba08:	2908      	cmp	r1, #8
 800ba0a:	d950      	bls.n	800baae <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
 800ba0c:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d04d      	beq.n	800baae <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
    auto p = data_ + field_offset;
 800ba12:	18d1      	adds	r1, r2, r3
 800ba14:	58d3      	ldr	r3, [r2, r3]
 800ba16:	4604      	mov	r4, r0
  info_.subgraph_offsets =
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 800ba18:	6840      	ldr	r0, [r0, #4]
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 800ba1a:	58ce      	ldr	r6, [r1, r3]
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 800ba1c:	2204      	movs	r2, #4
 800ba1e:	6803      	ldr	r3, [r0, #0]
  size_t subgraph_offsets_length = model_->subgraphs()->size() * sizeof(size_t);
 800ba20:	00b6      	lsls	r6, r6, #2
      reinterpret_cast<size_t*>(non_persistent_allocator_->AllocateTemp(
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	4631      	mov	r1, r6
 800ba26:	4798      	blx	r3
  info_.subgraph_offsets =
 800ba28:	6120      	str	r0, [r4, #16]
          subgraph_offsets_length, alignof(size_t)));
  if (info_.subgraph_offsets == nullptr) {
 800ba2a:	2800      	cmp	r0, #0
 800ba2c:	d042      	beq.n	800bab4 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb8>
        "Failed to allocate memory for memory planning, %d bytes required",
        subgraph_offsets_length);
    return kTfLiteError;
  }
  size_t tensor_count = 0;
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800ba2e:	6822      	ldr	r2, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800ba30:	6813      	ldr	r3, [r2, #0]
 800ba32:	1ad3      	subs	r3, r2, r3
 800ba34:	8819      	ldrh	r1, [r3, #0]
 800ba36:	2908      	cmp	r1, #8
 800ba38:	d939      	bls.n	800baae <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
 800ba3a:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d036      	beq.n	800baae <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
    auto p = data_ + field_offset;
 800ba40:	4413      	add	r3, r2
 800ba42:	1f01      	subs	r1, r0, #4
 800ba44:	2200      	movs	r2, #0
 800ba46:	6818      	ldr	r0, [r3, #0]
 800ba48:	4616      	mov	r6, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ba4a:	4418      	add	r0, r3
 800ba4c:	e01a      	b.n	800ba84 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x88>
       subgraph_idx++) {
    // Add all tensors in each subgraph to the AllocationInfo array. Even weight
    // tensors are added but marked with needs_allocating = false. Including all
    // tensors in the graph here simplifies logic.
    info_.subgraph_offsets[subgraph_idx] = tensor_count;
 800ba4e:	3201      	adds	r2, #1
 800ba50:	f841 6f04 	str.w	r6, [r1, #4]!
    const uint8_t *const offset_location = p + i * element_stride;
 800ba54:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800ba58:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800ba5c:	eb0c 0e03 	add.w	lr, ip, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800ba60:	f85c 3003 	ldr.w	r3, [ip, r3]
 800ba64:	ebae 0303 	sub.w	r3, lr, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ba68:	f8b3 c000 	ldrh.w	ip, [r3]
 800ba6c:	f1bc 0f04 	cmp.w	ip, #4
 800ba70:	d91d      	bls.n	800baae <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
 800ba72:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ba74:	b1db      	cbz	r3, 800baae <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xb2>
    auto p = data_ + field_offset;
 800ba76:	eb0e 0c03 	add.w	ip, lr, r3
 800ba7a:	f85e 3003 	ldr.w	r3, [lr, r3]
    tensor_count += model_->subgraphs()->Get(subgraph_idx)->tensors()->size();
 800ba7e:	f85c 3003 	ldr.w	r3, [ip, r3]
 800ba82:	441e      	add	r6, r3
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800ba84:	6803      	ldr	r3, [r0, #0]
 800ba86:	4293      	cmp	r3, r2
 800ba88:	d8e1      	bhi.n	800ba4e <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0x52>
  info_.tensor_count = tensor_count;

  // Scratch buffer allocations follow tensor allocations, so the scratch offset
  // is equal to the number of tensor allocations.
  info_.scratch_offset = tensor_count;
  info_.allocation_info_count = tensor_count + scratch_buffer_request_count;
 800ba8a:	19ab      	adds	r3, r5, r6
  size_t bytes = sizeof(AllocationInfo) * info_.allocation_info_count;

  // Allocate an array of AllocationInfo structs from the temp section. This
  // struct will be used by AllocationInfoBuilder to find buffer usage.
  info_.allocation_info = reinterpret_cast<AllocationInfo*>(
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800ba8c:	6860      	ldr	r0, [r4, #4]
  info_.scratch_buffer_count = scratch_buffer_request_count;
 800ba8e:	61e5      	str	r5, [r4, #28]
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800ba90:	2204      	movs	r2, #4
  size_t bytes = sizeof(AllocationInfo) * info_.allocation_info_count;
 800ba92:	eb03 0543 	add.w	r5, r3, r3, lsl #1
  info_.allocation_info_count = tensor_count + scratch_buffer_request_count;
 800ba96:	60e3      	str	r3, [r4, #12]
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800ba98:	6803      	ldr	r3, [r0, #0]
  size_t bytes = sizeof(AllocationInfo) * info_.allocation_info_count;
 800ba9a:	00ed      	lsls	r5, r5, #3
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800ba9c:	689b      	ldr	r3, [r3, #8]
 800ba9e:	4629      	mov	r1, r5
  info_.scratch_offset = tensor_count;
 800baa0:	e9c4 6605 	strd	r6, r6, [r4, #20]
      non_persistent_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800baa4:	4798      	blx	r3
  info_.allocation_info = reinterpret_cast<AllocationInfo*>(
 800baa6:	60a0      	str	r0, [r4, #8]
  if (info_.allocation_info == nullptr) {
 800baa8:	b150      	cbz	r0, 800bac0 <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xc4>
    MicroPrintf(
        "Failed to allocate memory for memory planning, %d bytes required",
        bytes);
    return kTfLiteError;
  }
  return kTfLiteOk;
 800baaa:	2000      	movs	r0, #0
}
 800baac:	bd70      	pop	{r4, r5, r6, pc}
 800baae:	2300      	movs	r3, #0
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	deff      	udf	#255	@ 0xff
    MicroPrintf(
 800bab4:	4631      	mov	r1, r6
 800bab6:	4805      	ldr	r0, [pc, #20]	@ (800bacc <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xd0>)
 800bab8:	f002 fcfc 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800babc:	2001      	movs	r0, #1
}
 800babe:	bd70      	pop	{r4, r5, r6, pc}
    MicroPrintf(
 800bac0:	4629      	mov	r1, r5
 800bac2:	4802      	ldr	r0, [pc, #8]	@ (800bacc <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xd0>)
 800bac4:	f002 fcf6 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800bac8:	e7f8      	b.n	800babc <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi+0xc0>
 800baca:	bf00      	nop
 800bacc:	0801581c 	.word	0x0801581c

0800bad0 <_ZN6tflite21AllocationInfoBuilder18FreeAllocationInfoEv>:

TfLiteStatus AllocationInfoBuilder::FreeAllocationInfo() {
 800bad0:	b510      	push	{r4, lr}
 800bad2:	4604      	mov	r4, r0
  non_persistent_allocator_->DeallocateTemp(
 800bad4:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800bad8:	6803      	ldr	r3, [r0, #0]
 800bada:	68db      	ldr	r3, [r3, #12]
 800badc:	4798      	blx	r3
      reinterpret_cast<uint8_t*>(info_.allocation_info));
  non_persistent_allocator_->DeallocateTemp(
 800bade:	6860      	ldr	r0, [r4, #4]
 800bae0:	6921      	ldr	r1, [r4, #16]
 800bae2:	6803      	ldr	r3, [r0, #0]
 800bae4:	68db      	ldr	r3, [r3, #12]
 800bae6:	4798      	blx	r3
      reinterpret_cast<uint8_t*>(info_.subgraph_offsets));
  return kTfLiteOk;
}
 800bae8:	2000      	movs	r0, #0
 800baea:	bd10      	pop	{r4, pc}

0800baec <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>:

TfLiteStatus AllocationInfoBuilder::ValidateSubgraph(
    const SubGraph* subgraph, TfLiteEvalTensor* eval_tensors) {
 800baec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 800baf0:	4608      	mov	r0, r1
    const SubGraph* subgraph, TfLiteEvalTensor* eval_tensors) {
 800baf2:	b082      	sub	sp, #8
 800baf4:	460f      	mov	r7, r1
 800baf6:	4615      	mov	r5, r2
  uint32_t operators_size = NumSubgraphOperators(subgraph);
 800baf8:	f7ff fe72 	bl	800b7e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>

  for (uint32_t i = 0; i < operators_size; i++) {
 800bafc:	2800      	cmp	r0, #0
 800bafe:	d042      	beq.n	800bb86 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9a>
 800bb00:	4680      	mov	r8, r0
 800bb02:	2400      	movs	r4, #0
    const auto op = subgraph->operators()->Get(i);
    for (size_t n = 0;
         op->intermediates() != nullptr && n < op->intermediates()->size();
         n++) {
      const int tensor_index = op->intermediates()->Get(n);
      size_t tensor_size = -1;
 800bb04:	f04f 36ff 	mov.w	r6, #4294967295
    return data_ - ReadScalar<soffset_t>(data_);
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	1afb      	subs	r3, r7, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb0c:	881a      	ldrh	r2, [r3, #0]
 800bb0e:	2a0a      	cmp	r2, #10
 800bb10:	d94a      	bls.n	800bba8 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xbc>
 800bb12:	895a      	ldrh	r2, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bb14:	2a00      	cmp	r2, #0
 800bb16:	d047      	beq.n	800bba8 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xbc>
    auto p = data_ + field_offset;
 800bb18:	18bb      	adds	r3, r7, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bb1a:	58ba      	ldr	r2, [r7, r2]
    FLATBUFFERS_ASSERT(i < size());
 800bb1c:	5899      	ldr	r1, [r3, r2]
 800bb1e:	4413      	add	r3, r2
 800bb20:	42a1      	cmp	r1, r4
 800bb22:	d93b      	bls.n	800bb9c <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xb0>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800bb24:	3401      	adds	r4, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800bb26:	eb03 0284 	add.w	r2, r3, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800bb2a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800bb2e:	eb02 0903 	add.w	r9, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800bb32:	58d3      	ldr	r3, [r2, r3]
 800bb34:	eba9 0303 	sub.w	r3, r9, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb38:	881a      	ldrh	r2, [r3, #0]
 800bb3a:	2a14      	cmp	r2, #20
 800bb3c:	d921      	bls.n	800bb82 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x96>
    for (size_t n = 0;
 800bb3e:	f04f 0a00 	mov.w	sl, #0
 800bb42:	8a9a      	ldrh	r2, [r3, #20]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bb44:	b1ea      	cbz	r2, 800bb82 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x96>
    auto p = data_ + field_offset;
 800bb46:	eb09 0302 	add.w	r3, r9, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bb4a:	f859 2002 	ldr.w	r2, [r9, r2]
         op->intermediates() != nullptr && n < op->intermediates()->size();
 800bb4e:	5899      	ldr	r1, [r3, r2]
 800bb50:	4413      	add	r3, r2
 800bb52:	4551      	cmp	r1, sl
 800bb54:	d915      	bls.n	800bb82 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x96>
  static return_type Read(const uint8_t *p, const size_t i) {
 800bb56:	f10a 0a01 	add.w	sl, sl, #1
      TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800bb5a:	a901      	add	r1, sp, #4
      size_t tensor_size = -1;
 800bb5c:	9601      	str	r6, [sp, #4]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800bb5e:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
      TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800bb62:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800bb66:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800bb6a:	f7ff ff03 	bl	800b974 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800bb6e:	b958      	cbnz	r0, 800bb88 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x9c>
          &eval_tensors[tensor_index], &tensor_size));
      if (tensor_size != 0) {
 800bb70:	9901      	ldr	r1, [sp, #4]
 800bb72:	b961      	cbnz	r1, 800bb8e <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xa2>
    return data_ - ReadScalar<soffset_t>(data_);
 800bb74:	f8d9 3000 	ldr.w	r3, [r9]
 800bb78:	eba9 0303 	sub.w	r3, r9, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bb7c:	881a      	ldrh	r2, [r3, #0]
 800bb7e:	2a14      	cmp	r2, #20
 800bb80:	d8df      	bhi.n	800bb42 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x56>
  for (uint32_t i = 0; i < operators_size; i++) {
 800bb82:	45a0      	cmp	r8, r4
 800bb84:	d1c0      	bne.n	800bb08 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0x1c>
            tensor_size);
        return kTfLiteError;
      }
    }
  }
  return kTfLiteOk;
 800bb86:	2000      	movs	r0, #0
}
 800bb88:	b002      	add	sp, #8
 800bb8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        MicroPrintf(
 800bb8e:	4808      	ldr	r0, [pc, #32]	@ (800bbb0 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xc4>)
 800bb90:	f002 fc90 	bl	800e4b4 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800bb94:	2001      	movs	r0, #1
}
 800bb96:	b002      	add	sp, #8
 800bb98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb9c:	4b05      	ldr	r3, [pc, #20]	@ (800bbb4 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xc8>)
 800bb9e:	21b0      	movs	r1, #176	@ 0xb0
 800bba0:	4a05      	ldr	r2, [pc, #20]	@ (800bbb8 <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xcc>)
 800bba2:	4806      	ldr	r0, [pc, #24]	@ (800bbbc <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor+0xd0>)
 800bba4:	f007 fdd0 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800bba8:	2300      	movs	r3, #0
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	deff      	udf	#255	@ 0xff
 800bbae:	bf00      	nop
 800bbb0:	08015930 	.word	0x08015930
 800bbb4:	080152d8 	.word	0x080152d8
 800bbb8:	08015860 	.word	0x08015860
 800bbbc:	080153b4 	.word	0x080153b4

0800bbc0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE>:

TfLiteStatus AllocationInfoBuilder::InitializeAllocationInfo(
    const int32_t* offline_offsets, SubgraphAllocations* allocations) {
 800bbc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  AllocationInfo* allocation_info = info_.allocation_info;
 800bbc4:	6883      	ldr	r3, [r0, #8]
    const int32_t* offline_offsets, SubgraphAllocations* allocations) {
 800bbc6:	b087      	sub	sp, #28
 800bbc8:	9001      	str	r0, [sp, #4]
  AllocationInfo* allocation_info = info_.allocation_info;
 800bbca:	9302      	str	r3, [sp, #8]
  // Initialize allocation info for every tensor in every subgraph.
  int offline_index = 0;
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800bbcc:	2900      	cmp	r1, #0
 800bbce:	f000 80b4 	beq.w	800bd3a <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x17a>
 800bbd2:	f04f 0b00 	mov.w	fp, #0
       subgraph_idx++) {
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800bbd6:	1f13      	subs	r3, r2, #4
      current->output_ptr = &(eval_tensors[i].data.data);

      TF_LITE_ENSURE_STATUS(
          TfLiteEvalTensorByteLength(&eval_tensors[i], &current->bytes));

      current->first_created = kUninitializedLifetime;
 800bbd8:	f04f 39ff 	mov.w	r9, #4294967295
  int offline_index = 0;
 800bbdc:	9105      	str	r1, [sp, #20]
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800bbde:	9304      	str	r3, [sp, #16]
  int offline_index = 0;
 800bbe0:	f8cd b00c 	str.w	fp, [sp, #12]
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800bbe4:	9b01      	ldr	r3, [sp, #4]
 800bbe6:	681a      	ldr	r2, [r3, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800bbe8:	6813      	ldr	r3, [r2, #0]
 800bbea:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bbec:	8819      	ldrh	r1, [r3, #0]
 800bbee:	2908      	cmp	r1, #8
 800bbf0:	f240 809a 	bls.w	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800bbf4:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bbf6:	2900      	cmp	r1, #0
 800bbf8:	f000 8096 	beq.w	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800bbfc:	1853      	adds	r3, r2, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bbfe:	5852      	ldr	r2, [r2, r1]
 800bc00:	5899      	ldr	r1, [r3, r2]
 800bc02:	441a      	add	r2, r3
 800bc04:	458b      	cmp	fp, r1
 800bc06:	f080 80ad 	bcs.w	800bd64 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1a4>
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800bc0a:	9801      	ldr	r0, [sp, #4]
 800bc0c:	f10b 0b01 	add.w	fp, fp, #1
 800bc10:	6903      	ldr	r3, [r0, #16]
    const uint8_t *const offset_location = p + i * element_stride;
 800bc12:	eb02 088b 	add.w	r8, r2, fp, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800bc16:	f852 702b 	ldr.w	r7, [r2, fp, lsl #2]
 800bc1a:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 800bc1e:	eb08 0607 	add.w	r6, r8, r7
 800bc22:	f853 4c04 	ldr.w	r4, [r3, #-4]
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800bc26:	9b04      	ldr	r3, [sp, #16]
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800bc28:	4631      	mov	r1, r6
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800bc2a:	f853 503b 	ldr.w	r5, [r3, fp, lsl #3]
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800bc2e:	462a      	mov	r2, r5
 800bc30:	f7ff ff5c 	bl	800baec <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>
 800bc34:	2800      	cmp	r0, #0
 800bc36:	f040 80b1 	bne.w	800bd9c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1dc>
 800bc3a:	9a02      	ldr	r2, [sp, #8]
 800bc3c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800bc40:	f858 3007 	ldr.w	r3, [r8, r7]
 800bc44:	f06f 4840 	mvn.w	r8, #3221225472	@ 0xc0000000
 800bc48:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 800bc4c:	9a03      	ldr	r2, [sp, #12]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800bc4e:	4682      	mov	sl, r0
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800bc50:	2704      	movs	r7, #4
 800bc52:	4490      	add	r8, r2
 800bc54:	9a05      	ldr	r2, [sp, #20]
 800bc56:	3408      	adds	r4, #8
 800bc58:	eb02 0888 	add.w	r8, r2, r8, lsl #2
 800bc5c:	e02d      	b.n	800bcba <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xfa>
      current->needs_allocating =
          (eval_tensors[i].data.data == nullptr) &&
          (!subgraph->tensors()->Get(i)->is_variable()) &&
          (current->bytes != 0);
      if (offline_offsets) {
        current->offline_offset = offline_offsets[offline_index++];
 800bc5e:	f858 1f04 	ldr.w	r1, [r8, #4]!
      current->needs_allocating =
 800bc62:	7320      	strb	r0, [r4, #12]
        current->offline_offset = offline_offsets[offline_index++];
 800bc64:	60a1      	str	r1, [r4, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800bc66:	6833      	ldr	r3, [r6, #0]
 800bc68:	1af2      	subs	r2, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bc6a:	8810      	ldrh	r0, [r2, #0]
 800bc6c:	2804      	cmp	r0, #4
 800bc6e:	d95b      	bls.n	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800bc70:	8890      	ldrh	r0, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bc72:	2800      	cmp	r0, #0
 800bc74:	d058      	beq.n	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800bc76:	1832      	adds	r2, r6, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bc78:	5830      	ldr	r0, [r6, r0]
    FLATBUFFERS_ASSERT(i < size());
 800bc7a:	f852 c000 	ldr.w	ip, [r2, r0]
 800bc7e:	4402      	add	r2, r0
 800bc80:	45e2      	cmp	sl, ip
 800bc82:	f080 8103 	bcs.w	800be8c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2cc>
    const uint8_t *const offset_location = p + i * element_stride;
 800bc86:	eb02 0c07 	add.w	ip, r2, r7
        offset_location + ReadScalar<offset_type>(offset_location));
 800bc8a:	59d2      	ldr	r2, [r2, r7]
 800bc8c:	f10a 0a01 	add.w	sl, sl, #1
 800bc90:	eb0c 0002 	add.w	r0, ip, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800bc94:	f85c 2002 	ldr.w	r2, [ip, r2]
 800bc98:	1a82      	subs	r2, r0, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bc9a:	f8b2 c000 	ldrh.w	ip, [r2]
 800bc9e:	f1bc 0f0e 	cmp.w	ip, #14
 800bca2:	d907      	bls.n	800bcb4 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xf4>
 800bca4:	89d2      	ldrh	r2, [r2, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bca6:	b12a      	cbz	r2, 800bcb4 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xf4>

        // Mark offline planned variable tensors so they can get an offline
        // offset and be handled offline.
        if (subgraph->tensors()->Get(i)->is_variable() &&
 800bca8:	5c82      	ldrb	r2, [r0, r2]
 800bcaa:	b11a      	cbz	r2, 800bcb4 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xf4>
 800bcac:	3101      	adds	r1, #1
 800bcae:	d001      	beq.n	800bcb4 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0xf4>
            current->offline_offset != kOnlinePlannedBuffer) {
          current->needs_allocating = true;
 800bcb0:	2201      	movs	r2, #1
 800bcb2:	7322      	strb	r2, [r4, #12]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800bcb4:	3704      	adds	r7, #4
 800bcb6:	3418      	adds	r4, #24
 800bcb8:	350c      	adds	r5, #12
    return data_ - ReadScalar<soffset_t>(data_);
 800bcba:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bcbc:	881a      	ldrh	r2, [r3, #0]
 800bcbe:	2a04      	cmp	r2, #4
 800bcc0:	d932      	bls.n	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800bcc2:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d02f      	beq.n	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800bcc8:	18f2      	adds	r2, r6, r3
  SizeT size() const { return EndianScalar(length_); }
 800bcca:	58f3      	ldr	r3, [r6, r3]
 800bccc:	58d3      	ldr	r3, [r2, r3]
 800bcce:	459a      	cmp	sl, r3
 800bcd0:	f080 80d8 	bcs.w	800be84 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2c4>
      TF_LITE_ENSURE_STATUS(
 800bcd4:	f1a4 0108 	sub.w	r1, r4, #8
 800bcd8:	4628      	mov	r0, r5
      current->output_ptr = &(eval_tensors[i].data.data);
 800bcda:	f844 5c04 	str.w	r5, [r4, #-4]
      TF_LITE_ENSURE_STATUS(
 800bcde:	f7ff fe49 	bl	800b974 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800bce2:	2800      	cmp	r0, #0
 800bce4:	d15a      	bne.n	800bd9c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1dc>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800bce6:	682b      	ldr	r3, [r5, #0]
      current->first_created = kUninitializedLifetime;
 800bce8:	e9c4 9900 	strd	r9, r9, [r4]
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d1b6      	bne.n	800bc5e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x9e>
    return data_ - ReadScalar<soffset_t>(data_);
 800bcf0:	6833      	ldr	r3, [r6, #0]
 800bcf2:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bcf4:	881a      	ldrh	r2, [r3, #0]
 800bcf6:	2a04      	cmp	r2, #4
 800bcf8:	d916      	bls.n	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800bcfa:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bcfc:	b1a2      	cbz	r2, 800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800bcfe:	18b3      	adds	r3, r6, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bd00:	58b2      	ldr	r2, [r6, r2]
    FLATBUFFERS_ASSERT(i < size());
 800bd02:	5899      	ldr	r1, [r3, r2]
 800bd04:	4413      	add	r3, r2
 800bd06:	458a      	cmp	sl, r1
 800bd08:	f080 80c0 	bcs.w	800be8c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2cc>
    const uint8_t *const offset_location = p + i * element_stride;
 800bd0c:	19da      	adds	r2, r3, r7
        offset_location + ReadScalar<offset_type>(offset_location));
 800bd0e:	59db      	ldr	r3, [r3, r7]
 800bd10:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800bd12:	58d3      	ldr	r3, [r2, r3]
 800bd14:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bd16:	881a      	ldrh	r2, [r3, #0]
 800bd18:	2a0e      	cmp	r2, #14
 800bd1a:	d908      	bls.n	800bd2e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x16e>
 800bd1c:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800bd1e:	b133      	cbz	r3, 800bd2e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x16e>
          (eval_tensors[i].data.data == nullptr) &&
 800bd20:	5ccb      	ldrb	r3, [r1, r3]
 800bd22:	b123      	cbz	r3, 800bd2e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x16e>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800bd24:	2000      	movs	r0, #0
 800bd26:	e79a      	b.n	800bc5e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x9e>
  SizeT size() const { return EndianScalar(length_); }
 800bd28:	2300      	movs	r3, #0
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	deff      	udf	#255	@ 0xff
 800bd2e:	f854 0c08 	ldr.w	r0, [r4, #-8]
 800bd32:	3800      	subs	r0, #0
 800bd34:	bf18      	it	ne
 800bd36:	2001      	movne	r0, #1
 800bd38:	e791      	b.n	800bc5e <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x9e>
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800bd3a:	4688      	mov	r8, r1
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800bd3c:	f1a2 0904 	sub.w	r9, r2, #4
      current->first_created = kUninitializedLifetime;
 800bd40:	f04f 37ff 	mov.w	r7, #4294967295
 800bd44:	4606      	mov	r6, r0
  for (size_t subgraph_idx = 0; subgraph_idx < model_->subgraphs()->size();
 800bd46:	6832      	ldr	r2, [r6, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800bd48:	6813      	ldr	r3, [r2, #0]
 800bd4a:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bd4c:	8819      	ldrh	r1, [r3, #0]
 800bd4e:	2908      	cmp	r1, #8
 800bd50:	d9ea      	bls.n	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800bd52:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bd54:	2900      	cmp	r1, #0
 800bd56:	d0e7      	beq.n	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800bd58:	1853      	adds	r3, r2, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bd5a:	5852      	ldr	r2, [r2, r1]
 800bd5c:	5899      	ldr	r1, [r3, r2]
 800bd5e:	441a      	add	r2, r3
 800bd60:	4588      	cmp	r8, r1
 800bd62:	d31e      	bcc.n	800bda2 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1e2>
    }
  }
  // Initialize allocation info for every scratch buffer.
  AllocationInfo* scratch_allocation_info =
      &allocation_info[info_.scratch_offset];
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 800bd64:	9b01      	ldr	r3, [sp, #4]
 800bd66:	69dc      	ldr	r4, [r3, #28]
      &allocation_info[info_.scratch_offset];
 800bd68:	695b      	ldr	r3, [r3, #20]
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 800bd6a:	b1b4      	cbz	r4, 800bd9a <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1da>
 800bd6c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 800bd70:	441c      	add	r4, r3
 800bd72:	9b02      	ldr	r3, [sp, #8]
    AllocationInfo* current = &scratch_allocation_info[i];
    current->first_created = kUninitializedLifetime;
 800bd74:	f04f 32ff 	mov.w	r2, #4294967295
 800bd78:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800bd7c:	f103 0008 	add.w	r0, r3, #8
 800bd80:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bd84:	eb00 01c4 	add.w	r1, r0, r4, lsl #3
 800bd88:	3308      	adds	r3, #8
    current->last_used = kUninitializedLifetime;
    current->needs_allocating = true;
 800bd8a:	2001      	movs	r0, #1
 800bd8c:	7318      	strb	r0, [r3, #12]
    current->offline_offset = kOnlinePlannedBuffer;
 800bd8e:	609a      	str	r2, [r3, #8]
    current->first_created = kUninitializedLifetime;
 800bd90:	e9c3 2200 	strd	r2, r2, [r3]
  for (size_t i = 0; i < info_.scratch_buffer_count; i++) {
 800bd94:	3318      	adds	r3, #24
 800bd96:	428b      	cmp	r3, r1
 800bd98:	d1f8      	bne.n	800bd8c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1cc>
  }
  return kTfLiteOk;
 800bd9a:	2000      	movs	r0, #0
}
 800bd9c:	b007      	add	sp, #28
 800bd9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800bda2:	f108 0801 	add.w	r8, r8, #1
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800bda6:	6933      	ldr	r3, [r6, #16]
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800bda8:	4630      	mov	r0, r6
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800bdaa:	eb03 0388 	add.w	r3, r3, r8, lsl #2
    TfLiteEvalTensor* eval_tensors = allocations[subgraph_idx].tensors;
 800bdae:	f859 5038 	ldr.w	r5, [r9, r8, lsl #3]
    const uint8_t *const offset_location = p + i * element_stride;
 800bdb2:	eb02 0b88 	add.w	fp, r2, r8, lsl #2
        &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800bdb6:	f853 4c04 	ldr.w	r4, [r3, #-4]
        offset_location + ReadScalar<offset_type>(offset_location));
 800bdba:	f852 3028 	ldr.w	r3, [r2, r8, lsl #2]
    TF_LITE_ENSURE_STATUS(ValidateSubgraph(subgraph, eval_tensors));
 800bdbe:	462a      	mov	r2, r5
 800bdc0:	449b      	add	fp, r3
 800bdc2:	4659      	mov	r1, fp
 800bdc4:	f7ff fe92 	bl	800baec <_ZN6tflite21AllocationInfoBuilder16ValidateSubgraphEPKNS_8SubGraphEP16TfLiteEvalTensor>
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d1e7      	bne.n	800bd9c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1dc>
 800bdcc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800bdd0:	9b02      	ldr	r3, [sp, #8]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800bdd2:	4682      	mov	sl, r0
 800bdd4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800bdd8:	3408      	adds	r4, #8
 800bdda:	e006      	b.n	800bdea <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x22a>
 800bddc:	f10a 0301 	add.w	r3, sl, #1
      current->needs_allocating =
 800bde0:	7320      	strb	r0, [r4, #12]
        current->offline_offset = kOnlinePlannedBuffer;
 800bde2:	469a      	mov	sl, r3
 800bde4:	60a7      	str	r7, [r4, #8]
 800bde6:	350c      	adds	r5, #12
 800bde8:	3418      	adds	r4, #24
    return data_ - ReadScalar<soffset_t>(data_);
 800bdea:	f8db 2000 	ldr.w	r2, [fp]
 800bdee:	ebab 0202 	sub.w	r2, fp, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bdf2:	8811      	ldrh	r1, [r2, #0]
 800bdf4:	2904      	cmp	r1, #4
 800bdf6:	d997      	bls.n	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800bdf8:	8892      	ldrh	r2, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bdfa:	2a00      	cmp	r2, #0
 800bdfc:	d094      	beq.n	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800bdfe:	eb0b 0102 	add.w	r1, fp, r2
 800be02:	f85b 2002 	ldr.w	r2, [fp, r2]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800be06:	588a      	ldr	r2, [r1, r2]
 800be08:	4592      	cmp	sl, r2
 800be0a:	d29c      	bcs.n	800bd46 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x186>
      TF_LITE_ENSURE_STATUS(
 800be0c:	f1a4 0108 	sub.w	r1, r4, #8
 800be10:	4628      	mov	r0, r5
      current->output_ptr = &(eval_tensors[i].data.data);
 800be12:	f844 5c04 	str.w	r5, [r4, #-4]
      TF_LITE_ENSURE_STATUS(
 800be16:	f7ff fdad 	bl	800b974 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800be1a:	2800      	cmp	r0, #0
 800be1c:	d1be      	bne.n	800bd9c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x1dc>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800be1e:	682a      	ldr	r2, [r5, #0]
      current->first_created = kUninitializedLifetime;
 800be20:	e9c4 7700 	strd	r7, r7, [r4]
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800be24:	2a00      	cmp	r2, #0
 800be26:	d1d9      	bne.n	800bddc <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x21c>
    return data_ - ReadScalar<soffset_t>(data_);
 800be28:	f8db 2000 	ldr.w	r2, [fp]
 800be2c:	ebab 0202 	sub.w	r2, fp, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800be30:	8811      	ldrh	r1, [r2, #0]
 800be32:	2904      	cmp	r1, #4
 800be34:	f67f af78 	bls.w	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
 800be38:	8891      	ldrh	r1, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800be3a:	2900      	cmp	r1, #0
 800be3c:	f43f af74 	beq.w	800bd28 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x168>
    auto p = data_ + field_offset;
 800be40:	eb0b 0201 	add.w	r2, fp, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800be44:	f85b 1001 	ldr.w	r1, [fp, r1]
    FLATBUFFERS_ASSERT(i < size());
 800be48:	5850      	ldr	r0, [r2, r1]
 800be4a:	440a      	add	r2, r1
 800be4c:	4582      	cmp	sl, r0
 800be4e:	d21d      	bcs.n	800be8c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2cc>
    const uint8_t *const offset_location = p + i * element_stride;
 800be50:	f10a 0301 	add.w	r3, sl, #1
 800be54:	eb02 0183 	add.w	r1, r2, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800be58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800be5c:	1888      	adds	r0, r1, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800be5e:	588a      	ldr	r2, [r1, r2]
 800be60:	1a82      	subs	r2, r0, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800be62:	8811      	ldrh	r1, [r2, #0]
 800be64:	290e      	cmp	r1, #14
 800be66:	d805      	bhi.n	800be74 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2b4>
 800be68:	f854 0c08 	ldr.w	r0, [r4, #-8]
 800be6c:	3800      	subs	r0, #0
 800be6e:	bf18      	it	ne
 800be70:	2001      	movne	r0, #1
 800be72:	e7b5      	b.n	800bde0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x220>
 800be74:	89d2      	ldrh	r2, [r2, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800be76:	2a00      	cmp	r2, #0
 800be78:	d0f6      	beq.n	800be68 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2a8>
          (eval_tensors[i].data.data == nullptr) &&
 800be7a:	5c82      	ldrb	r2, [r0, r2]
 800be7c:	2a00      	cmp	r2, #0
 800be7e:	d0f3      	beq.n	800be68 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2a8>
          (!subgraph->tensors()->Get(i)->is_variable()) &&
 800be80:	2000      	movs	r0, #0
 800be82:	e7ad      	b.n	800bde0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x220>
 800be84:	9b03      	ldr	r3, [sp, #12]
 800be86:	4453      	add	r3, sl
 800be88:	9303      	str	r3, [sp, #12]
 800be8a:	e6ab      	b.n	800bbe4 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x24>
 800be8c:	4b02      	ldr	r3, [pc, #8]	@ (800be98 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2d8>)
 800be8e:	21b0      	movs	r1, #176	@ 0xb0
 800be90:	4a02      	ldr	r2, [pc, #8]	@ (800be9c <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2dc>)
 800be92:	4803      	ldr	r0, [pc, #12]	@ (800bea0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE+0x2e0>)
 800be94:	f007 fc58 	bl	8013748 <__assert_func>
 800be98:	080152d8 	.word	0x080152d8
 800be9c:	0801596c 	.word	0x0801596c
 800bea0:	080153b4 	.word	0x080153b4

0800bea4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>:

TfLiteStatus AllocationInfoBuilder::MarkAllocationLifetimes(
    int subgraph_idx, internal::ScratchBufferRequest* scratch_buffer_requests,
    ScratchBufferHandle* scratch_buffer_handles,
    SubgraphAllocations* allocations) {
 800bea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea8:	b089      	sub	sp, #36	@ 0x24
 800beaa:	4688      	mov	r8, r1
 800beac:	e9cd 2302 	strd	r2, r3, [sp, #8]
  const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 800beb0:	6802      	ldr	r2, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800beb2:	6813      	ldr	r3, [r2, #0]
 800beb4:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800beb6:	8819      	ldrh	r1, [r3, #0]
 800beb8:	2908      	cmp	r1, #8
 800beba:	f240 813e 	bls.w	800c13a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x296>
 800bebe:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	f000 813a 	beq.w	800c13a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x296>
    auto p = data_ + field_offset;
 800bec6:	18d1      	adds	r1, r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bec8:	58d3      	ldr	r3, [r2, r3]
 800beca:	58ca      	ldr	r2, [r1, r3]
 800becc:	4419      	add	r1, r3
 800bece:	4590      	cmp	r8, r2
 800bed0:	f080 8148 	bcs.w	800c164 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2c0>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800bed4:	f108 0301 	add.w	r3, r8, #1

  AllocationInfo* allocation_info = info_.allocation_info;
  // Each subgraph's tensor allocations are in a contiguous block starting at
  // subgraph_offsets_[subgraph index] with one entry per tensor.
  AllocationInfo* subgraph_allocation_info =
      &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800bed8:	6902      	ldr	r2, [r0, #16]
 800beda:	4605      	mov	r5, r0
 800bedc:	eb02 0283 	add.w	r2, r2, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800bee0:	f851 7023 	ldr.w	r7, [r1, r3, lsl #2]
    const uint8_t *const offset_location = p + i * element_stride;
 800bee4:	eb01 0683 	add.w	r6, r1, r3, lsl #2
  AllocationInfo* allocation_info = info_.allocation_info;
 800bee8:	6883      	ldr	r3, [r0, #8]
      &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800beea:	f852 4c04 	ldr.w	r4, [r2, #-4]
  AllocationInfo* allocation_info = info_.allocation_info;
 800beee:	9306      	str	r3, [sp, #24]
        offset_location + ReadScalar<offset_type>(offset_location));
 800bef0:	19f3      	adds	r3, r6, r7

  uint32_t operators_size = NumSubgraphOperators(subgraph);
 800bef2:	4699      	mov	r9, r3
 800bef4:	4618      	mov	r0, r3
 800bef6:	9304      	str	r3, [sp, #16]
 800bef8:	f7ff fc72 	bl	800b7e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
 800befc:	59f3      	ldr	r3, [r6, r7]
 800befe:	9005      	str	r0, [sp, #20]
    return data_ - ReadScalar<soffset_t>(data_);
 800bf00:	4648      	mov	r0, r9
 800bf02:	1ac3      	subs	r3, r0, r3
 800bf04:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bf06:	2a06      	cmp	r2, #6
 800bf08:	f240 8111 	bls.w	800c12e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x28a>
  AllocationInfo* subgraph_allocation_info =
 800bf0c:	9906      	ldr	r1, [sp, #24]
      &allocation_info[info_.subgraph_offsets[subgraph_idx]];
 800bf0e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  AllocationInfo* subgraph_allocation_info =
 800bf12:	eb01 06c4 	add.w	r6, r1, r4, lsl #3
 800bf16:	88d9      	ldrh	r1, [r3, #6]
 800bf18:	9607      	str	r6, [sp, #28]
 800bf1a:	b1f9      	cbz	r1, 800bf5c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xb8>
    auto p = data_ + field_offset;
 800bf1c:	4408      	add	r0, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bf1e:	f859 1001 	ldr.w	r1, [r9, r1]
  // Mark all inputs as created at the start of the subgraph invocation.
  for (size_t i = 0;
 800bf22:	2400      	movs	r4, #0
 800bf24:	46b6      	mov	lr, r6
  SizeT size() const { return EndianScalar(length_); }
 800bf26:	f850 c001 	ldr.w	ip, [r0, r1]
 800bf2a:	1847      	adds	r7, r0, r1
       subgraph->inputs() != nullptr && i < subgraph->inputs()->size(); ++i) {
 800bf2c:	45a4      	cmp	ip, r4
 800bf2e:	d915      	bls.n	800bf5c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xb8>
  static return_type Read(const uint8_t *p, const size_t i) {
 800bf30:	3401      	adds	r4, #1
    const int tensor_index = subgraph->inputs()->Get(i);
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
    UpdateFirstCreated(current, allocation_scope_count_);
 800bf32:	6a28      	ldr	r0, [r5, #32]
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800bf34:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800bf38:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800bf3c:	eb0e 01c1 	add.w	r1, lr, r1, lsl #3
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800bf40:	688e      	ldr	r6, [r1, #8]
 800bf42:	42b0      	cmp	r0, r6
 800bf44:	f2c0 8101 	blt.w	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  if (current->first_created == kUninitializedLifetime) {
 800bf48:	3601      	adds	r6, #1
 800bf4a:	f000 80f9 	beq.w	800c140 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x29c>
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800bf4e:	68ce      	ldr	r6, [r1, #12]
 800bf50:	42b0      	cmp	r0, r6
 800bf52:	f2c0 80fa 	blt.w	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
       subgraph->inputs() != nullptr && i < subgraph->inputs()->size(); ++i) {
 800bf56:	45a4      	cmp	ip, r4
  current->last_used = allocation_scope_count;
 800bf58:	60c8      	str	r0, [r1, #12]
       subgraph->inputs() != nullptr && i < subgraph->inputs()->size(); ++i) {
 800bf5a:	d8e9      	bhi.n	800bf30 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x8c>
    // This will ensure that the tensors that are inputs to the subgraphs
    // but not used in any ops also have a reasonable lifetime.
    UpdateLastUsed(current, allocation_scope_count_);
  }

  for (uint32_t i = 0; i < operators_size; i++) {
 800bf5c:	9905      	ldr	r1, [sp, #20]
 800bf5e:	2900      	cmp	r1, #0
 800bf60:	f000 80c1 	beq.w	800c0e6 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x242>
 800bf64:	2400      	movs	r4, #0
    // Each operator has a new allocation scope.
    allocation_scope_count_++;
 800bf66:	6a2f      	ldr	r7, [r5, #32]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bf68:	2a0a      	cmp	r2, #10
 800bf6a:	f107 0701 	add.w	r7, r7, #1
 800bf6e:	622f      	str	r7, [r5, #32]
 800bf70:	f240 80e3 	bls.w	800c13a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x296>
 800bf74:	895a      	ldrh	r2, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bf76:	2a00      	cmp	r2, #0
 800bf78:	f000 80df 	beq.w	800c13a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x296>
    auto p = data_ + field_offset;
 800bf7c:	9904      	ldr	r1, [sp, #16]
 800bf7e:	188b      	adds	r3, r1, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bf80:	588a      	ldr	r2, [r1, r2]
    FLATBUFFERS_ASSERT(i < size());
 800bf82:	5899      	ldr	r1, [r3, r2]
 800bf84:	4413      	add	r3, r2
 800bf86:	42a1      	cmp	r1, r4
 800bf88:	f240 80e6 	bls.w	800c158 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2b4>
    const uint8_t *const offset_location = p + i * element_stride;
 800bf8c:	f104 0901 	add.w	r9, r4, #1
 800bf90:	eb03 0a89 	add.w	sl, r3, r9, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800bf94:	f853 b029 	ldr.w	fp, [r3, r9, lsl #2]
 800bf98:	eb0a 060b 	add.w	r6, sl, fp
    return data_ - ReadScalar<soffset_t>(data_);
 800bf9c:	f85a 300b 	ldr.w	r3, [sl, fp]
 800bfa0:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bfa2:	881a      	ldrh	r2, [r3, #0]
 800bfa4:	2a08      	cmp	r2, #8
 800bfa6:	d91d      	bls.n	800bfe4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x140>
 800bfa8:	891b      	ldrh	r3, [r3, #8]
 800bfaa:	b1db      	cbz	r3, 800bfe4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x140>
    auto p = data_ + field_offset;
 800bfac:	18f1      	adds	r1, r6, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800bfae:	58f3      	ldr	r3, [r6, r3]
    const auto* op = subgraph->operators()->Get(i);
    // Figure out when the first creation and use of each tensor is.
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	46a6      	mov	lr, r4
 800bfb4:	18c8      	adds	r0, r1, r3
  SizeT size() const { return EndianScalar(length_); }
 800bfb6:	58c9      	ldr	r1, [r1, r3]
 800bfb8:	4291      	cmp	r1, r2
 800bfba:	d912      	bls.n	800bfe2 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x13e>
  static return_type Read(const uint8_t *p, const size_t i) {
 800bfbc:	3201      	adds	r2, #1
         ++n) {
      const int tensor_index = op->outputs()->Get(n);
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800bfbe:	9c07      	ldr	r4, [sp, #28]
 800bfc0:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800bfc4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bfc8:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800bfcc:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800bfd0:	4567      	cmp	r7, ip
 800bfd2:	f2c0 80ba 	blt.w	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  if (current->first_created == kUninitializedLifetime) {
 800bfd6:	f1bc 3fff 	cmp.w	ip, #4294967295
    current->first_created = allocation_scope_count;
 800bfda:	bf08      	it	eq
 800bfdc:	609f      	streq	r7, [r3, #8]
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800bfde:	4291      	cmp	r1, r2
 800bfe0:	d8ec      	bhi.n	800bfbc <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x118>
 800bfe2:	4674      	mov	r4, lr
    // lifetime within a control flow op properly overlaps with all subgraphs.
    int start_allocation_scope_count = allocation_scope_count_;

    // Control flow operators can invoke subgraphs. Plan these subgraphs
    // before continuing on to the rest of the graph.
    MarkSubgraphLifetimesIfNecessary(op, scratch_buffer_requests,
 800bfe4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bfe6:	4631      	mov	r1, r6
 800bfe8:	4628      	mov	r0, r5
 800bfea:	9300      	str	r3, [sp, #0]
 800bfec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bff0:	f000 f8c6 	bl	800c180 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
    return data_ - ReadScalar<soffset_t>(data_);
 800bff4:	f85a 300b 	ldr.w	r3, [sl, fp]
 800bff8:	1af3      	subs	r3, r6, r3
 800bffa:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800bffc:	2a06      	cmp	r2, #6
 800bffe:	d93d      	bls.n	800c07c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d8>
 800c000:	88d9      	ldrh	r1, [r3, #6]
 800c002:	b1f9      	cbz	r1, 800c044 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1a0>
    auto p = data_ + field_offset;
 800c004:	1870      	adds	r0, r6, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c006:	5871      	ldr	r1, [r6, r1]
                                     scratch_buffer_handles, allocations);

    // Figure out when the last use of each tensor is.
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 800c008:	f04f 0c00 	mov.w	ip, #0
 800c00c:	469b      	mov	fp, r3
 800c00e:	eb00 0a01 	add.w	sl, r0, r1
 800c012:	5841      	ldr	r1, [r0, r1]
 800c014:	4561      	cmp	r1, ip
 800c016:	d914      	bls.n	800c042 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x19e>
 800c018:	f10c 0c01 	add.w	ip, ip, #1
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800c01c:	f85a 002c 	ldr.w	r0, [sl, ip, lsl #2]
         ++n) {
      const int tensor_index = op->inputs()->Get(n);
      // Optional bias tensors can have an index of -1 when they are omitted.
      if (tensor_index >= 0) {
 800c020:	2800      	cmp	r0, #0
 800c022:	dbf7      	blt.n	800c014 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x170>
        AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800c024:	9b07      	ldr	r3, [sp, #28]
 800c026:	eb00 0040 	add.w	r0, r0, r0, lsl #1
        // No need to update creation since it is either marked by the subgraph
        // or producer op, or it is not part of the memory plan (weight, bias
        // tensor).
        UpdateLastUsed(current, allocation_scope_count_);
 800c02a:	f8d5 e020 	ldr.w	lr, [r5, #32]
        AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800c02e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800c032:	68c3      	ldr	r3, [r0, #12]
 800c034:	459e      	cmp	lr, r3
 800c036:	f2c0 8088 	blt.w	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 800c03a:	4561      	cmp	r1, ip
  current->last_used = allocation_scope_count;
 800c03c:	f8c0 e00c 	str.w	lr, [r0, #12]
    for (size_t n = 0; op->inputs() != nullptr && n < op->inputs()->size();
 800c040:	d8ea      	bhi.n	800c018 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x174>
 800c042:	465b      	mov	r3, fp
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c044:	2a08      	cmp	r2, #8
 800c046:	d919      	bls.n	800c07c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d8>
 800c048:	891b      	ldrh	r3, [r3, #8]
 800c04a:	b1bb      	cbz	r3, 800c07c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d8>
    auto p = data_ + field_offset;
 800c04c:	18f1      	adds	r1, r6, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c04e:	58f3      	ldr	r3, [r6, r3]
 800c050:	2200      	movs	r2, #0
 800c052:	f8dd e01c 	ldr.w	lr, [sp, #28]
 800c056:	58ce      	ldr	r6, [r1, r3]
 800c058:	eb01 0c03 	add.w	ip, r1, r3
      }
    }
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800c05c:	4296      	cmp	r6, r2
 800c05e:	d90d      	bls.n	800c07c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d8>
  static return_type Read(const uint8_t *p, const size_t i) {
 800c060:	3201      	adds	r2, #1
         ++n) {
      const int tensor_index = op->outputs()->Get(n);
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
      UpdateLastUsed(current, allocation_scope_count_);
 800c062:	6a29      	ldr	r1, [r5, #32]
      AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800c064:	f85c 3022 	ldr.w	r3, [ip, r2, lsl #2]
 800c068:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800c06c:	eb0e 03c3 	add.w	r3, lr, r3, lsl #3
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800c070:	68d8      	ldr	r0, [r3, #12]
 800c072:	4281      	cmp	r1, r0
 800c074:	db69      	blt.n	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800c076:	4296      	cmp	r6, r2
  current->last_used = allocation_scope_count;
 800c078:	60d9      	str	r1, [r3, #12]
    for (size_t n = 0; op->outputs() != nullptr && n < op->outputs()->size();
 800c07a:	d8f1      	bhi.n	800c060 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1bc>
    // operation is O(N * M) where N is the total number of visited nodes and M
    // is the total number of scratch buffers.
    // TODO(b/217794030): Optimize this memory planning code.
    AllocationInfo* scratch_allocation_info =
        &allocation_info[info_.scratch_offset];
    for (size_t scratch_idx = 0; scratch_idx < info_.scratch_buffer_count;
 800c07c:	f8d5 c01c 	ldr.w	ip, [r5, #28]
        &allocation_info[info_.scratch_offset];
 800c080:	696a      	ldr	r2, [r5, #20]
    for (size_t scratch_idx = 0; scratch_idx < info_.scratch_buffer_count;
 800c082:	f1bc 0f00 	cmp.w	ip, #0
 800c086:	d024      	beq.n	800c0d2 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x22e>
 800c088:	9b06      	ldr	r3, [sp, #24]
 800c08a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800c08e:	2100      	movs	r1, #0
 800c090:	46a6      	mov	lr, r4
 800c092:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800c096:	e9dd 3602 	ldrd	r3, r6, [sp, #8]
 800c09a:	e005      	b.n	800c0a8 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x204>
 800c09c:	3101      	adds	r1, #1
 800c09e:	330c      	adds	r3, #12
 800c0a0:	3218      	adds	r2, #24
 800c0a2:	3604      	adds	r6, #4
 800c0a4:	4561      	cmp	r1, ip
 800c0a6:	d014      	beq.n	800c0d2 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x22e>
         scratch_idx++) {
      internal::ScratchBufferRequest request =
 800c0a8:	e9d3 4000 	ldrd	r4, r0, [r3]
          scratch_buffer_requests[scratch_idx];
      AllocationInfo* current = &scratch_allocation_info[scratch_idx];
      if (request.node_idx == static_cast<int>(i) &&
 800c0ac:	4570      	cmp	r0, lr
 800c0ae:	d1f5      	bne.n	800c09c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f8>
 800c0b0:	6898      	ldr	r0, [r3, #8]
 800c0b2:	4540      	cmp	r0, r8
 800c0b4:	d1f2      	bne.n	800c09c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f8>
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800c0b6:	6890      	ldr	r0, [r2, #8]
 800c0b8:	4287      	cmp	r7, r0
          request.subgraph_idx == static_cast<int>(subgraph_idx)) {
        ScratchBufferHandle* current_handle =
            &(scratch_buffer_handles[scratch_idx]);
        current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
 800c0ba:	e9c2 4600 	strd	r4, r6, [r2]
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800c0be:	db44      	blt.n	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  if (current->first_created == kUninitializedLifetime) {
 800c0c0:	3001      	adds	r0, #1
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800c0c2:	68d0      	ldr	r0, [r2, #12]
    current->first_created = allocation_scope_count;
 800c0c4:	bf08      	it	eq
 800c0c6:	6097      	streq	r7, [r2, #8]
        current->bytes = request.bytes;
        UpdateFirstCreated(current, start_allocation_scope_count);
        UpdateLastUsed(current, allocation_scope_count_);
 800c0c8:	6a2c      	ldr	r4, [r5, #32]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800c0ca:	4284      	cmp	r4, r0
 800c0cc:	db3d      	blt.n	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  current->last_used = allocation_scope_count;
 800c0ce:	60d4      	str	r4, [r2, #12]
}
 800c0d0:	e7e4      	b.n	800c09c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f8>
 800c0d2:	9a04      	ldr	r2, [sp, #16]
  for (uint32_t i = 0; i < operators_size; i++) {
 800c0d4:	464c      	mov	r4, r9
 800c0d6:	9905      	ldr	r1, [sp, #20]
 800c0d8:	6813      	ldr	r3, [r2, #0]
 800c0da:	4549      	cmp	r1, r9
    return data_ - ReadScalar<soffset_t>(data_);
 800c0dc:	eba2 0303 	sub.w	r3, r2, r3
 800c0e0:	881a      	ldrh	r2, [r3, #0]
 800c0e2:	f47f af40 	bne.w	800bf66 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xc2>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c0e6:	2a08      	cmp	r2, #8
 800c0e8:	d91d      	bls.n	800c126 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x282>
 800c0ea:	891b      	ldrh	r3, [r3, #8]
 800c0ec:	b1db      	cbz	r3, 800c126 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x282>
    auto p = data_ + field_offset;
 800c0ee:	9904      	ldr	r1, [sp, #16]
 800c0f0:	9f07      	ldr	r7, [sp, #28]
 800c0f2:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c0f4:	58cb      	ldr	r3, [r1, r3]
 800c0f6:	58d4      	ldr	r4, [r2, r3]
 800c0f8:	18d6      	adds	r6, r2, r3
      }
    }
  }

  // Mark all outputs as persistent to the end of the subgraph invocation.
  for (size_t i = 0;
 800c0fa:	2200      	movs	r2, #0
       subgraph->outputs() != nullptr && i < subgraph->outputs()->size(); ++i) {
 800c0fc:	4294      	cmp	r4, r2
 800c0fe:	d912      	bls.n	800c126 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x282>
 800c100:	3201      	adds	r2, #1
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
    // Make sure to assign the First created value of the subgraph output
    // This will handle the case where the subgraph is empty. This helps
    // ensure all tensors have valid lifetimes before those are used by the
    // memory planner.
    UpdateFirstCreated(current, allocation_scope_count_);
 800c102:	6a29      	ldr	r1, [r5, #32]
    AllocationInfo* current = &subgraph_allocation_info[tensor_index];
 800c104:	f856 3022 	ldr.w	r3, [r6, r2, lsl #2]
 800c108:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800c10c:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800c110:	6898      	ldr	r0, [r3, #8]
 800c112:	4281      	cmp	r1, r0
 800c114:	db19      	blt.n	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
  if (current->first_created == kUninitializedLifetime) {
 800c116:	3001      	adds	r0, #1
 800c118:	d019      	beq.n	800c14e <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2aa>
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800c11a:	68d8      	ldr	r0, [r3, #12]
 800c11c:	4281      	cmp	r1, r0
 800c11e:	db14      	blt.n	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
       subgraph->outputs() != nullptr && i < subgraph->outputs()->size(); ++i) {
 800c120:	4294      	cmp	r4, r2
  current->last_used = allocation_scope_count;
 800c122:	60d9      	str	r1, [r3, #12]
       subgraph->outputs() != nullptr && i < subgraph->outputs()->size(); ++i) {
 800c124:	d8ec      	bhi.n	800c100 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x25c>
    UpdateLastUsed(current, allocation_scope_count_);
  }
  return kTfLiteOk;
}
 800c126:	2000      	movs	r0, #0
 800c128:	b009      	add	sp, #36	@ 0x24
 800c12a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (uint32_t i = 0; i < operators_size; i++) {
 800c12e:	9b05      	ldr	r3, [sp, #20]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d0f8      	beq.n	800c126 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x282>
    allocation_scope_count_++;
 800c134:	6a2b      	ldr	r3, [r5, #32]
 800c136:	3301      	adds	r3, #1
 800c138:	622b      	str	r3, [r5, #32]
 800c13a:	2300      	movs	r3, #0
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	deff      	udf	#255	@ 0xff
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800c140:	68ce      	ldr	r6, [r1, #12]
    current->first_created = allocation_scope_count;
 800c142:	6088      	str	r0, [r1, #8]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800c144:	42b0      	cmp	r0, r6
 800c146:	f6bf af06 	bge.w	800bf56 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xb2>
  TFLITE_DCHECK(current->first_created <= allocation_scope_count);
 800c14a:	f007 faf6 	bl	801373a <abort>
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800c14e:	68d8      	ldr	r0, [r3, #12]
    current->first_created = allocation_scope_count;
 800c150:	6099      	str	r1, [r3, #8]
  TFLITE_DCHECK(current->last_used <= allocation_scope_count);
 800c152:	4281      	cmp	r1, r0
 800c154:	dae4      	bge.n	800c120 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x27c>
 800c156:	e7f8      	b.n	800c14a <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2a6>
    FLATBUFFERS_ASSERT(i < size());
 800c158:	4b05      	ldr	r3, [pc, #20]	@ (800c170 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2cc>)
 800c15a:	21b0      	movs	r1, #176	@ 0xb0
 800c15c:	4a05      	ldr	r2, [pc, #20]	@ (800c174 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2d0>)
 800c15e:	4806      	ldr	r0, [pc, #24]	@ (800c178 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2d4>)
 800c160:	f007 faf2 	bl	8013748 <__assert_func>
 800c164:	4b02      	ldr	r3, [pc, #8]	@ (800c170 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2cc>)
 800c166:	21b0      	movs	r1, #176	@ 0xb0
 800c168:	4a04      	ldr	r2, [pc, #16]	@ (800c17c <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2d8>)
 800c16a:	4803      	ldr	r0, [pc, #12]	@ (800c178 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x2d4>)
 800c16c:	f007 faec 	bl	8013748 <__assert_func>
 800c170:	080152d8 	.word	0x080152d8
 800c174:	08015860 	.word	0x08015860
 800c178:	080153b4 	.word	0x080153b4
 800c17c:	080152e4 	.word	0x080152e4

0800c180 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>:
    SubgraphAllocations* allocations) {
 800c180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c184:	4616      	mov	r6, r2
      model_->operator_codes()->Get(op->opcode_index());
 800c186:	6802      	ldr	r2, [r0, #0]
    SubgraphAllocations* allocations) {
 800c188:	4698      	mov	r8, r3
 800c18a:	4605      	mov	r5, r0
    return data_ - ReadScalar<soffset_t>(data_);
 800c18c:	6813      	ldr	r3, [r2, #0]
 800c18e:	b082      	sub	sp, #8
 800c190:	1ad3      	subs	r3, r2, r3
 800c192:	9f08      	ldr	r7, [sp, #32]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c194:	8818      	ldrh	r0, [r3, #0]
 800c196:	2806      	cmp	r0, #6
 800c198:	d926      	bls.n	800c1e8 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x68>
 800c19a:	88d8      	ldrh	r0, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c19c:	b110      	cbz	r0, 800c1a4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x24>
    auto p = data_ + field_offset;
 800c19e:	1813      	adds	r3, r2, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c1a0:	5810      	ldr	r0, [r2, r0]
 800c1a2:	4418      	add	r0, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c1a4:	680a      	ldr	r2, [r1, #0]
 800c1a6:	1a8a      	subs	r2, r1, r2
 800c1a8:	f8b2 c000 	ldrh.w	ip, [r2]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c1ac:	f1bc 0f04 	cmp.w	ip, #4
 800c1b0:	d918      	bls.n	800c1e4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x64>
 800c1b2:	8894      	ldrh	r4, [r2, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c1b4:	b9d4      	cbnz	r4, 800c1ec <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x6c>
 800c1b6:	6803      	ldr	r3, [r0, #0]
 800c1b8:	429c      	cmp	r4, r3
 800c1ba:	f080 80de 	bcs.w	800c37a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1fa>
    const uint8_t *const offset_location = p + i * element_stride;
 800c1be:	3401      	adds	r4, #1
 800c1c0:	eb00 0e84 	add.w	lr, r0, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800c1c4:	f850 3024 	ldr.w	r3, [r0, r4, lsl #2]
 800c1c8:	eb0e 0003 	add.w	r0, lr, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c1cc:	f85e 3003 	ldr.w	r3, [lr, r3]
 800c1d0:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c1d2:	881c      	ldrh	r4, [r3, #0]
 800c1d4:	2c0a      	cmp	r4, #10
 800c1d6:	d901      	bls.n	800c1dc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
 800c1d8:	895b      	ldrh	r3, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c1da:	b94b      	cbnz	r3, 800c1f0 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x70>
          op->builtin_options_as_IfOptions()->then_subgraph_index();
 800c1dc:	2000      	movs	r0, #0
}
 800c1de:	b002      	add	sp, #8
 800c1e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1e4:	2400      	movs	r4, #0
 800c1e6:	e7e6      	b.n	800c1b6 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x36>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c1e8:	2000      	movs	r0, #0
 800c1ea:	e7db      	b.n	800c1a4 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x24>
 800c1ec:	590c      	ldr	r4, [r1, r4]
 800c1ee:	e7e2      	b.n	800c1b6 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x36>
 800c1f0:	58c3      	ldr	r3, [r0, r3]
  switch (opcode->builtin_code()) {
 800c1f2:	2b77      	cmp	r3, #119	@ 0x77
 800c1f4:	d02c      	beq.n	800c250 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0xd0>
 800c1f6:	2b81      	cmp	r3, #129	@ 0x81
 800c1f8:	d060      	beq.n	800c2bc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x13c>
 800c1fa:	2b76      	cmp	r3, #118	@ 0x76
 800c1fc:	d1ee      	bne.n	800c1dc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c1fe:	f1bc 0f0a 	cmp.w	ip, #10
 800c202:	f240 80c0 	bls.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800c206:	8953      	ldrh	r3, [r2, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c208:	2b00      	cmp	r3, #0
 800c20a:	f000 80bc 	beq.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
  }
  const tflite::HardSwishOptions *builtin_options_as_HardSwishOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_HardSwishOptions ? static_cast<const tflite::HardSwishOptions *>(builtin_options()) : nullptr;
  }
  const tflite::IfOptions *builtin_options_as_IfOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_IfOptions ? static_cast<const tflite::IfOptions *>(builtin_options()) : nullptr;
 800c20e:	5ccb      	ldrb	r3, [r1, r3]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c210:	2b5c      	cmp	r3, #92	@ 0x5c
 800c212:	f040 80b8 	bne.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800c216:	f1bc 0f0c 	cmp.w	ip, #12
 800c21a:	f240 80b4 	bls.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800c21e:	8993      	ldrh	r3, [r2, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c220:	2b00      	cmp	r3, #0
 800c222:	f000 80b0 	beq.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
    auto p = data_ + field_offset;
 800c226:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c228:	58cb      	ldr	r3, [r1, r3]
 800c22a:	18d0      	adds	r0, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c22c:	58d2      	ldr	r2, [r2, r3]
 800c22e:	1a82      	subs	r2, r0, r2
 800c230:	8814      	ldrh	r4, [r2, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c232:	2c04      	cmp	r4, #4
 800c234:	f200 8085 	bhi.w	800c342 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1c2>
    allocation_scope_count_++;
 800c238:	6a2b      	ldr	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800c23a:	4632      	mov	r2, r6
 800c23c:	9700      	str	r7, [sp, #0]
 800c23e:	2100      	movs	r1, #0
    allocation_scope_count_++;
 800c240:	3301      	adds	r3, #1
    TF_LITE_ENSURE_STATUS(
 800c242:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800c244:	622b      	str	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800c246:	4643      	mov	r3, r8
 800c248:	f7ff fe2c 	bl	800bea4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800c24c:	b340      	cbz	r0, 800c2a0 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x120>
 800c24e:	e7c6      	b.n	800c1de <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5e>
 800c250:	f1bc 0f0a 	cmp.w	ip, #10
 800c254:	f240 8097 	bls.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800c258:	8953      	ldrh	r3, [r2, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	f000 8093 	beq.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
  }
  const tflite::WhileOptions *builtin_options_as_WhileOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_WhileOptions ? static_cast<const tflite::WhileOptions *>(builtin_options()) : nullptr;
 800c260:	5ccb      	ldrb	r3, [r1, r3]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c262:	2b5d      	cmp	r3, #93	@ 0x5d
 800c264:	f040 808f 	bne.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800c268:	f1bc 0f0c 	cmp.w	ip, #12
 800c26c:	f240 808b 	bls.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800c270:	8993      	ldrh	r3, [r2, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c272:	2b00      	cmp	r3, #0
 800c274:	f000 8087 	beq.w	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
    auto p = data_ + field_offset;
 800c278:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c27a:	58cb      	ldr	r3, [r1, r3]
 800c27c:	18d0      	adds	r0, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c27e:	58d3      	ldr	r3, [r2, r3]
 800c280:	1ac3      	subs	r3, r0, r3
 800c282:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c284:	2a04      	cmp	r2, #4
 800c286:	d845      	bhi.n	800c314 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x194>
          op->builtin_options_as_IfOptions()->then_subgraph_index();
 800c288:	2100      	movs	r1, #0
    TF_LITE_ENSURE_STATUS(
 800c28a:	9700      	str	r7, [sp, #0]
 800c28c:	4632      	mov	r2, r6
    allocation_scope_count_++;
 800c28e:	6a2b      	ldr	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800c290:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800c292:	3301      	adds	r3, #1
 800c294:	622b      	str	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800c296:	4643      	mov	r3, r8
 800c298:	f7ff fe04 	bl	800bea4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800c29c:	2800      	cmp	r0, #0
 800c29e:	d19e      	bne.n	800c1de <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5e>
          op->builtin_options_as_IfOptions()->then_subgraph_index();
 800c2a0:	2400      	movs	r4, #0
    TF_LITE_ENSURE_STATUS(
 800c2a2:	9708      	str	r7, [sp, #32]
 800c2a4:	4621      	mov	r1, r4
    allocation_scope_count_++;
 800c2a6:	6a2c      	ldr	r4, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800c2a8:	4643      	mov	r3, r8
 800c2aa:	4632      	mov	r2, r6
 800c2ac:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800c2ae:	3401      	adds	r4, #1
 800c2b0:	622c      	str	r4, [r5, #32]
}
 800c2b2:	b002      	add	sp, #8
 800c2b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    TF_LITE_ENSURE_STATUS(
 800c2b8:	f7ff bdf4 	b.w	800bea4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800c2bc:	f1bc 0f0a 	cmp.w	ip, #10
 800c2c0:	d961      	bls.n	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800c2c2:	8953      	ldrh	r3, [r2, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d05e      	beq.n	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
  }
  const tflite::CumsumOptions *builtin_options_as_CumsumOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_CumsumOptions ? static_cast<const tflite::CumsumOptions *>(builtin_options()) : nullptr;
  }
  const tflite::CallOnceOptions *builtin_options_as_CallOnceOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_CallOnceOptions ? static_cast<const tflite::CallOnceOptions *>(builtin_options()) : nullptr;
 800c2c8:	5ccb      	ldrb	r3, [r1, r3]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c2ca:	2b67      	cmp	r3, #103	@ 0x67
 800c2cc:	d15b      	bne.n	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800c2ce:	f1bc 0f0c 	cmp.w	ip, #12
 800c2d2:	d958      	bls.n	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
 800c2d4:	8993      	ldrh	r3, [r2, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d055      	beq.n	800c386 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x206>
    auto p = data_ + field_offset;
 800c2da:	18c8      	adds	r0, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c2dc:	58cb      	ldr	r3, [r1, r3]
 800c2de:	18c2      	adds	r2, r0, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c2e0:	58c3      	ldr	r3, [r0, r3]
 800c2e2:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c2e4:	8819      	ldrh	r1, [r3, #0]
 800c2e6:	2904      	cmp	r1, #4
 800c2e8:	d80d      	bhi.n	800c306 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x186>
          op->builtin_options_as_CallOnceOptions()->init_subgraph_index();
 800c2ea:	2100      	movs	r1, #0
    TF_LITE_ENSURE_STATUS(
 800c2ec:	9700      	str	r7, [sp, #0]
 800c2ee:	4643      	mov	r3, r8
    allocation_scope_count_++;
 800c2f0:	6a2c      	ldr	r4, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800c2f2:	4632      	mov	r2, r6
 800c2f4:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800c2f6:	3401      	adds	r4, #1
 800c2f8:	622c      	str	r4, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800c2fa:	f7ff fdd3 	bl	800bea4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800c2fe:	2800      	cmp	r0, #0
 800c300:	f43f af6c 	beq.w	800c1dc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
 800c304:	e76b      	b.n	800c1de <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5e>
 800c306:	8899      	ldrh	r1, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c308:	2900      	cmp	r1, #0
 800c30a:	d0ef      	beq.n	800c2ec <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x16c>
 800c30c:	5851      	ldr	r1, [r2, r1]
  if (first_subgraph_index != -1) {
 800c30e:	1c48      	adds	r0, r1, #1
 800c310:	d1ec      	bne.n	800c2ec <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x16c>
 800c312:	e763      	b.n	800c1dc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
 800c314:	8899      	ldrh	r1, [r3, #4]
 800c316:	b9f1      	cbnz	r1, 800c356 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1d6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c318:	2a06      	cmp	r2, #6
 800c31a:	d9b6      	bls.n	800c28a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10a>
 800c31c:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d0b2      	beq.n	800c288 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x108>
 800c322:	58c4      	ldr	r4, [r0, r3]
    TF_LITE_ENSURE_STATUS(
 800c324:	9700      	str	r7, [sp, #0]
 800c326:	4632      	mov	r2, r6
    allocation_scope_count_++;
 800c328:	6a2b      	ldr	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800c32a:	4628      	mov	r0, r5
    allocation_scope_count_++;
 800c32c:	3301      	adds	r3, #1
 800c32e:	622b      	str	r3, [r5, #32]
    TF_LITE_ENSURE_STATUS(
 800c330:	4643      	mov	r3, r8
 800c332:	f7ff fdb7 	bl	800bea4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800c336:	2800      	cmp	r0, #0
 800c338:	f47f af51 	bne.w	800c1de <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5e>
  if (second_subgraph_index != -1) {
 800c33c:	1c63      	adds	r3, r4, #1
 800c33e:	d1b0      	bne.n	800c2a2 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x122>
 800c340:	e74c      	b.n	800c1dc <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x5c>
 800c342:	8893      	ldrh	r3, [r2, #4]
 800c344:	b983      	cbnz	r3, 800c368 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1e8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c346:	2c06      	cmp	r4, #6
 800c348:	d99e      	bls.n	800c288 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x108>
 800c34a:	88d1      	ldrh	r1, [r2, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c34c:	2900      	cmp	r1, #0
 800c34e:	d09c      	beq.n	800c28a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10a>
 800c350:	5844      	ldr	r4, [r0, r1]
          op->builtin_options_as_IfOptions()->then_subgraph_index();
 800c352:	4619      	mov	r1, r3
 800c354:	e7e6      	b.n	800c324 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c356:	2a06      	cmp	r2, #6
 800c358:	5841      	ldr	r1, [r0, r1]
 800c35a:	d90b      	bls.n	800c374 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f4>
 800c35c:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c35e:	b14b      	cbz	r3, 800c374 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f4>
  if (first_subgraph_index != -1) {
 800c360:	1c4a      	adds	r2, r1, #1
 800c362:	58c4      	ldr	r4, [r0, r3]
 800c364:	d0ea      	beq.n	800c33c <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1bc>
 800c366:	e7dd      	b.n	800c324 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1a4>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c368:	2c06      	cmp	r4, #6
 800c36a:	58c1      	ldr	r1, [r0, r3]
 800c36c:	d902      	bls.n	800c374 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1f4>
 800c36e:	88d3      	ldrh	r3, [r2, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c370:	2b00      	cmp	r3, #0
 800c372:	d1f5      	bne.n	800c360 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x1e0>
 800c374:	1c4c      	adds	r4, r1, #1
 800c376:	d093      	beq.n	800c2a0 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x120>
 800c378:	e787      	b.n	800c28a <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x10a>
 800c37a:	4b04      	ldr	r3, [pc, #16]	@ (800c38c <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x20c>)
 800c37c:	21b0      	movs	r1, #176	@ 0xb0
 800c37e:	4a04      	ldr	r2, [pc, #16]	@ (800c390 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x210>)
 800c380:	4804      	ldr	r0, [pc, #16]	@ (800c394 <_ZN6tflite21AllocationInfoBuilder32MarkSubgraphLifetimesIfNecessaryEPKNS_8OperatorEPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE+0x214>)
 800c382:	f007 f9e1 	bl	8013748 <__assert_func>
 800c386:	2300      	movs	r3, #0
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	deff      	udf	#255	@ 0xff
 800c38c:	080152d8 	.word	0x080152d8
 800c390:	08015a38 	.word	0x08015a38
 800c394:	080153b4 	.word	0x080153b4

0800c398 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl>:

// Get offline tensors allocation plan. See
// micro/docs/memory_management.md for more info.
TfLiteStatus AllocationInfoBuilder::GetOfflinePlannedOffsets(
    const int32_t** offline_planner_offsets) {
  if (model_->metadata()) {
 800c398:	6802      	ldr	r2, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800c39a:	6813      	ldr	r3, [r2, #0]
 800c39c:	eba2 0c03 	sub.w	ip, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c3a0:	f8bc 3000 	ldrh.w	r3, [ip]
 800c3a4:	2b10      	cmp	r3, #16
 800c3a6:	d801      	bhi.n	800c3ac <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x14>
          }
        }
      }
    }
  }
  return kTfLiteOk;
 800c3a8:	2000      	movs	r0, #0
}
 800c3aa:	4770      	bx	lr
 800c3ac:	f8bc 3010 	ldrh.w	r3, [ip, #16]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d0f9      	beq.n	800c3a8 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x10>
    const int32_t** offline_planner_offsets) {
 800c3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    auto p = data_ + field_offset;
 800c3b8:	18d5      	adds	r5, r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c3ba:	58d3      	ldr	r3, [r2, r3]
 800c3bc:	b085      	sub	sp, #20
  SizeT size() const { return EndianScalar(length_); }
 800c3be:	f855 b003 	ldr.w	fp, [r5, r3]
 800c3c2:	441d      	add	r5, r3
    for (size_t i = 0; i < model_->metadata()->size(); ++i) {
 800c3c4:	f1bb 0f00 	cmp.w	fp, #0
 800c3c8:	d050      	beq.n	800c46c <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd4>
 800c3ca:	4686      	mov	lr, r0
 800c3cc:	3504      	adds	r5, #4
 800c3ce:	2600      	movs	r6, #0
        if ((strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 800c3d0:	f8df a0dc 	ldr.w	sl, [pc, #220]	@ 800c4b0 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x118>
 800c3d4:	e9cd c200 	strd	ip, r2, [sp]
 800c3d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
    const uint8_t *const offset_location = p + i * element_stride;
 800c3dc:	462a      	mov	r2, r5
T ReadScalar(const void *p) {
 800c3de:	3601      	adds	r6, #1
 800c3e0:	3504      	adds	r5, #4
        offset_location + ReadScalar<offset_type>(offset_location));
 800c3e2:	6811      	ldr	r1, [r2, #0]
 800c3e4:	1857      	adds	r7, r2, r1
    return data_ - ReadScalar<soffset_t>(data_);
 800c3e6:	5854      	ldr	r4, [r2, r1]
 800c3e8:	1b3c      	subs	r4, r7, r4
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800c3ea:	f8b4 8000 	ldrh.w	r8, [r4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c3ee:	f1b8 0f04 	cmp.w	r8, #4
 800c3f2:	d939      	bls.n	800c468 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
 800c3f4:	88a2      	ldrh	r2, [r4, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c3f6:	2a00      	cmp	r2, #0
 800c3f8:	d036      	beq.n	800c468 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
    auto p = data_ + field_offset;
 800c3fa:	18b8      	adds	r0, r7, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c3fc:	58b9      	ldr	r1, [r7, r2]
 800c3fe:	f850 9001 	ldr.w	r9, [r0, r1]
 800c402:	4408      	add	r0, r1
      if (__b < __a)
 800c404:	f1b9 0f17 	cmp.w	r9, #23
 800c408:	d82e      	bhi.n	800c468 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
 800c40a:	3004      	adds	r0, #4
 800c40c:	464a      	mov	r2, r9
 800c40e:	4651      	mov	r1, sl
 800c410:	f007 fc34 	bl	8013c7c <strncmp>
                              strlen(kOfflineMemAllocMetadata))) == 0) &&
 800c414:	f1b9 0f17 	cmp.w	r9, #23
 800c418:	d126      	bne.n	800c468 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
 800c41a:	bb28      	cbnz	r0, 800c468 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd0>
 800c41c:	9b00      	ldr	r3, [sp, #0]
 800c41e:	899a      	ldrh	r2, [r3, #12]
 800c420:	b11a      	cbz	r2, 800c42a <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x92>
    auto p = data_ + field_offset;
 800c422:	9b01      	ldr	r3, [sp, #4]
 800c424:	1899      	adds	r1, r3, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c426:	589a      	ldr	r2, [r3, r2]
 800c428:	440a      	add	r2, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c42a:	f1b8 0f06 	cmp.w	r8, #6
 800c42e:	d821      	bhi.n	800c474 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xdc>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c430:	2100      	movs	r1, #0
    FLATBUFFERS_ASSERT(i < size());
 800c432:	6810      	ldr	r0, [r2, #0]
 800c434:	4281      	cmp	r1, r0
 800c436:	d229      	bcs.n	800c48c <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xf4>
    const uint8_t *const offset_location = p + i * element_stride;
 800c438:	3101      	adds	r1, #1
 800c43a:	eb02 0081 	add.w	r0, r2, r1, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800c43e:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800c442:	1842      	adds	r2, r0, r1
    return data_ - ReadScalar<soffset_t>(data_);
 800c444:	5841      	ldr	r1, [r0, r1]
 800c446:	1a51      	subs	r1, r2, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c448:	8808      	ldrh	r0, [r1, #0]
 800c44a:	2804      	cmp	r0, #4
 800c44c:	d924      	bls.n	800c498 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x100>
 800c44e:	8889      	ldrh	r1, [r1, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c450:	b311      	cbz	r1, 800c498 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x100>
 800c452:	5850      	ldr	r0, [r2, r1]
    auto p = data_ + field_offset;
 800c454:	440a      	add	r2, r1
          if (info_.tensor_count != nbr_tensors) {
 800c456:	9b02      	ldr	r3, [sp, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c458:	4402      	add	r2, r0
 800c45a:	699c      	ldr	r4, [r3, #24]
          const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 800c45c:	68d0      	ldr	r0, [r2, #12]
              reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
 800c45e:	3210      	adds	r2, #16
          *offline_planner_offsets =
 800c460:	9b03      	ldr	r3, [sp, #12]
          if (info_.tensor_count != nbr_tensors) {
 800c462:	4284      	cmp	r4, r0
          *offline_planner_offsets =
 800c464:	601a      	str	r2, [r3, #0]
          if (info_.tensor_count != nbr_tensors) {
 800c466:	d10a      	bne.n	800c47e <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xe6>
    for (size_t i = 0; i < model_->metadata()->size(); ++i) {
 800c468:	45b3      	cmp	fp, r6
 800c46a:	d1b7      	bne.n	800c3dc <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x44>
  return kTfLiteOk;
 800c46c:	2000      	movs	r0, #0
}
 800c46e:	b005      	add	sp, #20
 800c470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c474:	88e1      	ldrh	r1, [r4, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c476:	2900      	cmp	r1, #0
 800c478:	d0db      	beq.n	800c432 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x9a>
 800c47a:	5879      	ldr	r1, [r7, r1]
 800c47c:	e7d9      	b.n	800c432 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x9a>
            MicroPrintf(
 800c47e:	4601      	mov	r1, r0
 800c480:	4622      	mov	r2, r4
 800c482:	4807      	ldr	r0, [pc, #28]	@ (800c4a0 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x108>)
 800c484:	f002 f816 	bl	800e4b4 <_Z11MicroPrintfPKcz>
            return kTfLiteError;
 800c488:	2001      	movs	r0, #1
 800c48a:	e7f0      	b.n	800c46e <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0xd6>
 800c48c:	4b05      	ldr	r3, [pc, #20]	@ (800c4a4 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x10c>)
 800c48e:	21b0      	movs	r1, #176	@ 0xb0
 800c490:	4a05      	ldr	r2, [pc, #20]	@ (800c4a8 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x110>)
 800c492:	4806      	ldr	r0, [pc, #24]	@ (800c4ac <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl+0x114>)
 800c494:	f007 f958 	bl	8013748 <__assert_func>
          const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 800c498:	2300      	movs	r3, #0
 800c49a:	68db      	ldr	r3, [r3, #12]
 800c49c:	deff      	udf	#255	@ 0xff
 800c49e:	bf00      	nop
 800c4a0:	08015bdc 	.word	0x08015bdc
 800c4a4:	080152d8 	.word	0x080152d8
 800c4a8:	08015b10 	.word	0x08015b10
 800c4ac:	080153b4 	.word	0x080153b4
 800c4b0:	0801eb88 	.word	0x0801eb88

0800c4b4 <_ZN6tflite18MicroMemoryPlanner9AddBufferEiiii>:
  // This is to support offline memory planning from the flatbuffer metadata.
  // By default, it returns an error.
  virtual TfLiteStatus AddBuffer(int size, int first_time_used,
                                 int last_time_used, int offline_offset) {
    return kTfLiteError;
  }
 800c4b4:	2001      	movs	r0, #1
 800c4b6:	4770      	bx	lr

0800c4b8 <_ZN6tflite18MicroMemoryPlanner4InitEPhi>:
  // The default implementation is for the memory planner that does not need
  // scratch buffer and simply returns ok.
  virtual TfLiteStatus Init(unsigned char* scratch_buffer,
                            int scratch_buffer_size) {
    return kTfLiteOk;
  }
 800c4b8:	2000      	movs	r0, #0
 800c4ba:	4770      	bx	lr

0800c4bc <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
  explicit MicroBuiltinDataAllocator(
      IPersistentBufferAllocator* persistent_allocator)
      : persistent_allocator_(persistent_allocator) {}

  void* Allocate(size_t size, size_t alignment_hint) override {
    return persistent_allocator_->AllocatePersistentBuffer(size,
 800c4bc:	6840      	ldr	r0, [r0, #4]
 800c4be:	6803      	ldr	r3, [r0, #0]
 800c4c0:	689b      	ldr	r3, [r3, #8]
 800c4c2:	4718      	bx	r3

0800c4c4 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
                                                           alignment_hint);
  }
  void Deallocate(void* data) override {
    // Do not deallocate, builtin data needs to be available for the life time
    // of the model.
  }
 800c4c4:	4770      	bx	lr
 800c4c6:	bf00      	nop

0800c4c8 <_ZN6tflite14MicroAllocatorD1Ev>:
    : non_persistent_buffer_allocator_(non_persistent_buffer_allocator),
      persistent_buffer_allocator_(persistent_buffer_allocator),
      memory_planner_(memory_planner),
      model_is_allocating_(false) {}

MicroAllocator::~MicroAllocator() {}
 800c4c8:	4770      	bx	lr
 800c4ca:	bf00      	nop

0800c4cc <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
  model_is_allocating_ = false;
  return kTfLiteOk;
}

void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
  return persistent_buffer_allocator_->AllocatePersistentBuffer(
 800c4cc:	6880      	ldr	r0, [r0, #8]
 800c4ce:	2210      	movs	r2, #16
 800c4d0:	6803      	ldr	r3, [r0, #0]
 800c4d2:	689b      	ldr	r3, [r3, #8]
 800c4d4:	4718      	bx	r3
 800c4d6:	bf00      	nop

0800c4d8 <_ZN6tflite14MicroAllocator18AllocateTempBufferEjj>:
  }
  return tensor;
}

uint8_t* MicroAllocator::AllocateTempBuffer(size_t size, size_t alignment) {
  return non_persistent_buffer_allocator_->AllocateTemp(size, alignment);
 800c4d8:	6840      	ldr	r0, [r0, #4]
 800c4da:	6803      	ldr	r3, [r0, #0]
 800c4dc:	689b      	ldr	r3, [r3, #8]
 800c4de:	4718      	bx	r3

0800c4e0 <_ZN6tflite14MicroAllocator20DeallocateTempBufferEPh>:
}

void MicroAllocator::DeallocateTempBuffer(uint8_t* buffer) {
  non_persistent_buffer_allocator_->DeallocateTemp(buffer);
 800c4e0:	6840      	ldr	r0, [r0, #4]
 800c4e2:	6803      	ldr	r3, [r0, #0]
 800c4e4:	68db      	ldr	r3, [r3, #12]
 800c4e6:	4718      	bx	r3

0800c4e8 <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
}

TfLiteStatus MicroAllocator::ResetTempAllocations() {
  return non_persistent_buffer_allocator_->ResetTempAllocations();
 800c4e8:	6840      	ldr	r0, [r0, #4]
 800c4ea:	6803      	ldr	r3, [r0, #0]
 800c4ec:	695b      	ldr	r3, [r3, #20]
 800c4ee:	4718      	bx	r3

0800c4f0 <_ZN6tflite14MicroAllocator20IsAllTempDeallocatedEv>:
}

bool MicroAllocator::IsAllTempDeallocated() {
  return non_persistent_buffer_allocator_->IsAllTempDeallocated();
 800c4f0:	6840      	ldr	r0, [r0, #4]
 800c4f2:	6803      	ldr	r3, [r0, #0]
 800c4f4:	691b      	ldr	r3, [r3, #16]
 800c4f6:	4718      	bx	r3

0800c4f8 <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
  return kTfLiteOk;
}

TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal() {
  return reinterpret_cast<TfLiteTensor*>(
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800c4f8:	6880      	ldr	r0, [r0, #8]
 800c4fa:	2204      	movs	r2, #4
 800c4fc:	2140      	movs	r1, #64	@ 0x40
 800c4fe:	6803      	ldr	r3, [r0, #0]
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	4718      	bx	r3

0800c504 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public TfLiteBridgeBuiltinDataAllocator {
 800c504:	4770      	bx	lr
 800c506:	bf00      	nop

0800c508 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor>:
void MicroAllocator::DeallocateTempTfLiteTensor(TfLiteTensor* tensor) {
 800c508:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(tensor != nullptr);
 800c50a:	b1e9      	cbz	r1, 800c548 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x40>
  if (tensor->quantization.type == kTfLiteAffineQuantization) {
 800c50c:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800c50e:	4605      	mov	r5, r0
 800c510:	460c      	mov	r4, r1
 800c512:	2b01      	cmp	r3, #1
 800c514:	d00b      	beq.n	800c52e <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x26>
  tensor->quantization.type = kTfLiteNoQuantization;
 800c516:	2300      	movs	r3, #0
  non_persistent_buffer_allocator_->DeallocateTemp(
 800c518:	4621      	mov	r1, r4
  tensor->data.data = nullptr;
 800c51a:	e9c4 3301 	strd	r3, r3, [r4, #4]
  non_persistent_buffer_allocator_->DeallocateTemp(
 800c51e:	6868      	ldr	r0, [r5, #4]
  tensor->quantization.type = kTfLiteNoQuantization;
 800c520:	e9c4 330c 	strd	r3, r3, [r4, #48]	@ 0x30
  non_persistent_buffer_allocator_->DeallocateTemp(
 800c524:	6803      	ldr	r3, [r0, #0]
}
 800c526:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  non_persistent_buffer_allocator_->DeallocateTemp(
 800c52a:	68db      	ldr	r3, [r3, #12]
 800c52c:	4718      	bx	r3
    TFLITE_DCHECK(tensor->quantization.params != nullptr);
 800c52e:	6b4e      	ldr	r6, [r1, #52]	@ 0x34
 800c530:	b156      	cbz	r6, 800c548 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0x40>
    non_persistent_buffer_allocator_->DeallocateTemp(
 800c532:	6840      	ldr	r0, [r0, #4]
 800c534:	6871      	ldr	r1, [r6, #4]
 800c536:	6803      	ldr	r3, [r0, #0]
 800c538:	68db      	ldr	r3, [r3, #12]
 800c53a:	4798      	blx	r3
    non_persistent_buffer_allocator_->DeallocateTemp(
 800c53c:	6868      	ldr	r0, [r5, #4]
 800c53e:	4631      	mov	r1, r6
 800c540:	6803      	ldr	r3, [r0, #0]
 800c542:	68db      	ldr	r3, [r3, #12]
 800c544:	4798      	blx	r3
 800c546:	e7e6      	b.n	800c516 <_ZN6tflite14MicroAllocator26DeallocateTempTfLiteTensorEP12TfLiteTensor+0xe>
  TFLITE_DCHECK(tensor != nullptr);
 800c548:	f007 f8f7 	bl	801373a <abort>

0800c54c <_ZN6tflite14MicroAllocatorD0Ev>:
MicroAllocator::~MicroAllocator() {}
 800c54c:	b510      	push	{r4, lr}
 800c54e:	4604      	mov	r4, r0
 800c550:	2124      	movs	r1, #36	@ 0x24
 800c552:	f006 ffd9 	bl	8013508 <_ZdlPvj>
 800c556:	4620      	mov	r0, r4
 800c558:	bd10      	pop	{r4, pc}
 800c55a:	bf00      	nop

0800c55c <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public TfLiteBridgeBuiltinDataAllocator {
 800c55c:	b510      	push	{r4, lr}
 800c55e:	4604      	mov	r4, r0
 800c560:	2108      	movs	r1, #8
 800c562:	f006 ffd1 	bl	8013508 <_ZdlPvj>
 800c566:	4620      	mov	r0, r4
 800c568:	bd10      	pop	{r4, pc}
 800c56a:	bf00      	nop

0800c56c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE>:
      model->buffers(), tensor);
}

TfLiteStatus MicroAllocator::CommitStaticMemoryPlan(
    const Model* model, SubgraphAllocations* allocations,
    ScratchBufferHandle* scratch_buffer_handles) {
 800c56c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c570:	469a      	mov	sl, r3
 800c572:	b091      	sub	sp, #68	@ 0x44
  // allocated from the temp section and cleaned up at the bottom of this
  // function.

  // Use the AllocationInfoBuilder class to help determine where buffers are
  // used in the subgraph.
  AllocationInfoBuilder builder(model, non_persistent_buffer_allocator_);
 800c574:	6843      	ldr	r3, [r0, #4]
    ScratchBufferHandle* scratch_buffer_handles) {
 800c576:	4605      	mov	r5, r0
 800c578:	460f      	mov	r7, r1
 800c57a:	4690      	mov	r8, r2
// `Finish`.
class AllocationInfoBuilder {
 public:
  AllocationInfoBuilder(const Model* model,
                        INonPersistentBufferAllocator* non_persistent_allocator)
      : model_(model), non_persistent_allocator_(non_persistent_allocator) {}
 800c57c:	e9cd 1307 	strd	r1, r3, [sp, #28]
 800c580:	2300      	movs	r3, #0
  TF_LITE_ENSURE_STATUS(
 800c582:	6981      	ldr	r1, [r0, #24]
 800c584:	a807      	add	r0, sp, #28
 800c586:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c588:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
 800c58c:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 800c590:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
 800c594:	f7ff fa32 	bl	800b9fc <_ZN6tflite21AllocationInfoBuilder20CreateAllocationInfoEi>
 800c598:	4604      	mov	r4, r0
 800c59a:	b118      	cbz	r0, 800c5a4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x38>
  // memory plan sent through the allocator:
  TF_LITE_ENSURE_STATUS(
      non_persistent_buffer_allocator_->ReserveNonPersistentOverlayMemory(
          max_head_buffer_usage_, MicroArenaBufferAlignment()));
  return kTfLiteOk;
}
 800c59c:	4620      	mov	r0, r4
 800c59e:	b011      	add	sp, #68	@ 0x44
 800c5a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  const int32_t* offline_planner_offsets = nullptr;
 800c5a4:	9005      	str	r0, [sp, #20]
  TF_LITE_ENSURE_STATUS(
 800c5a6:	a905      	add	r1, sp, #20
 800c5a8:	a807      	add	r0, sp, #28
 800c5aa:	f7ff fef5 	bl	800c398 <_ZN6tflite21AllocationInfoBuilder24GetOfflinePlannedOffsetsEPPKl>
 800c5ae:	4604      	mov	r4, r0
 800c5b0:	2800      	cmp	r0, #0
 800c5b2:	d1f3      	bne.n	800c59c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800c5b4:	4606      	mov	r6, r0
    TF_LITE_ENSURE_STATUS(AllocateVariables(
 800c5b6:	f1a8 0904 	sub.w	r9, r8, #4
 800c5ba:	e015      	b.n	800c5e8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x7c>
 800c5bc:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c5be:	b1c3      	cbz	r3, 800c5f2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x86>
    auto p = data_ + field_offset;
 800c5c0:	18fa      	adds	r2, r7, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c5c2:	58fb      	ldr	r3, [r7, r3]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800c5c4:	58d1      	ldr	r1, [r2, r3]
 800c5c6:	441a      	add	r2, r3
 800c5c8:	42b1      	cmp	r1, r6
 800c5ca:	d924      	bls.n	800c616 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xaa>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800c5cc:	3601      	adds	r6, #1
    TF_LITE_ENSURE_STATUS(AllocateVariables(
 800c5ce:	6828      	ldr	r0, [r5, #0]
 800c5d0:	9b05      	ldr	r3, [sp, #20]
    const uint8_t *const offset_location = p + i * element_stride;
 800c5d2:	eb02 0186 	add.w	r1, r2, r6, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800c5d6:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
 800c5da:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800c5dc:	4628      	mov	r0, r5
 800c5de:	4411      	add	r1, r2
 800c5e0:	f859 2036 	ldr.w	r2, [r9, r6, lsl #3]
 800c5e4:	47a0      	blx	r4
 800c5e6:	b988      	cbnz	r0, 800c60c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xa0>
    return data_ - ReadScalar<soffset_t>(data_);
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	1afb      	subs	r3, r7, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c5ec:	881a      	ldrh	r2, [r3, #0]
 800c5ee:	2a08      	cmp	r2, #8
 800c5f0:	d8e4      	bhi.n	800c5bc <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x50>
  SizeT size() const { return EndianScalar(length_); }
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	deff      	udf	#255	@ 0xff
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(aligned_bytes_required,
 800c5f8:	f8db 3000 	ldr.w	r3, [fp]
 800c5fc:	4601      	mov	r1, r0
 800c5fe:	4658      	mov	r0, fp
 800c600:	689c      	ldr	r4, [r3, #8]
 800c602:	e9d8 2302 	ldrd	r2, r3, [r8, #8]
 800c606:	47a0      	blx	r4
 800c608:	2800      	cmp	r0, #0
 800c60a:	d03c      	beq.n	800c686 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x11a>
 800c60c:	4604      	mov	r4, r0
}
 800c60e:	4620      	mov	r0, r4
 800c610:	b011      	add	sp, #68	@ 0x44
 800c612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE_STATUS(
 800c616:	4642      	mov	r2, r8
 800c618:	9905      	ldr	r1, [sp, #20]
 800c61a:	a807      	add	r0, sp, #28
 800c61c:	f7ff fad0 	bl	800bbc0 <_ZN6tflite21AllocationInfoBuilder24InitializeAllocationInfoEPKlPNS_19SubgraphAllocationsE>
 800c620:	4604      	mov	r4, r0
 800c622:	2800      	cmp	r0, #0
 800c624:	d1ba      	bne.n	800c59c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>

  return kTfLiteOk;
}

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800c626:	2104      	movs	r1, #4
 800c628:	69e8      	ldr	r0, [r5, #28]
 800c62a:	f7ff f91b 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  TF_LITE_ENSURE_STATUS(builder.MarkAllocationLifetimes(
 800c62e:	4621      	mov	r1, r4
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800c630:	4602      	mov	r2, r0
  TF_LITE_ENSURE_STATUS(builder.MarkAllocationLifetimes(
 800c632:	4653      	mov	r3, sl
 800c634:	a807      	add	r0, sp, #28
 800c636:	f8cd 8000 	str.w	r8, [sp]
 800c63a:	f7ff fc33 	bl	800bea4 <_ZN6tflite21AllocationInfoBuilder23MarkAllocationLifetimesEiPNS_8internal20ScratchBufferRequestEPNS_19ScratchBufferHandleEPNS_19SubgraphAllocationsE>
 800c63e:	4604      	mov	r4, r0
 800c640:	2800      	cmp	r0, #0
 800c642:	d1ab      	bne.n	800c59c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
      non_persistent_buffer_allocator_->GetAvailableMemory(
 800c644:	6868      	ldr	r0, [r5, #4]
 800c646:	2110      	movs	r1, #16
 800c648:	6803      	ldr	r3, [r0, #0]
 800c64a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30

  // Returns the number of allocations.
  int AllocationCount() const { return info_.allocation_info_count; }

  // Returns a pointer to the built AllocationInfo array.
  AllocationInfo* Finish() const { return info_.allocation_info; }
 800c64c:	e9dd 6709 	ldrd	r6, r7, [sp, #36]	@ 0x24
 800c650:	4798      	blx	r3
 800c652:	4604      	mov	r4, r0
  uint8_t* planner_arena = non_persistent_buffer_allocator_->AllocateTemp(
 800c654:	6868      	ldr	r0, [r5, #4]
 800c656:	2210      	movs	r2, #16
 800c658:	4621      	mov	r1, r4
 800c65a:	6803      	ldr	r3, [r0, #0]
 800c65c:	689b      	ldr	r3, [r3, #8]
 800c65e:	4798      	blx	r3
  if (planner_arena == nullptr) {
 800c660:	9003      	str	r0, [sp, #12]
 800c662:	b398      	cbz	r0, 800c6cc <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x160>
  memory_planner_->Init(planner_arena, remaining_arena_size);
 800c664:	f8d5 b010 	ldr.w	fp, [r5, #16]
 800c668:	4a47      	ldr	r2, [pc, #284]	@ (800c788 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x21c>)
 800c66a:	f8db 3000 	ldr.w	r3, [fp]
 800c66e:	69db      	ldr	r3, [r3, #28]
 800c670:	4293      	cmp	r3, r2
 800c672:	d130      	bne.n	800c6d6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x16a>
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800c674:	2f00      	cmp	r7, #0
 800c676:	f000 8082 	beq.w	800c77e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x212>
 800c67a:	f04f 0900 	mov.w	r9, #0
 800c67e:	f8df a10c 	ldr.w	sl, [pc, #268]	@ 800c78c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x220>
 800c682:	46b0      	mov	r8, r6
 800c684:	e005      	b.n	800c692 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x126>
 800c686:	f109 0901 	add.w	r9, r9, #1
 800c68a:	f108 0818 	add.w	r8, r8, #24
 800c68e:	454f      	cmp	r7, r9
 800c690:	d028      	beq.n	800c6e4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x178>
    if (current->needs_allocating) {
 800c692:	f898 3014 	ldrb.w	r3, [r8, #20]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d0f5      	beq.n	800c686 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x11a>
          AlignSizeUp(current->bytes, MicroArenaBufferAlignment());
 800c69a:	2110      	movs	r1, #16
 800c69c:	f8d8 0000 	ldr.w	r0, [r8]
 800c6a0:	f7ff f8ee 	bl	800b880 <_ZN6tflite11AlignSizeUpEjj>
      if (current->offline_offset == kOnlinePlannedBuffer) {
 800c6a4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c6a8:	1c53      	adds	r3, r2, #1
 800c6aa:	d0a5      	beq.n	800c5f8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x8c>
        TF_LITE_ENSURE_STATUS(
 800c6ac:	f8db 3000 	ldr.w	r3, [fp]
 800c6b0:	68dc      	ldr	r4, [r3, #12]
 800c6b2:	4554      	cmp	r4, sl
 800c6b4:	d00a      	beq.n	800c6cc <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x160>
 800c6b6:	4601      	mov	r1, r0
 800c6b8:	e9d8 0302 	ldrd	r0, r3, [r8, #8]
 800c6bc:	9200      	str	r2, [sp, #0]
 800c6be:	4602      	mov	r2, r0
 800c6c0:	4658      	mov	r0, fp
 800c6c2:	47a0      	blx	r4
 800c6c4:	2800      	cmp	r0, #0
 800c6c6:	d0de      	beq.n	800c686 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x11a>
 800c6c8:	4604      	mov	r4, r0
 800c6ca:	e7a0      	b.n	800c60e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xa2>
 800c6cc:	2401      	movs	r4, #1
}
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	b011      	add	sp, #68	@ 0x44
 800c6d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  memory_planner_->Init(planner_arena, remaining_arena_size);
 800c6d6:	4658      	mov	r0, fp
 800c6d8:	4622      	mov	r2, r4
 800c6da:	9903      	ldr	r1, [sp, #12]
 800c6dc:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(
 800c6de:	f8d5 b010 	ldr.w	fp, [r5, #16]
 800c6e2:	e7c7      	b.n	800c674 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x108>
  TF_LITE_ENSURE_STATUS(
 800c6e4:	6868      	ldr	r0, [r5, #4]
  int planner_index = 0;
 800c6e6:	f04f 0900 	mov.w	r9, #0
  TF_LITE_ENSURE_STATUS(
 800c6ea:	f8d5 b010 	ldr.w	fp, [r5, #16]
 800c6ee:	6803      	ldr	r3, [r0, #0]
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800c6f0:	46c8      	mov	r8, r9
  TF_LITE_ENSURE_STATUS(
 800c6f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6f4:	4798      	blx	r3
 800c6f6:	4682      	mov	sl, r0
    if (current->needs_allocating) {
 800c6f8:	7d33      	ldrb	r3, [r6, #20]
 800c6fa:	b193      	cbz	r3, 800c722 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x1b6>
      int offset = -1;
 800c6fc:	f04f 33ff 	mov.w	r3, #4294967295
      TF_LITE_ENSURE_STATUS(
 800c700:	aa06      	add	r2, sp, #24
 800c702:	4649      	mov	r1, r9
 800c704:	4658      	mov	r0, fp
      int offset = -1;
 800c706:	9306      	str	r3, [sp, #24]
      TF_LITE_ENSURE_STATUS(
 800c708:	f8db 3000 	ldr.w	r3, [fp]
 800c70c:	699b      	ldr	r3, [r3, #24]
 800c70e:	4798      	blx	r3
 800c710:	2800      	cmp	r0, #0
 800c712:	f47f af7b 	bne.w	800c60c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0xa0>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
 800c716:	9b06      	ldr	r3, [sp, #24]
      ++planner_index;
 800c718:	f109 0901 	add.w	r9, r9, #1
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
 800c71c:	6872      	ldr	r2, [r6, #4]
 800c71e:	4453      	add	r3, sl
 800c720:	6013      	str	r3, [r2, #0]
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800c722:	f108 0801 	add.w	r8, r8, #1
 800c726:	3618      	adds	r6, #24
 800c728:	4547      	cmp	r7, r8
 800c72a:	d1e5      	bne.n	800c6f8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x18c>
  builder.FreeAllocationInfo();
 800c72c:	a807      	add	r0, sp, #28
 800c72e:	f7ff f9cf 	bl	800bad0 <_ZN6tflite21AllocationInfoBuilder18FreeAllocationInfoEv>
  non_persistent_buffer_allocator_->DeallocateTemp(planner_arena);
 800c732:	6868      	ldr	r0, [r5, #4]
 800c734:	9903      	ldr	r1, [sp, #12]
 800c736:	6803      	ldr	r3, [r0, #0]
 800c738:	68db      	ldr	r3, [r3, #12]
 800c73a:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(
 800c73c:	6868      	ldr	r0, [r5, #4]
 800c73e:	6803      	ldr	r3, [r0, #0]
 800c740:	695b      	ldr	r3, [r3, #20]
 800c742:	4798      	blx	r3
 800c744:	4604      	mov	r4, r0
 800c746:	2800      	cmp	r0, #0
 800c748:	f47f af28 	bne.w	800c59c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
  TF_LITE_ENSURE_STATUS(
 800c74c:	6868      	ldr	r0, [r5, #4]
 800c74e:	69e9      	ldr	r1, [r5, #28]
 800c750:	6803      	ldr	r3, [r0, #0]
 800c752:	6a1b      	ldr	r3, [r3, #32]
 800c754:	4798      	blx	r3
 800c756:	4604      	mov	r4, r0
 800c758:	2800      	cmp	r0, #0
 800c75a:	f47f af1f 	bne.w	800c59c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
  head_usage = memory_planner_->GetMaximumMemorySize();
 800c75e:	6928      	ldr	r0, [r5, #16]
 800c760:	6803      	ldr	r3, [r0, #0]
 800c762:	691b      	ldr	r3, [r3, #16]
 800c764:	4798      	blx	r3
  if (max_head_buffer_usage_ < head_usage) {
 800c766:	6a29      	ldr	r1, [r5, #32]
 800c768:	4281      	cmp	r1, r0
 800c76a:	d201      	bcs.n	800c770 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x204>
    max_head_buffer_usage_ = head_usage;
 800c76c:	4601      	mov	r1, r0
 800c76e:	6228      	str	r0, [r5, #32]
  TF_LITE_ENSURE_STATUS(
 800c770:	6868      	ldr	r0, [r5, #4]
 800c772:	2210      	movs	r2, #16
 800c774:	6803      	ldr	r3, [r0, #0]
 800c776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c778:	4798      	blx	r3
 800c77a:	4604      	mov	r4, r0
 800c77c:	e70e      	b.n	800c59c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x30>
  TF_LITE_ENSURE_STATUS(
 800c77e:	6868      	ldr	r0, [r5, #4]
 800c780:	6803      	ldr	r3, [r0, #0]
 800c782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c784:	4798      	blx	r3
  for (size_t i = 0; i < allocation_info_size; ++i) {
 800c786:	e7d1      	b.n	800c72c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPNS_19SubgraphAllocationsEPNS_19ScratchBufferHandleE+0x1c0>
 800c788:	0800c4b9 	.word	0x0800c4b9
 800c78c:	0800c4b5 	.word	0x0800c4b5

0800c790 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
 800c790:	b510      	push	{r4, lr}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 800c792:	460c      	mov	r4, r1
 800c794:	b159      	cbz	r1, 800c7ae <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>
  if (scratch_buffer_request_count_ == 0) {
 800c796:	6983      	ldr	r3, [r0, #24]
 800c798:	b13b      	cbz	r3, 800c7aa <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1a>
 800c79a:	6880      	ldr	r0, [r0, #8]
 800c79c:	4611      	mov	r1, r2
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800c79e:	2204      	movs	r2, #4
 800c7a0:	6803      	ldr	r3, [r0, #0]
 800c7a2:	0089      	lsls	r1, r1, #2
 800c7a4:	689b      	ldr	r3, [r3, #8]
 800c7a6:	4798      	blx	r3
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
 800c7a8:	6020      	str	r0, [r4, #0]
}
 800c7aa:	2000      	movs	r0, #0
 800c7ac:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 800c7ae:	f006 ffc4 	bl	801373a <abort>
 800c7b2:	bf00      	nop

0800c7b4 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl>:
    const int32_t* offline_planner_offsets) {
 800c7b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7b8:	4607      	mov	r7, r0
 800c7ba:	b082      	sub	sp, #8
 800c7bc:	460e      	mov	r6, r1
 800c7be:	4615      	mov	r5, r2
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d03b      	beq.n	800c83c <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x88>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800c7c4:	2400      	movs	r4, #0
          offline_planner_offsets[i] == kOnlinePlannedBuffer) {
 800c7c6:	f1a3 0804 	sub.w	r8, r3, #4
 800c7ca:	6808      	ldr	r0, [r1, #0]
 800c7cc:	e01b      	b.n	800c806 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x52>
 800c7ce:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c7d0:	b1ea      	cbz	r2, 800c80e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x5a>
    auto p = data_ + field_offset;
 800c7d2:	18b3      	adds	r3, r6, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c7d4:	58b2      	ldr	r2, [r6, r2]
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800c7d6:	5899      	ldr	r1, [r3, r2]
 800c7d8:	4413      	add	r3, r2
 800c7da:	428c      	cmp	r4, r1
 800c7dc:	d22a      	bcs.n	800c834 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x80>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800c7de:	3401      	adds	r4, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800c7e0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800c7e4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c7e8:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c7ea:	58d3      	ldr	r3, [r2, r3]
 800c7ec:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c7ee:	881a      	ldrh	r2, [r3, #0]
 800c7f0:	2a0e      	cmp	r2, #14
 800c7f2:	d907      	bls.n	800c804 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x50>
 800c7f4:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c7f6:	b12b      	cbz	r3, 800c804 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x50>
    if (tensor->is_variable()) {
 800c7f8:	5ccb      	ldrb	r3, [r1, r3]
 800c7fa:	b11b      	cbz	r3, 800c804 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x50>
      if (offline_planner_offsets == nullptr ||
 800c7fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c800:	3301      	adds	r3, #1
 800c802:	d007      	beq.n	800c814 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x60>
 800c804:	350c      	adds	r5, #12
    return data_ - ReadScalar<soffset_t>(data_);
 800c806:	1a33      	subs	r3, r6, r0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c808:	881a      	ldrh	r2, [r3, #0]
 800c80a:	2a04      	cmp	r2, #4
 800c80c:	d8df      	bhi.n	800c7ce <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x1a>
 800c80e:	2300      	movs	r3, #0
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	deff      	udf	#255	@ 0xff
        TF_LITE_ENSURE_STATUS(
 800c814:	a901      	add	r1, sp, #4
 800c816:	4628      	mov	r0, r5
 800c818:	f7ff f8ac 	bl	800b974 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800c81c:	b958      	cbnz	r0, 800c836 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x82>
            persistent_buffer_allocator_->AllocatePersistentBuffer(
 800c81e:	68b8      	ldr	r0, [r7, #8]
 800c820:	2210      	movs	r2, #16
 800c822:	9901      	ldr	r1, [sp, #4]
 800c824:	6803      	ldr	r3, [r0, #0]
 800c826:	689b      	ldr	r3, [r3, #8]
 800c828:	4798      	blx	r3
        eval_tensors[i].data.data =
 800c82a:	6028      	str	r0, [r5, #0]
        if (eval_tensors[i].data.data == nullptr) {
 800c82c:	2800      	cmp	r0, #0
 800c82e:	d038      	beq.n	800c8a2 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xee>
 800c830:	6830      	ldr	r0, [r6, #0]
 800c832:	e7e7      	b.n	800c804 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x50>
  return kTfLiteOk;
 800c834:	2000      	movs	r0, #0
}
 800c836:	b002      	add	sp, #8
 800c838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800c83c:	4698      	mov	r8, r3
 800c83e:	6808      	ldr	r0, [r1, #0]
 800c840:	e028      	b.n	800c894 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xe0>
 800c842:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c844:	2a00      	cmp	r2, #0
 800c846:	d0e2      	beq.n	800c80e <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x5a>
    auto p = data_ + field_offset;
 800c848:	18b3      	adds	r3, r6, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c84a:	58b2      	ldr	r2, [r6, r2]
 800c84c:	5899      	ldr	r1, [r3, r2]
 800c84e:	4413      	add	r3, r2
 800c850:	4588      	cmp	r8, r1
 800c852:	d2ef      	bcs.n	800c834 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x80>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800c854:	f108 0801 	add.w	r8, r8, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800c858:	eb03 0288 	add.w	r2, r3, r8, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800c85c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800c860:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c862:	58d3      	ldr	r3, [r2, r3]
 800c864:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c866:	881a      	ldrh	r2, [r3, #0]
 800c868:	2a0e      	cmp	r2, #14
 800c86a:	d912      	bls.n	800c892 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xde>
 800c86c:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800c86e:	b183      	cbz	r3, 800c892 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xde>
    if (tensor->is_variable()) {
 800c870:	5ccb      	ldrb	r3, [r1, r3]
 800c872:	b173      	cbz	r3, 800c892 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xde>
        TF_LITE_ENSURE_STATUS(
 800c874:	a901      	add	r1, sp, #4
 800c876:	4628      	mov	r0, r5
 800c878:	f7ff f87c 	bl	800b974 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800c87c:	2800      	cmp	r0, #0
 800c87e:	d1da      	bne.n	800c836 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x82>
            persistent_buffer_allocator_->AllocatePersistentBuffer(
 800c880:	68b8      	ldr	r0, [r7, #8]
 800c882:	2210      	movs	r2, #16
 800c884:	9901      	ldr	r1, [sp, #4]
 800c886:	6803      	ldr	r3, [r0, #0]
 800c888:	689b      	ldr	r3, [r3, #8]
 800c88a:	4798      	blx	r3
        eval_tensors[i].data.data =
 800c88c:	6028      	str	r0, [r5, #0]
        if (eval_tensors[i].data.data == nullptr) {
 800c88e:	b140      	cbz	r0, 800c8a2 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xee>
 800c890:	6830      	ldr	r0, [r6, #0]
 800c892:	350c      	adds	r5, #12
    return data_ - ReadScalar<soffset_t>(data_);
 800c894:	1a33      	subs	r3, r6, r0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c896:	881a      	ldrh	r2, [r3, #0]
 800c898:	2a04      	cmp	r2, #4
 800c89a:	d8d2      	bhi.n	800c842 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x8e>
 800c89c:	2300      	movs	r3, #0
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	deff      	udf	#255	@ 0xff
          MicroPrintf("Failed to allocate variable tensor of size %d",
 800c8a2:	4803      	ldr	r0, [pc, #12]	@ (800c8b0 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0xfc>)
 800c8a4:	9901      	ldr	r1, [sp, #4]
 800c8a6:	f001 fe05 	bl	800e4b4 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 800c8aa:	2001      	movs	r0, #1
 800c8ac:	e7c3      	b.n	800c836 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl+0x82>
 800c8ae:	bf00      	nop
 800c8b0:	08015c28 	.word	0x08015c28

0800c8b4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800c8b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800c8b8:	b3c2      	cbz	r2, 800c92c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x78>
 800c8ba:	4606      	mov	r6, r0
 800c8bc:	4688      	mov	r8, r1
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800c8be:	2400      	movs	r4, #0
            sizeof(NodeAndRegistration) * operators_size,
 800c8c0:	272c      	movs	r7, #44	@ 0x2c
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
 800c8c2:	f1a2 0508 	sub.w	r5, r2, #8
 800c8c6:	e01e      	b.n	800c906 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x52>
 800c8c8:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c8ca:	b31a      	cbz	r2, 800c914 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x60>
    auto p = data_ + field_offset;
 800c8cc:	eb08 0302 	add.w	r3, r8, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c8d0:	f858 2002 	ldr.w	r2, [r8, r2]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800c8d4:	5899      	ldr	r1, [r3, r2]
 800c8d6:	4413      	add	r3, r2
 800c8d8:	428c      	cmp	r4, r1
 800c8da:	d224      	bcs.n	800c926 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x72>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800c8dc:	3401      	adds	r4, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800c8de:	eb03 0084 	add.w	r0, r3, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800c8e2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
 800c8e6:	4418      	add	r0, r3
 800c8e8:	f7fe ff7a 	bl	800b7e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 800c8ec:	68b3      	ldr	r3, [r6, #8]
 800c8ee:	fb07 f100 	mul.w	r1, r7, r0
 800c8f2:	2204      	movs	r2, #4
 800c8f4:	f8d3 c000 	ldr.w	ip, [r3]
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800c8fe:	4798      	blx	r3
    if (output == nullptr) {
 800c900:	b158      	cbz	r0, 800c91a <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x66>
    subgraph_allocations[subgraph_idx].node_and_registrations = output;
 800c902:	f845 0034 	str.w	r0, [r5, r4, lsl #3]
    return data_ - ReadScalar<soffset_t>(data_);
 800c906:	f8d8 3000 	ldr.w	r3, [r8]
 800c90a:	eba8 0303 	sub.w	r3, r8, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c90e:	881a      	ldrh	r2, [r3, #0]
 800c910:	2a08      	cmp	r2, #8
 800c912:	d8d9      	bhi.n	800c8c8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x14>
 800c914:	2300      	movs	r3, #0
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	deff      	udf	#255	@ 0xff
      MicroPrintf("Failed to allocate memory for node_and_registrations.");
 800c91a:	4805      	ldr	r0, [pc, #20]	@ (800c930 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x7c>)
 800c91c:	f001 fdca 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800c920:	2001      	movs	r0, #1
}
 800c922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return kTfLiteOk;
 800c926:	2000      	movs	r0, #0
}
 800c928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800c92c:	f006 ff05 	bl	801373a <abort>
 800c930:	08015c58 	.word	0x08015c58

0800c934 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
    int tensor_index, int subgraph_index) {
 800c934:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c938:	461d      	mov	r5, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c93a:	680b      	ldr	r3, [r1, #0]
 800c93c:	4690      	mov	r8, r2
 800c93e:	b083      	sub	sp, #12
 800c940:	1acb      	subs	r3, r1, r3
 800c942:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c946:	881a      	ldrh	r2, [r3, #0]
 800c948:	2a08      	cmp	r2, #8
 800c94a:	d942      	bls.n	800c9d2 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9e>
 800c94c:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d03f      	beq.n	800c9d2 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x9e>
    auto p = data_ + field_offset;
 800c952:	18ca      	adds	r2, r1, r3
 800c954:	58cb      	ldr	r3, [r1, r3]
 800c956:	460e      	mov	r6, r1
    FLATBUFFERS_ASSERT(i < size());
 800c958:	58d3      	ldr	r3, [r2, r3]
 800c95a:	4599      	cmp	r9, r3
 800c95c:	d22d      	bcs.n	800c9ba <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x86>
  TfLiteTensor* tensor = reinterpret_cast<TfLiteTensor*>(
 800c95e:	4607      	mov	r7, r0
      non_persistent_buffer_allocator_->AllocateTemp(sizeof(TfLiteTensor),
 800c960:	6840      	ldr	r0, [r0, #4]
 800c962:	2204      	movs	r2, #4
 800c964:	2140      	movs	r1, #64	@ 0x40
 800c966:	6803      	ldr	r3, [r0, #0]
 800c968:	689b      	ldr	r3, [r3, #8]
 800c96a:	4798      	blx	r3
  if (tensor == nullptr) {
 800c96c:	4604      	mov	r4, r0
 800c96e:	b350      	cbz	r0, 800c9c6 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x92>
  if (PopulateTfLiteTensorFromFlatbuffer(model, tensor, tensor_index,
 800c970:	f8cd 9000 	str.w	r9, [sp]
 800c974:	2201      	movs	r2, #1
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	4631      	mov	r1, r6
 800c97a:	9201      	str	r2, [sp, #4]
 800c97c:	4638      	mov	r0, r7
 800c97e:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 800c980:	4622      	mov	r2, r4
 800c982:	462b      	mov	r3, r5
 800c984:	47b0      	blx	r6
 800c986:	b998      	cbnz	r0, 800c9b0 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x7c>
  if (subgraph_allocations != nullptr) {
 800c988:	f1b8 0f00 	cmp.w	r8, #0
 800c98c:	d00c      	beq.n	800c9a8 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x74>
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
 800c98e:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
 800c992:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c996:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c99a:	eb03 0185 	add.w	r1, r3, r5, lsl #2
 800c99e:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 800c9a2:	684b      	ldr	r3, [r1, #4]
    tensor->data.data =
 800c9a4:	e9c4 2301 	strd	r2, r3, [r4, #4]
}
 800c9a8:	4620      	mov	r0, r4
 800c9aa:	b003      	add	sp, #12
 800c9ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    MicroPrintf(
 800c9b0:	4809      	ldr	r0, [pc, #36]	@ (800c9d8 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa4>)
 800c9b2:	f001 fd7f 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800c9b6:	2400      	movs	r4, #0
 800c9b8:	e7f6      	b.n	800c9a8 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x74>
 800c9ba:	4b08      	ldr	r3, [pc, #32]	@ (800c9dc <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa8>)
 800c9bc:	21b0      	movs	r1, #176	@ 0xb0
 800c9be:	4a08      	ldr	r2, [pc, #32]	@ (800c9e0 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xac>)
 800c9c0:	4808      	ldr	r0, [pc, #32]	@ (800c9e4 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb0>)
 800c9c2:	f006 fec1 	bl	8013748 <__assert_func>
    MicroPrintf("Failed to allocate temp. memory for tensor %d, subgraph %d",
 800c9c6:	464a      	mov	r2, r9
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	4807      	ldr	r0, [pc, #28]	@ (800c9e8 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb4>)
 800c9cc:	f001 fd72 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800c9d0:	e7f1      	b.n	800c9b6 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x82>
  SizeT size() const { return EndianScalar(length_); }
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	deff      	udf	#255	@ 0xff
 800c9d8:	08015ccc 	.word	0x08015ccc
 800c9dc:	080152d8 	.word	0x080152d8
 800c9e0:	080152e4 	.word	0x080152e4
 800c9e4:	080153b4 	.word	0x080153b4
 800c9e8:	08015c90 	.word	0x08015c90

0800c9ec <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii>:
    int tensor_index, int subgraph_index) {
 800c9ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9f0:	461d      	mov	r5, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800c9f2:	680b      	ldr	r3, [r1, #0]
 800c9f4:	4690      	mov	r8, r2
 800c9f6:	b083      	sub	sp, #12
 800c9f8:	1acb      	subs	r3, r1, r3
 800c9fa:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800c9fe:	881a      	ldrh	r2, [r3, #0]
 800ca00:	2a08      	cmp	r2, #8
 800ca02:	d948      	bls.n	800ca96 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
 800ca04:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d045      	beq.n	800ca96 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xaa>
    auto p = data_ + field_offset;
 800ca0a:	18ca      	adds	r2, r1, r3
 800ca0c:	58cb      	ldr	r3, [r1, r3]
 800ca0e:	460f      	mov	r7, r1
    FLATBUFFERS_ASSERT(i < size());
 800ca10:	58d3      	ldr	r3, [r2, r3]
 800ca12:	4599      	cmp	r9, r3
 800ca14:	d235      	bcs.n	800ca82 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x96>
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
 800ca16:	6803      	ldr	r3, [r0, #0]
 800ca18:	4606      	mov	r6, r0
 800ca1a:	4a20      	ldr	r2, [pc, #128]	@ (800ca9c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb0>)
 800ca1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca1e:	4293      	cmp	r3, r2
 800ca20:	d127      	bne.n	800ca72 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x86>
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800ca22:	6880      	ldr	r0, [r0, #8]
 800ca24:	2204      	movs	r2, #4
 800ca26:	2140      	movs	r1, #64	@ 0x40
 800ca28:	6803      	ldr	r3, [r0, #0]
 800ca2a:	689b      	ldr	r3, [r3, #8]
 800ca2c:	4798      	blx	r3
 800ca2e:	4604      	mov	r4, r0
  if (tensor == nullptr) {
 800ca30:	b36c      	cbz	r4, 800ca8e <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xa2>
  if (PopulateTfLiteTensorFromFlatbuffer(
 800ca32:	2200      	movs	r2, #0
 800ca34:	f8cd 9000 	str.w	r9, [sp]
 800ca38:	6833      	ldr	r3, [r6, #0]
 800ca3a:	4630      	mov	r0, r6
 800ca3c:	9201      	str	r2, [sp, #4]
 800ca3e:	4639      	mov	r1, r7
 800ca40:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 800ca42:	4622      	mov	r2, r4
 800ca44:	462b      	mov	r3, r5
 800ca46:	47b0      	blx	r6
 800ca48:	b9b0      	cbnz	r0, 800ca78 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x8c>
  if (subgraph_allocations != nullptr) {
 800ca4a:	f1b8 0f00 	cmp.w	r8, #0
 800ca4e:	d00c      	beq.n	800ca6a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x7e>
        subgraph_allocations[subgraph_index].tensors[tensor_index].data.data;
 800ca50:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
 800ca54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ca58:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ca5c:	eb03 0185 	add.w	r1, r3, r5, lsl #2
 800ca60:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 800ca64:	684b      	ldr	r3, [r1, #4]
    tensor->data.data =
 800ca66:	e9c4 2301 	strd	r2, r3, [r4, #4]
}
 800ca6a:	4620      	mov	r0, r4
 800ca6c:	b003      	add	sp, #12
 800ca6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  TfLiteTensor* tensor = AllocatePersistentTfLiteTensorInternal();
 800ca72:	4798      	blx	r3
 800ca74:	4604      	mov	r4, r0
 800ca76:	e7db      	b.n	800ca30 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x44>
    MicroPrintf(
 800ca78:	4809      	ldr	r0, [pc, #36]	@ (800caa0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb4>)
 800ca7a:	f001 fd1b 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800ca7e:	2400      	movs	r4, #0
 800ca80:	e7f3      	b.n	800ca6a <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x7e>
 800ca82:	4b08      	ldr	r3, [pc, #32]	@ (800caa4 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xb8>)
 800ca84:	21b0      	movs	r1, #176	@ 0xb0
 800ca86:	4a08      	ldr	r2, [pc, #32]	@ (800caa8 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xbc>)
 800ca88:	4808      	ldr	r0, [pc, #32]	@ (800caac <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc0>)
 800ca8a:	f006 fe5d 	bl	8013748 <__assert_func>
    MicroPrintf("Failed to allocate memory for persistent TfLiteTensor");
 800ca8e:	4808      	ldr	r0, [pc, #32]	@ (800cab0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0xc4>)
 800ca90:	f001 fd10 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800ca94:	e7f3      	b.n	800ca7e <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEPKNS_19SubgraphAllocationsEii+0x92>
  SizeT size() const { return EndianScalar(length_); }
 800ca96:	2300      	movs	r3, #0
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	deff      	udf	#255	@ 0xff
 800ca9c:	0800c4f9 	.word	0x0800c4f9
 800caa0:	08015d48 	.word	0x08015d48
 800caa4:	080152d8 	.word	0x080152d8
 800caa8:	080152e4 	.word	0x080152e4
 800caac:	080153b4 	.word	0x080153b4
 800cab0:	08015d10 	.word	0x08015d10

0800cab4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
 800cab4:	b508      	push	{r3, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 800cab6:	6803      	ldr	r3, [r0, #0]
 800cab8:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800caba:	881a      	ldrh	r2, [r3, #0]
 800cabc:	2a08      	cmp	r2, #8
 800cabe:	d918      	bls.n	800caf2 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x3e>
 800cac0:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cac2:	b9d3      	cbnz	r3, 800cafa <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x46>
    FLATBUFFERS_ASSERT(i < size());
 800cac4:	680a      	ldr	r2, [r1, #0]
 800cac6:	4293      	cmp	r3, r2
 800cac8:	d219      	bcs.n	800cafe <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x4a>
    const uint8_t *const offset_location = p + i * element_stride;
 800caca:	3301      	adds	r3, #1
 800cacc:	eb01 0283 	add.w	r2, r1, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800cad0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800cad4:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800cad6:	58d3      	ldr	r3, [r2, r3]
 800cad8:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cada:	881a      	ldrh	r2, [r3, #0]
 800cadc:	2a04      	cmp	r2, #4
 800cade:	d90a      	bls.n	800caf6 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x42>
 800cae0:	8898      	ldrh	r0, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cae2:	b128      	cbz	r0, 800caf0 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x3c>
    auto p = data_ + field_offset;
 800cae4:	180b      	adds	r3, r1, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cae6:	580a      	ldr	r2, [r1, r0]
      if (array->size()) {
 800cae8:	5898      	ldr	r0, [r3, r2]
 800caea:	4413      	add	r3, r2
 800caec:	b100      	cbz	r0, 800caf0 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x3c>
    return const_cast<mutable_return_type>(IndirectHelper<T>::Read(Data(), i));
  }

  // The raw data in little endian format. Use with care.
  const uint8_t *Data() const {
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800caee:	1d18      	adds	r0, r3, #4
}
 800caf0:	bd08      	pop	{r3, pc}
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800caf2:	2300      	movs	r3, #0
 800caf4:	e7e6      	b.n	800cac4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x10>
  void* out_buffer = nullptr;
 800caf6:	2000      	movs	r0, #0
}
 800caf8:	bd08      	pop	{r3, pc}
 800cafa:	58c3      	ldr	r3, [r0, r3]
 800cafc:	e7e2      	b.n	800cac4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x10>
    FLATBUFFERS_ASSERT(i < size());
 800cafe:	4b03      	ldr	r3, [pc, #12]	@ (800cb0c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x58>)
 800cb00:	21b0      	movs	r1, #176	@ 0xb0
 800cb02:	4a03      	ldr	r2, [pc, #12]	@ (800cb10 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x5c>)
 800cb04:	4803      	ldr	r0, [pc, #12]	@ (800cb14 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE+0x60>)
 800cb06:	f006 fe1f 	bl	8013748 <__assert_func>
 800cb0a:	bf00      	nop
 800cb0c:	080152d8 	.word	0x080152d8
 800cb10:	08015b10 	.word	0x08015b10
 800cb14:	080153b4 	.word	0x080153b4

0800cb18 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800cb18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1c:	b089      	sub	sp, #36	@ 0x24
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800cb1e:	2a00      	cmp	r2, #0
 800cb20:	f000 80db 	beq.w	800ccda <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c2>
 800cb24:	468a      	mov	sl, r1
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800cb26:	2700      	movs	r7, #0
    return data_ - ReadScalar<soffset_t>(data_);
 800cb28:	f8da 3000 	ldr.w	r3, [sl]
    for (size_t i = 0; i < alloc_count; ++i) {
 800cb2c:	463e      	mov	r6, r7
 800cb2e:	46b8      	mov	r8, r7
 800cb30:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cb34:	e9cd 2006 	strd	r2, r0, [sp, #24]
 800cb38:	881a      	ldrh	r2, [r3, #0]
 800cb3a:	2a08      	cmp	r2, #8
 800cb3c:	f240 80bb 	bls.w	800ccb6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
 800cb40:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cb42:	2a00      	cmp	r2, #0
 800cb44:	f000 80b7 	beq.w	800ccb6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
    auto p = data_ + field_offset;
 800cb48:	eb0a 0302 	add.w	r3, sl, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cb4c:	f85a 2002 	ldr.w	r2, [sl, r2]
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800cb50:	5899      	ldr	r1, [r3, r2]
 800cb52:	4413      	add	r3, r2
 800cb54:	4588      	cmp	r8, r1
 800cb56:	f080 80b8 	bcs.w	800ccca <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1b2>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800cb5a:	f108 0801 	add.w	r8, r8, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800cb5e:	eb03 0188 	add.w	r1, r3, r8, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800cb62:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800cb66:	188d      	adds	r5, r1, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800cb68:	588a      	ldr	r2, [r1, r2]
 800cb6a:	1aaa      	subs	r2, r5, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cb6c:	8811      	ldrh	r1, [r2, #0]
 800cb6e:	2904      	cmp	r1, #4
 800cb70:	f240 80a1 	bls.w	800ccb6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
 800cb74:	8892      	ldrh	r2, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cb76:	2a00      	cmp	r2, #0
 800cb78:	f000 809d 	beq.w	800ccb6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
    auto p = data_ + field_offset;
 800cb7c:	18a9      	adds	r1, r5, r2
  SizeT size() const { return EndianScalar(length_); }
 800cb7e:	58aa      	ldr	r2, [r5, r2]
 800cb80:	588b      	ldr	r3, [r1, r2]
        persistent_buffer_allocator_->AllocatePersistentBuffer(
 800cb82:	9a07      	ldr	r2, [sp, #28]
 800cb84:	9303      	str	r3, [sp, #12]
 800cb86:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800cb8a:	6890      	ldr	r0, [r2, #8]
 800cb8c:	2204      	movs	r2, #4
 800cb8e:	009f      	lsls	r7, r3, #2
 800cb90:	6801      	ldr	r1, [r0, #0]
 800cb92:	688c      	ldr	r4, [r1, #8]
 800cb94:	4639      	mov	r1, r7
 800cb96:	47a0      	blx	r4
    if (tensors == nullptr) {
 800cb98:	4602      	mov	r2, r0
 800cb9a:	2800      	cmp	r0, #0
 800cb9c:	f000 8090 	beq.w	800ccc0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a8>
    for (size_t i = 0; i < alloc_count; ++i) {
 800cba0:	9b03      	ldr	r3, [sp, #12]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d07b      	beq.n	800cc9e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x186>
 800cba6:	2300      	movs	r3, #0
 800cba8:	f100 0408 	add.w	r4, r0, #8
 800cbac:	e9cd 8004 	strd	r8, r0, [sp, #16]
 800cbb0:	46a8      	mov	r8, r5
 800cbb2:	9301      	str	r3, [sp, #4]
    return data_ - ReadScalar<soffset_t>(data_);
 800cbb4:	f8d8 1000 	ldr.w	r1, [r8]
 800cbb8:	eba8 0101 	sub.w	r1, r8, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cbbc:	8808      	ldrh	r0, [r1, #0]
 800cbbe:	2804      	cmp	r0, #4
 800cbc0:	d979      	bls.n	800ccb6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
 800cbc2:	8889      	ldrh	r1, [r1, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cbc4:	2900      	cmp	r1, #0
 800cbc6:	d076      	beq.n	800ccb6 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x19e>
    auto p = data_ + field_offset;
 800cbc8:	eb08 0001 	add.w	r0, r8, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cbcc:	f858 1001 	ldr.w	r1, [r8, r1]
    FLATBUFFERS_ASSERT(i < size());
 800cbd0:	9b01      	ldr	r3, [sp, #4]
 800cbd2:	5845      	ldr	r5, [r0, r1]
 800cbd4:	4408      	add	r0, r1
 800cbd6:	42ab      	cmp	r3, r5
 800cbd8:	d279      	bcs.n	800ccce <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1b6>
    return data_ - ReadScalar<soffset_t>(data_);
 800cbda:	f8da 1000 	ldr.w	r1, [sl]
 800cbde:	1c5f      	adds	r7, r3, #1
 800cbe0:	ebaa 0101 	sub.w	r1, sl, r1
    const uint8_t *const offset_location = p + i * element_stride;
 800cbe4:	eb00 0b87 	add.w	fp, r0, r7, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800cbe8:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cbec:	8808      	ldrh	r0, [r1, #0]
 800cbee:	eb0b 0905 	add.w	r9, fp, r5
 800cbf2:	280c      	cmp	r0, #12
 800cbf4:	d947      	bls.n	800cc86 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16e>
 800cbf6:	8989      	ldrh	r1, [r1, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cbf8:	2900      	cmp	r1, #0
 800cbfa:	d05f      	beq.n	800ccbc <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1a4>
    auto p = data_ + field_offset;
 800cbfc:	eb0a 0001 	add.w	r0, sl, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cc00:	f85a 1001 	ldr.w	r1, [sl, r1]
 800cc04:	1843      	adds	r3, r0, r1
 800cc06:	9302      	str	r3, [sp, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800cc08:	f85b 1005 	ldr.w	r1, [fp, r5]
  *result = {};
 800cc0c:	6026      	str	r6, [r4, #0]
 800cc0e:	eba9 0101 	sub.w	r1, r9, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cc12:	8808      	ldrh	r0, [r1, #0]
 800cc14:	2806      	cmp	r0, #6
 800cc16:	e944 6602 	strd	r6, r6, [r4, #-8]
 800cc1a:	d910      	bls.n	800cc3e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x126>
 800cc1c:	88c8      	ldrh	r0, [r1, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cc1e:	b108      	cbz	r0, 800cc24 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x10c>
 800cc20:	f919 0000 	ldrsb.w	r0, [r9, r0]
  TF_LITE_ENSURE_STATUS(
 800cc24:	4621      	mov	r1, r4
 800cc26:	f003 fa51 	bl	80100cc <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800cc2a:	b170      	cbz	r0, 800cc4a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x132>
        MicroPrintf("Failed to initialize tensor %d", i);
 800cc2c:	9a01      	ldr	r2, [sp, #4]
 800cc2e:	482c      	ldr	r0, [pc, #176]	@ (800cce0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1c8>)
 800cc30:	4611      	mov	r1, r2
 800cc32:	f001 fc3f 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800cc36:	2001      	movs	r0, #1
}
 800cc38:	b009      	add	sp, #36	@ 0x24
 800cc3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc3e:	2000      	movs	r0, #0
  TF_LITE_ENSURE_STATUS(
 800cc40:	4621      	mov	r1, r4
 800cc42:	f003 fa43 	bl	80100cc <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800cc46:	2800      	cmp	r0, #0
 800cc48:	d1f0      	bne.n	800cc2c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x114>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800cc4a:	9902      	ldr	r1, [sp, #8]
 800cc4c:	4648      	mov	r0, r9
 800cc4e:	f7ff ff31 	bl	800cab4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE>
    return data_ - ReadScalar<soffset_t>(data_);
 800cc52:	f85b 1005 	ldr.w	r1, [fp, r5]
 800cc56:	f844 0c08 	str.w	r0, [r4, #-8]
 800cc5a:	eba9 0101 	sub.w	r1, r9, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cc5e:	8808      	ldrh	r0, [r1, #0]
 800cc60:	2804      	cmp	r0, #4
 800cc62:	d913      	bls.n	800cc8c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x174>
 800cc64:	8889      	ldrh	r1, [r1, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cc66:	b189      	cbz	r1, 800cc8c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x174>
    auto p = data_ + field_offset;
 800cc68:	eb09 0001 	add.w	r0, r9, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cc6c:	f859 1001 	ldr.w	r1, [r9, r1]
    for (size_t i = 0; i < alloc_count; ++i) {
 800cc70:	340c      	adds	r4, #12
    result->dims = FlatBufferVectorToTfLiteTypeArray(flatbuffer_tensor.shape());
 800cc72:	4408      	add	r0, r1
 800cc74:	f7fe fdf2 	bl	800b85c <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
    for (size_t i = 0; i < alloc_count; ++i) {
 800cc78:	9b03      	ldr	r3, [sp, #12]
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800cc7a:	f844 0c10 	str.w	r0, [r4, #-16]
    for (size_t i = 0; i < alloc_count; ++i) {
 800cc7e:	42bb      	cmp	r3, r7
 800cc80:	d00b      	beq.n	800cc9a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x182>
 800cc82:	9701      	str	r7, [sp, #4]
 800cc84:	e796      	b.n	800cbb4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x9c>
 800cc86:	2300      	movs	r3, #0
 800cc88:	9302      	str	r3, [sp, #8]
 800cc8a:	e7bd      	b.n	800cc08 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf0>
 800cc8c:	9b03      	ldr	r3, [sp, #12]
 800cc8e:	340c      	adds	r4, #12
 800cc90:	4814      	ldr	r0, [pc, #80]	@ (800cce4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1cc>)
 800cc92:	42bb      	cmp	r3, r7
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800cc94:	f844 0c10 	str.w	r0, [r4, #-16]
    for (size_t i = 0; i < alloc_count; ++i) {
 800cc98:	d1f3      	bne.n	800cc82 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x16a>
 800cc9a:	e9dd 8204 	ldrd	r8, r2, [sp, #16]
    subgraph_allocations[subgraph_idx].tensors = tensors;
 800cc9e:	9b06      	ldr	r3, [sp, #24]
 800cca0:	3b04      	subs	r3, #4
 800cca2:	f843 2038 	str.w	r2, [r3, r8, lsl #3]
    return data_ - ReadScalar<soffset_t>(data_);
 800cca6:	f8da 3000 	ldr.w	r3, [sl]
 800ccaa:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ccae:	881a      	ldrh	r2, [r3, #0]
 800ccb0:	2a08      	cmp	r2, #8
 800ccb2:	f63f af45 	bhi.w	800cb40 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x28>
  SizeT size() const { return EndianScalar(length_); }
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	deff      	udf	#255	@ 0xff
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ccbc:	9102      	str	r1, [sp, #8]
 800ccbe:	e7a3      	b.n	800cc08 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xf0>
      MicroPrintf(
 800ccc0:	4639      	mov	r1, r7
 800ccc2:	4809      	ldr	r0, [pc, #36]	@ (800cce8 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d0>)
 800ccc4:	f001 fbf6 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800ccc8:	e7b5      	b.n	800cc36 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x11e>
  return kTfLiteOk;
 800ccca:	2000      	movs	r0, #0
 800cccc:	e7b4      	b.n	800cc38 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x120>
    FLATBUFFERS_ASSERT(i < size());
 800ccce:	4b07      	ldr	r3, [pc, #28]	@ (800ccec <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d4>)
 800ccd0:	21b0      	movs	r1, #176	@ 0xb0
 800ccd2:	4a07      	ldr	r2, [pc, #28]	@ (800ccf0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1d8>)
 800ccd4:	4807      	ldr	r0, [pc, #28]	@ (800ccf4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x1dc>)
 800ccd6:	f006 fd37 	bl	8013748 <__assert_func>
  TFLITE_DCHECK(subgraph_allocations != nullptr);
 800ccda:	f006 fd2e 	bl	801373a <abort>
 800ccde:	bf00      	nop
 800cce0:	08015ddc 	.word	0x08015ddc
 800cce4:	0801ec04 	.word	0x0801ec04
 800cce8:	08015d94 	.word	0x08015d94
 800ccec:	080152d8 	.word	0x080152d8
 800ccf0:	0801596c 	.word	0x0801596c
 800ccf4:	080153b4 	.word	0x080153b4

0800ccf8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor>:
    TfLiteTensor* result) {
 800ccf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccfc:	b085      	sub	sp, #20
 800ccfe:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
  TFLITE_DCHECK(result != nullptr);
 800cd00:	2d00      	cmp	r5, #0
 800cd02:	f000 8151 	beq.w	800cfa8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2b0>
 800cd06:	469a      	mov	sl, r3
  *result = {};
 800cd08:	4606      	mov	r6, r0
 800cd0a:	460f      	mov	r7, r1
 800cd0c:	4690      	mov	r8, r2
 800cd0e:	2100      	movs	r1, #0
 800cd10:	2240      	movs	r2, #64	@ 0x40
 800cd12:	4628      	mov	r0, r5
 800cd14:	f006 ffaa 	bl	8013c6c <memset>
    return data_ - ReadScalar<soffset_t>(data_);
 800cd18:	f8da 3000 	ldr.w	r3, [sl]
 800cd1c:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cd20:	881a      	ldrh	r2, [r3, #0]
 800cd22:	2a06      	cmp	r2, #6
 800cd24:	f240 80da 	bls.w	800cedc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1e4>
 800cd28:	88d8      	ldrh	r0, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cd2a:	2800      	cmp	r0, #0
 800cd2c:	f040 80d8 	bne.w	800cee0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1e8>
  TF_LITE_ENSURE_STATUS(
 800cd30:	4629      	mov	r1, r5
 800cd32:	f003 f9cb 	bl	80100cc <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>
 800cd36:	4604      	mov	r4, r0
 800cd38:	2800      	cmp	r0, #0
 800cd3a:	f040 80cb 	bne.w	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    return data_ - ReadScalar<soffset_t>(data_);
 800cd3e:	f8da 3000 	ldr.w	r3, [sl]
 800cd42:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cd46:	881a      	ldrh	r2, [r3, #0]
 800cd48:	2a0e      	cmp	r2, #14
 800cd4a:	d906      	bls.n	800cd5a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x62>
 800cd4c:	89dc      	ldrh	r4, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cd4e:	b124      	cbz	r4, 800cd5a <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x62>
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
 800cd50:	f81a 4004 	ldrb.w	r4, [sl, r4]
 800cd54:	3c00      	subs	r4, #0
 800cd56:	bf18      	it	ne
 800cd58:	2401      	movne	r4, #1
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800cd5a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800cd5c:	4650      	mov	r0, sl
  result->is_variable = flatbuffer_tensor.is_variable();
 800cd5e:	f885 402d 	strb.w	r4, [r5, #45]	@ 0x2d
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800cd62:	f7ff fea7 	bl	800cab4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEmEE>
    result->allocation_type = kTfLiteArenaRw;
 800cd66:	2800      	cmp	r0, #0
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 800cd68:	6068      	str	r0, [r5, #4]
  TF_LITE_ENSURE_STATUS(
 800cd6a:	aa03      	add	r2, sp, #12
    result->allocation_type = kTfLiteArenaRw;
 800cd6c:	bf14      	ite	ne
 800cd6e:	2301      	movne	r3, #1
 800cd70:	2302      	moveq	r3, #2
  TF_LITE_ENSURE_STATUS(
 800cd72:	f105 0118 	add.w	r1, r5, #24
 800cd76:	4650      	mov	r0, sl
 800cd78:	752b      	strb	r3, [r5, #20]
 800cd7a:	f7fe fdb9 	bl	800b8f0 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_>
 800cd7e:	4604      	mov	r4, r0
 800cd80:	2800      	cmp	r0, #0
 800cd82:	f040 80a7 	bne.w	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    return data_ - ReadScalar<soffset_t>(data_);
 800cd86:	f8da 3000 	ldr.w	r3, [sl]
 800cd8a:	ebaa 0303 	sub.w	r3, sl, r3
 800cd8e:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cd90:	2a04      	cmp	r2, #4
 800cd92:	f240 809d 	bls.w	800ced0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1d8>
 800cd96:	8899      	ldrh	r1, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cd98:	2900      	cmp	r1, #0
 800cd9a:	f000 80a4 	beq.w	800cee6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1ee>
 800cd9e:	f85a 3001 	ldr.w	r3, [sl, r1]
    auto p = data_ + field_offset;
 800cda2:	eb0a 0001 	add.w	r0, sl, r1
    result->dims = FlatBufferVectorToTfLiteTypeArray(flatbuffer_tensor.shape());
 800cda6:	4418      	add	r0, r3
 800cda8:	f7fe fd58 	bl	800b85c <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
    return data_ - ReadScalar<soffset_t>(data_);
 800cdac:	f8da 3000 	ldr.w	r3, [sl]
 800cdb0:	60a8      	str	r0, [r5, #8]
 800cdb2:	ebaa 0303 	sub.w	r3, sl, r3
 800cdb6:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cdb8:	2a0c      	cmp	r2, #12
 800cdba:	f240 808b 	bls.w	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
 800cdbe:	899b      	ldrh	r3, [r3, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	f000 8087 	beq.w	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    auto p = data_ + field_offset;
 800cdc6:	eb0a 0903 	add.w	r9, sl, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cdca:	f85a 3003 	ldr.w	r3, [sl, r3]
 800cdce:	eb09 0a03 	add.w	sl, r9, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800cdd2:	f859 2003 	ldr.w	r2, [r9, r3]
 800cdd6:	ebaa 0202 	sub.w	r2, sl, r2
 800cdda:	8811      	ldrh	r1, [r2, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cddc:	2908      	cmp	r1, #8
 800cdde:	d979      	bls.n	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
 800cde0:	8910      	ldrh	r0, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cde2:	2800      	cmp	r0, #0
 800cde4:	d076      	beq.n	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    auto p = data_ + field_offset;
 800cde6:	eb0a 0c00 	add.w	ip, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cdea:	f85a 0000 	ldr.w	r0, [sl, r0]
  if (src_quantization && src_quantization->scale() &&
 800cdee:	f85c e000 	ldr.w	lr, [ip, r0]
 800cdf2:	4484      	add	ip, r0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cdf4:	f1be 0f00 	cmp.w	lr, #0
 800cdf8:	d06c      	beq.n	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
 800cdfa:	290a      	cmp	r1, #10
 800cdfc:	d96a      	bls.n	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
 800cdfe:	8952      	ldrh	r2, [r2, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ce00:	2a00      	cmp	r2, #0
 800ce02:	d067      	beq.n	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    auto p = data_ + field_offset;
 800ce04:	eb0a 0102 	add.w	r1, sl, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ce08:	f85a 2002 	ldr.w	r2, [sl, r2]
      src_quantization->zero_point() &&
 800ce0c:	5888      	ldr	r0, [r1, r2]
 800ce0e:	4411      	add	r1, r2
 800ce10:	2800      	cmp	r0, #0
 800ce12:	d05f      	beq.n	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
    result->params.zero_point =
 800ce14:	6849      	ldr	r1, [r1, #4]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800ce16:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800ce1a:	6129      	str	r1, [r5, #16]
    result->params.scale = src_quantization->scale()->Get(0);
 800ce1c:	60ea      	str	r2, [r5, #12]
    return data_ - ReadScalar<soffset_t>(data_);
 800ce1e:	f859 2003 	ldr.w	r2, [r9, r3]
 800ce22:	ebaa 0202 	sub.w	r2, sl, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ce26:	8811      	ldrh	r1, [r2, #0]
 800ce28:	2908      	cmp	r1, #8
 800ce2a:	d94e      	bls.n	800ceca <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1d2>
 800ce2c:	8912      	ldrh	r2, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ce2e:	2a00      	cmp	r2, #0
 800ce30:	d04b      	beq.n	800ceca <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1d2>
    auto p = data_ + field_offset;
 800ce32:	eb0a 0102 	add.w	r1, sl, r2
  SizeT size() const { return EndianScalar(length_); }
 800ce36:	f85a 2002 	ldr.w	r2, [sl, r2]
 800ce3a:	9300      	str	r3, [sp, #0]
    int channels = src_quantization->scale()->size();
 800ce3c:	f851 b002 	ldr.w	fp, [r1, r2]
            ? reinterpret_cast<TfLiteAffineQuantization*>(
 800ce40:	f1b8 0f00 	cmp.w	r8, #0
 800ce44:	d063      	beq.n	800cf0e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x216>
                  non_persistent_buffer_allocator->AllocateTemp(
 800ce46:	683a      	ldr	r2, [r7, #0]
 800ce48:	210c      	movs	r1, #12
 800ce4a:	4638      	mov	r0, r7
 800ce4c:	6896      	ldr	r6, [r2, #8]
 800ce4e:	2204      	movs	r2, #4
 800ce50:	47b0      	blx	r6
    if (quantization == nullptr) {
 800ce52:	9b00      	ldr	r3, [sp, #0]
 800ce54:	4680      	mov	r8, r0
 800ce56:	2800      	cmp	r0, #0
 800ce58:	f000 8095 	beq.w	800cf86 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x28e>
                  non_persistent_buffer_allocator->AllocateTemp(
 800ce5c:	683a      	ldr	r2, [r7, #0]
 800ce5e:	4658      	mov	r0, fp
 800ce60:	9300      	str	r3, [sp, #0]
 800ce62:	6896      	ldr	r6, [r2, #8]
 800ce64:	f7fe f836 	bl	800aed4 <TfLiteIntArrayGetSizeInBytes>
 800ce68:	2204      	movs	r2, #4
 800ce6a:	4601      	mov	r1, r0
 800ce6c:	4638      	mov	r0, r7
 800ce6e:	47b0      	blx	r6
 800ce70:	9b00      	ldr	r3, [sp, #0]
    quantization->zero_point =
 800ce72:	f8c8 0004 	str.w	r0, [r8, #4]
    if (quantization->zero_point == nullptr) {
 800ce76:	2800      	cmp	r0, #0
 800ce78:	f000 808a 	beq.w	800cf90 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x298>
    return data_ - ReadScalar<soffset_t>(data_);
 800ce7c:	f859 2003 	ldr.w	r2, [r9, r3]
 800ce80:	ebaa 0202 	sub.w	r2, sl, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ce84:	8811      	ldrh	r1, [r2, #0]
 800ce86:	2908      	cmp	r1, #8
 800ce88:	d956      	bls.n	800cf38 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x240>
 800ce8a:	8910      	ldrh	r0, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ce8c:	b120      	cbz	r0, 800ce98 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1a0>
    auto p = data_ + field_offset;
 800ce8e:	eb0a 0200 	add.w	r2, sl, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ce92:	f85a 0000 	ldr.w	r0, [sl, r0]
 800ce96:	4410      	add	r0, r2
 800ce98:	9300      	str	r3, [sp, #0]
        FlatBufferVectorToTfLiteTypeArray(src_quantization->scale());
 800ce9a:	f7fe fce1 	bl	800b860 <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIfmEE>
    for (int i = 0; i < channels; i++) {
 800ce9e:	9b00      	ldr	r3, [sp, #0]
 800cea0:	f1bb 0f00 	cmp.w	fp, #0
    quantization->scale =
 800cea4:	f8c8 0000 	str.w	r0, [r8]
    return data_ - ReadScalar<soffset_t>(data_);
 800cea8:	f859 1003 	ldr.w	r1, [r9, r3]
    quantization->zero_point->size = channels;
 800ceac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ceb0:	ebaa 0101 	sub.w	r1, sl, r1
 800ceb4:	f8c0 b000 	str.w	fp, [r0]
 800ceb8:	f8b1 9000 	ldrh.w	r9, [r1]
    for (int i = 0; i < channels; i++) {
 800cebc:	dd1a      	ble.n	800cef4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1fc>
 800cebe:	f1b9 0f0a 	cmp.w	r9, #10
 800cec2:	d902      	bls.n	800ceca <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1d2>
 800cec4:	894e      	ldrh	r6, [r1, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cec6:	2e00      	cmp	r6, #0
 800cec8:	d13a      	bne.n	800cf40 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x248>
 800ceca:	2300      	movs	r3, #0
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	deff      	udf	#255	@ 0xff
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800ced0:	4b36      	ldr	r3, [pc, #216]	@ (800cfac <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2b4>)
 800ced2:	60ab      	str	r3, [r5, #8]
}
 800ced4:	4620      	mov	r0, r4
 800ced6:	b005      	add	sp, #20
 800ced8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cedc:	2000      	movs	r0, #0
 800cede:	e727      	b.n	800cd30 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x38>
 800cee0:	f91a 0000 	ldrsb.w	r0, [sl, r0]
 800cee4:	e724      	b.n	800cd30 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x38>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 800cee6:	4931      	ldr	r1, [pc, #196]	@ (800cfac <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2b4>)
 800cee8:	60a9      	str	r1, [r5, #8]
 800ceea:	e765      	b.n	800cdb8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0xc0>
 800ceec:	f8dd 8000 	ldr.w	r8, [sp]
 800cef0:	4661      	mov	r1, ip
 800cef2:	9c01      	ldr	r4, [sp, #4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cef4:	f1b9 0f10 	cmp.w	r9, #16
 800cef8:	d920      	bls.n	800cf3c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x244>
 800cefa:	8a0b      	ldrh	r3, [r1, #16]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cefc:	b10b      	cbz	r3, 800cf02 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x20a>
 800cefe:	f85a 3003 	ldr.w	r3, [sl, r3]
    result->quantization = {kTfLiteAffineQuantization, quantization};
 800cf02:	2201      	movs	r2, #1
    quantization->quantized_dimension = src_quantization->quantized_dimension();
 800cf04:	f8c8 3008 	str.w	r3, [r8, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
 800cf08:	e9c5 280c 	strd	r2, r8, [r5, #48]	@ 0x30
 800cf0c:	e7e2      	b.n	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
                  persistent_buffer_allocator->AllocatePersistentBuffer(
 800cf0e:	6832      	ldr	r2, [r6, #0]
 800cf10:	210c      	movs	r1, #12
 800cf12:	4630      	mov	r0, r6
 800cf14:	6897      	ldr	r7, [r2, #8]
 800cf16:	2204      	movs	r2, #4
 800cf18:	47b8      	blx	r7
    if (quantization == nullptr) {
 800cf1a:	9b00      	ldr	r3, [sp, #0]
 800cf1c:	4680      	mov	r8, r0
 800cf1e:	b390      	cbz	r0, 800cf86 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x28e>
                  persistent_buffer_allocator->AllocatePersistentBuffer(
 800cf20:	6832      	ldr	r2, [r6, #0]
 800cf22:	4658      	mov	r0, fp
 800cf24:	9300      	str	r3, [sp, #0]
 800cf26:	6897      	ldr	r7, [r2, #8]
 800cf28:	f7fd ffd4 	bl	800aed4 <TfLiteIntArrayGetSizeInBytes>
 800cf2c:	2204      	movs	r2, #4
 800cf2e:	4601      	mov	r1, r0
 800cf30:	4630      	mov	r0, r6
 800cf32:	47b8      	blx	r7
 800cf34:	9b00      	ldr	r3, [sp, #0]
 800cf36:	e79c      	b.n	800ce72 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x17a>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cf38:	2000      	movs	r0, #0
 800cf3a:	e7ad      	b.n	800ce98 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1a0>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	e7e0      	b.n	800cf02 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x20a>
 800cf40:	f8b1 c008 	ldrh.w	ip, [r1, #8]
    auto p = data_ + field_offset;
 800cf44:	4456      	add	r6, sl
 800cf46:	2204      	movs	r2, #4
 800cf48:	6833      	ldr	r3, [r6, #0]
 800cf4a:	eb0a 0e0c 	add.w	lr, sl, ip
 800cf4e:	e9cd 8400 	strd	r8, r4, [sp]
 800cf52:	4664      	mov	r4, ip
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cf54:	441e      	add	r6, r3
    auto p = data_ + field_offset;
 800cf56:	468c      	mov	ip, r1
 800cf58:	2300      	movs	r3, #0
 800cf5a:	4621      	mov	r1, r4
 800cf5c:	e007      	b.n	800cf6e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x276>
    FLATBUFFERS_ASSERT(i < size());
 800cf5e:	b1df      	cbz	r7, 800cf98 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2a0>
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800cf60:	6877      	ldr	r7, [r6, #4]
    for (int i = 0; i < channels; i++) {
 800cf62:	3301      	adds	r3, #1
 800cf64:	3208      	adds	r2, #8
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800cf66:	f840 7f04 	str.w	r7, [r0, #4]!
    for (int i = 0; i < channels; i++) {
 800cf6a:	459b      	cmp	fp, r3
 800cf6c:	d0be      	beq.n	800ceec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1f4>
  SizeT size() const { return EndianScalar(length_); }
 800cf6e:	6837      	ldr	r7, [r6, #0]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cf70:	b1c1      	cbz	r1, 800cfa4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2ac>
      zero_point_data[i] = src_quantization->zero_point()->size() ==
 800cf72:	f8de 4000 	ldr.w	r4, [lr]
 800cf76:	f85e 8004 	ldr.w	r8, [lr, r4]
 800cf7a:	45b8      	cmp	r8, r7
 800cf7c:	d1ef      	bne.n	800cf5e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x266>
    FLATBUFFERS_ASSERT(i < size());
 800cf7e:	4598      	cmp	r8, r3
 800cf80:	d90a      	bls.n	800cf98 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2a0>
 800cf82:	58b7      	ldr	r7, [r6, r2]
 800cf84:	e7ed      	b.n	800cf62 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x26a>
      MicroPrintf("Unable to allocate TfLiteAffineQuantization.\n");
 800cf86:	480a      	ldr	r0, [pc, #40]	@ (800cfb0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2b8>)
 800cf88:	f001 fa94 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800cf8c:	2401      	movs	r4, #1
 800cf8e:	e7a1      	b.n	800ced4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x1dc>
      MicroPrintf("Unable to allocate quantization->zero_point.\n");
 800cf90:	4808      	ldr	r0, [pc, #32]	@ (800cfb4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2bc>)
 800cf92:	f001 fa8f 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800cf96:	e7f9      	b.n	800cf8c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x294>
 800cf98:	4b07      	ldr	r3, [pc, #28]	@ (800cfb8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c0>)
 800cf9a:	21b0      	movs	r1, #176	@ 0xb0
 800cf9c:	4a07      	ldr	r2, [pc, #28]	@ (800cfbc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c4>)
 800cf9e:	4808      	ldr	r0, [pc, #32]	@ (800cfc0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor+0x2c8>)
 800cfa0:	f006 fbd2 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800cfa4:	680b      	ldr	r3, [r1, #0]
 800cfa6:	deff      	udf	#255	@ 0xff
  TFLITE_DCHECK(result != nullptr);
 800cfa8:	f006 fbc7 	bl	801373a <abort>
 800cfac:	0801ec04 	.word	0x0801ec04
 800cfb0:	08015dfc 	.word	0x08015dfc
 800cfb4:	08015e2c 	.word	0x08015e2c
 800cfb8:	080152d8 	.word	0x080152d8
 800cfbc:	08015e5c 	.word	0x08015e5c
 800cfc0:	080153b4 	.word	0x080153b4

0800cfc4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
    int subgraph_idx, bool allocate_temp) {
 800cfc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfc8:	468e      	mov	lr, r1
 800cfca:	4601      	mov	r1, r0
 800cfcc:	4616      	mov	r6, r2
 800cfce:	9c08      	ldr	r4, [sp, #32]
    return data_ - ReadScalar<soffset_t>(data_);
 800cfd0:	f8de 5000 	ldr.w	r5, [lr]
 800cfd4:	f89d 2024 	ldrb.w	r2, [sp, #36]	@ 0x24
 800cfd8:	ebae 0505 	sub.w	r5, lr, r5
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 800cfdc:	6880      	ldr	r0, [r0, #8]
 800cfde:	6849      	ldr	r1, [r1, #4]
 800cfe0:	882f      	ldrh	r7, [r5, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800cfe2:	2f08      	cmp	r7, #8
 800cfe4:	d951      	bls.n	800d08a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc6>
 800cfe6:	f8b5 c008 	ldrh.w	ip, [r5, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cfea:	f1bc 0f00 	cmp.w	ip, #0
 800cfee:	d04c      	beq.n	800d08a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc6>
    auto p = data_ + field_offset;
 800cff0:	eb0e 080c 	add.w	r8, lr, ip
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800cff4:	f85e c00c 	ldr.w	ip, [lr, ip]
    FLATBUFFERS_ASSERT(i < size());
 800cff8:	f858 900c 	ldr.w	r9, [r8, ip]
 800cffc:	44e0      	add	r8, ip
 800cffe:	454c      	cmp	r4, r9
 800d000:	d237      	bcs.n	800d072 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xae>
    const uint8_t *const offset_location = p + i * element_stride;
 800d002:	f104 0c01 	add.w	ip, r4, #1
 800d006:	eb08 098c 	add.w	r9, r8, ip, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d00a:	f858 402c 	ldr.w	r4, [r8, ip, lsl #2]
 800d00e:	eb09 0804 	add.w	r8, r9, r4
    return data_ - ReadScalar<soffset_t>(data_);
 800d012:	f859 4004 	ldr.w	r4, [r9, r4]
 800d016:	eba8 0404 	sub.w	r4, r8, r4
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d01a:	f8b4 c000 	ldrh.w	ip, [r4]
 800d01e:	f1bc 0f04 	cmp.w	ip, #4
 800d022:	d932      	bls.n	800d08a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc6>
 800d024:	88a4      	ldrh	r4, [r4, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d026:	b384      	cbz	r4, 800d08a <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xc6>
    auto p = data_ + field_offset;
 800d028:	eb08 0c04 	add.w	ip, r8, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d02c:	f858 4004 	ldr.w	r4, [r8, r4]
 800d030:	f85c 8004 	ldr.w	r8, [ip, r4]
 800d034:	44a4      	add	ip, r4
 800d036:	4543      	cmp	r3, r8
 800d038:	d221      	bcs.n	800d07e <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xba>
    const uint8_t *const offset_location = p + i * element_stride;
 800d03a:	3301      	adds	r3, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d03c:	2f0c      	cmp	r7, #12
 800d03e:	eb0c 0483 	add.w	r4, ip, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d042:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800d046:	4423      	add	r3, r4
 800d048:	d90c      	bls.n	800d064 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xa0>
 800d04a:	89ac      	ldrh	r4, [r5, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d04c:	b124      	cbz	r4, 800d058 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0x94>
    auto p = data_ + field_offset;
 800d04e:	eb0e 0504 	add.w	r5, lr, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d052:	f85e 4004 	ldr.w	r4, [lr, r4]
 800d056:	442c      	add	r4, r5
 800d058:	e9cd 4608 	strd	r4, r6, [sp, #32]
}
 800d05c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 800d060:	f7ff be4a 	b.w	800ccf8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor>
 800d064:	2400      	movs	r4, #0
 800d066:	e9cd 4608 	strd	r4, r6, [sp, #32]
}
 800d06a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 800d06e:	f7ff be43 	b.w	800ccf8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_26IPersistentBufferAllocatorEPNS_29INonPersistentBufferAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS8_6OffsetINS_6BufferEEEmEEP12TfLiteTensor>
 800d072:	4b07      	ldr	r3, [pc, #28]	@ (800d090 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xcc>)
 800d074:	21b0      	movs	r1, #176	@ 0xb0
 800d076:	4a07      	ldr	r2, [pc, #28]	@ (800d094 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd0>)
 800d078:	4807      	ldr	r0, [pc, #28]	@ (800d098 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd4>)
 800d07a:	f006 fb65 	bl	8013748 <__assert_func>
 800d07e:	4b04      	ldr	r3, [pc, #16]	@ (800d090 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xcc>)
 800d080:	21b0      	movs	r1, #176	@ 0xb0
 800d082:	4a06      	ldr	r2, [pc, #24]	@ (800d09c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd8>)
 800d084:	4804      	ldr	r0, [pc, #16]	@ (800d098 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib+0xd4>)
 800d086:	f006 fb5f 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800d08a:	2300      	movs	r3, #0
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	deff      	udf	#255	@ 0xff
 800d090:	080152d8 	.word	0x080152d8
 800d094:	080152e4 	.word	0x080152e4
 800d098:	080153b4 	.word	0x080153b4
 800d09c:	0801596c 	.word	0x0801596c

0800d0a0 <_ZN6tflite14MicroAllocatorC1EPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE>:
      model_is_allocating_(false) {}
 800d0a0:	4b06      	ldr	r3, [pc, #24]	@ (800d0bc <_ZN6tflite14MicroAllocatorC1EPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE+0x1c>)
    : non_persistent_buffer_allocator_(memory_allocator),
 800d0a2:	e9c0 3100 	strd	r3, r1, [r0]
      persistent_buffer_allocator_(memory_allocator),
 800d0a6:	b101      	cbz	r1, 800d0aa <_ZN6tflite14MicroAllocatorC1EPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE+0xa>
 800d0a8:	3104      	adds	r1, #4
      model_is_allocating_(false) {}
 800d0aa:	2300      	movs	r3, #0
      persistent_buffer_allocator_(memory_allocator),
 800d0ac:	6081      	str	r1, [r0, #8]
      model_is_allocating_(false) {}
 800d0ae:	e9c0 3203 	strd	r3, r2, [r0, #12]
 800d0b2:	7503      	strb	r3, [r0, #20]
 800d0b4:	6203      	str	r3, [r0, #32]
 800d0b6:	e9c0 3306 	strd	r3, r3, [r0, #24]
 800d0ba:	4770      	bx	lr
 800d0bc:	0801eba8 	.word	0x0801eba8

0800d0c0 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE>:
                                       MemoryPlannerType memory_planner_type) {
 800d0c0:	b570      	push	{r4, r5, r6, lr}
 800d0c2:	460e      	mov	r6, r1
 800d0c4:	4604      	mov	r4, r0
      AlignPointerUp(tensor_arena, MicroArenaBufferAlignment());
 800d0c6:	2110      	movs	r1, #16
                                       MemoryPlannerType memory_planner_type) {
 800d0c8:	4615      	mov	r5, r2
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
 800d0ca:	4434      	add	r4, r6
      AlignPointerUp(tensor_arena, MicroArenaBufferAlignment());
 800d0cc:	f7fe fbca 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
      SingleArenaBufferAllocator::Create(aligned_arena, aligned_arena_size);
 800d0d0:	1a21      	subs	r1, r4, r0
 800d0d2:	f7fe fb41 	bl	800b758 <_ZN6tflite26SingleArenaBufferAllocator6CreateEPhj>
      CreateMemoryPlanner(memory_planner_type, memory_allocator);
 800d0d6:	4604      	mov	r4, r0
 800d0d8:	b1f8      	cbz	r0, 800d11a <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x5a>
 800d0da:	1d06      	adds	r6, r0, #4
  switch (memory_planner_type) {
 800d0dc:	b30d      	cbz	r5, 800d122 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x62>
 800d0de:	2d01      	cmp	r5, #1
 800d0e0:	d11d      	bne.n	800d11e <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x5e>
      memory_planner_buffer = memory_allocator->AllocatePersistentBuffer(
 800d0e2:	6843      	ldr	r3, [r0, #4]
 800d0e4:	2204      	movs	r2, #4
 800d0e6:	f241 010c 	movw	r1, #4108	@ 0x100c
 800d0ea:	4630      	mov	r0, r6
 800d0ec:	689b      	ldr	r3, [r3, #8]
 800d0ee:	4798      	blx	r3
 800d0f0:	4605      	mov	r5, r0
      memory_planner = new (memory_planner_buffer) LinearMemoryPlanner();
 800d0f2:	f002 ffdd 	bl	80100b0 <_ZN6tflite19LinearMemoryPlannerC1Ev>
  uint8_t* allocator_buffer = memory_allocator->AllocatePersistentBuffer(
 800d0f6:	6823      	ldr	r3, [r4, #0]
 800d0f8:	2204      	movs	r2, #4
 800d0fa:	2124      	movs	r1, #36	@ 0x24
 800d0fc:	4620      	mov	r0, r4
 800d0fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d100:	4798      	blx	r3
      model_is_allocating_(false) {}
 800d102:	2200      	movs	r2, #0
    : non_persistent_buffer_allocator_(non_persistent_buffer_allocator),
 800d104:	6044      	str	r4, [r0, #4]
      model_is_allocating_(false) {}
 800d106:	7502      	strb	r2, [r0, #20]
 800d108:	6202      	str	r2, [r0, #32]
      persistent_buffer_allocator_(persistent_buffer_allocator),
 800d10a:	6086      	str	r6, [r0, #8]
      model_is_allocating_(false) {}
 800d10c:	e9c0 2503 	strd	r2, r5, [r0, #12]
 800d110:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800d114:	4a09      	ldr	r2, [pc, #36]	@ (800d13c <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x7c>)
 800d116:	6002      	str	r2, [r0, #0]
}
 800d118:	bd70      	pop	{r4, r5, r6, pc}
  switch (memory_planner_type) {
 800d11a:	2d01      	cmp	r5, #1
 800d11c:	d90b      	bls.n	800d136 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x76>
  TFLITE_DCHECK(memory_allocator != nullptr);
 800d11e:	f006 fb0c 	bl	801373a <abort>
      memory_planner_buffer = memory_allocator->AllocatePersistentBuffer(
 800d122:	6843      	ldr	r3, [r0, #4]
 800d124:	2204      	movs	r2, #4
 800d126:	212c      	movs	r1, #44	@ 0x2c
 800d128:	4630      	mov	r0, r6
 800d12a:	689b      	ldr	r3, [r3, #8]
 800d12c:	4798      	blx	r3
 800d12e:	4605      	mov	r5, r0
      memory_planner = new (memory_planner_buffer) GreedyMemoryPlanner();
 800d130:	f002 fc46 	bl	800f9c0 <_ZN6tflite19GreedyMemoryPlannerC1Ev>
  TFLITE_DCHECK(memory_allocator != nullptr);
 800d134:	e7df      	b.n	800d0f6 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE+0x36>
      memory_planner_buffer = memory_allocator->AllocatePersistentBuffer(
 800d136:	6823      	ldr	r3, [r4, #0]
 800d138:	deff      	udf	#255	@ 0xff
 800d13a:	bf00      	nop
 800d13c:	0801eba8 	.word	0x0801eba8

0800d140 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>:
SubgraphAllocations* MicroAllocator::StartModelAllocation(const Model* model) {
 800d140:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(model != nullptr);
 800d142:	2900      	cmp	r1, #0
 800d144:	d049      	beq.n	800d1da <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x9a>
  if (model_is_allocating_) {
 800d146:	7d06      	ldrb	r6, [r0, #20]
 800d148:	4604      	mov	r4, r0
 800d14a:	2e00      	cmp	r6, #0
 800d14c:	d139      	bne.n	800d1c2 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x82>
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d14e:	6880      	ldr	r0, [r0, #8]
  model_is_allocating_ = true;
 800d150:	2301      	movs	r3, #1
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d152:	2204      	movs	r2, #4
 800d154:	460d      	mov	r5, r1
  model_is_allocating_ = true;
 800d156:	7523      	strb	r3, [r4, #20]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d158:	2108      	movs	r1, #8
 800d15a:	6803      	ldr	r3, [r0, #0]
 800d15c:	689b      	ldr	r3, [r3, #8]
 800d15e:	4798      	blx	r3
      MicroBuiltinDataAllocator(persistent_buffer_allocator_);
 800d160:	68a2      	ldr	r2, [r4, #8]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d162:	4603      	mov	r3, r0
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800d164:	2190      	movs	r1, #144	@ 0x90
      : persistent_allocator_(persistent_allocator) {}
 800d166:	6042      	str	r2, [r0, #4]
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800d168:	6860      	ldr	r0, [r4, #4]
      : persistent_allocator_(persistent_allocator) {}
 800d16a:	4a1d      	ldr	r2, [pc, #116]	@ (800d1e0 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa0>)
 800d16c:	601a      	str	r2, [r3, #0]
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800d16e:	2204      	movs	r2, #4
  builtin_data_allocator_ = new (data_allocator_buffer)
 800d170:	60e3      	str	r3, [r4, #12]
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800d172:	6803      	ldr	r3, [r0, #0]
  scratch_buffer_request_count_ = 0;
 800d174:	61a6      	str	r6, [r4, #24]
      non_persistent_buffer_allocator_->AllocateResizableBuffer(
 800d176:	699b      	ldr	r3, [r3, #24]
 800d178:	4798      	blx	r3
  scratch_buffer_head_ =
 800d17a:	61e0      	str	r0, [r4, #28]
  if (scratch_buffer_head_ == nullptr) {
 800d17c:	b320      	cbz	r0, 800d1c8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x88>
    return data_ - ReadScalar<soffset_t>(data_);
 800d17e:	682b      	ldr	r3, [r5, #0]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d180:	68a0      	ldr	r0, [r4, #8]
 800d182:	1aeb      	subs	r3, r5, r3
 800d184:	6802      	ldr	r2, [r0, #0]
 800d186:	6896      	ldr	r6, [r2, #8]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d188:	881a      	ldrh	r2, [r3, #0]
 800d18a:	2a08      	cmp	r2, #8
 800d18c:	d922      	bls.n	800d1d4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x94>
 800d18e:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d190:	b303      	cbz	r3, 800d1d4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x94>
    auto p = data_ + field_offset;
 800d192:	18ea      	adds	r2, r5, r3
 800d194:	58eb      	ldr	r3, [r5, r3]
          sizeof(SubgraphAllocations) * model->subgraphs()->size(),
 800d196:	58d1      	ldr	r1, [r2, r3]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d198:	2204      	movs	r2, #4
 800d19a:	00c9      	lsls	r1, r1, #3
 800d19c:	47b0      	blx	r6
  if (output == nullptr) {
 800d19e:	4606      	mov	r6, r0
 800d1a0:	b1a0      	cbz	r0, 800d1cc <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x8c>
      AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
 800d1a2:	6823      	ldr	r3, [r4, #0]
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	4629      	mov	r1, r5
 800d1a8:	4620      	mov	r0, r4
 800d1aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1ac:	4798      	blx	r3
 800d1ae:	b958      	cbnz	r0, 800d1c8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x88>
      AllocateNodeAndRegistrations(model, output) != kTfLiteOk) {
 800d1b0:	6823      	ldr	r3, [r4, #0]
 800d1b2:	4632      	mov	r2, r6
 800d1b4:	4629      	mov	r1, r5
 800d1b6:	4620      	mov	r0, r4
 800d1b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1ba:	4798      	blx	r3
      AllocateTfLiteEvalTensors(model, output) != kTfLiteOk ||
 800d1bc:	b920      	cbnz	r0, 800d1c8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x88>
}
 800d1be:	4630      	mov	r0, r6
 800d1c0:	bd70      	pop	{r4, r5, r6, pc}
    MicroPrintf(
 800d1c2:	4808      	ldr	r0, [pc, #32]	@ (800d1e4 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa4>)
 800d1c4:	f001 f976 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800d1c8:	2600      	movs	r6, #0
 800d1ca:	e7f8      	b.n	800d1be <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x7e>
    MicroPrintf("Failed to allocate memory for model metadata.");
 800d1cc:	4806      	ldr	r0, [pc, #24]	@ (800d1e8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0xa8>)
 800d1ce:	f001 f971 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800d1d2:	e7f9      	b.n	800d1c8 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE+0x88>
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	deff      	udf	#255	@ 0xff
  TFLITE_DCHECK(model != nullptr);
 800d1da:	f006 faae 	bl	801373a <abort>
 800d1de:	bf00      	nop
 800d1e0:	0801ebf4 	.word	0x0801ebf4
 800d1e4:	08015f08 	.word	0x08015f08
 800d1e8:	08015f60 	.word	0x08015f60

0800d1ec <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
 800d1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ee:	461d      	mov	r5, r3
  if (!model_is_allocating_) {
 800d1f0:	7d03      	ldrb	r3, [r0, #20]
 800d1f2:	b31b      	cbz	r3, 800d23c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x50>
 800d1f4:	460e      	mov	r6, r1
  TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
 800d1f6:	6801      	ldr	r1, [r0, #0]
 800d1f8:	f8df c054 	ldr.w	ip, [pc, #84]	@ 800d250 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x64>
 800d1fc:	4617      	mov	r7, r2
 800d1fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d200:	4604      	mov	r4, r0
 800d202:	6982      	ldr	r2, [r0, #24]
 800d204:	4563      	cmp	r3, ip
 800d206:	d112      	bne.n	800d22e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x42>
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 800d208:	b1ed      	cbz	r5, 800d246 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x5a>
  if (scratch_buffer_request_count_ == 0) {
 800d20a:	b1aa      	cbz	r2, 800d238 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x4c>
 800d20c:	6880      	ldr	r0, [r0, #8]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d20e:	0091      	lsls	r1, r2, #2
 800d210:	2204      	movs	r2, #4
 800d212:	6803      	ldr	r3, [r0, #0]
 800d214:	689b      	ldr	r3, [r3, #8]
 800d216:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph_allocations,
 800d218:	6821      	ldr	r1, [r4, #0]
      persistent_buffer_allocator_->AllocatePersistentBuffer(
 800d21a:	4603      	mov	r3, r0
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
 800d21c:	6028      	str	r0, [r5, #0]
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph_allocations,
 800d21e:	6bcd      	ldr	r5, [r1, #60]	@ 0x3c
 800d220:	463a      	mov	r2, r7
 800d222:	4631      	mov	r1, r6
 800d224:	4620      	mov	r0, r4
 800d226:	47a8      	blx	r5
 800d228:	b900      	cbnz	r0, 800d22c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x40>
  model_is_allocating_ = false;
 800d22a:	7520      	strb	r0, [r4, #20]
}
 800d22c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
 800d22e:	4629      	mov	r1, r5
 800d230:	4798      	blx	r3
 800d232:	2800      	cmp	r0, #0
 800d234:	d1fa      	bne.n	800d22c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x40>
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph_allocations,
 800d236:	6821      	ldr	r1, [r4, #0]
 800d238:	682b      	ldr	r3, [r5, #0]
 800d23a:	e7f0      	b.n	800d21e <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x32>
    MicroPrintf(
 800d23c:	4803      	ldr	r0, [pc, #12]	@ (800d24c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE+0x60>)
 800d23e:	f001 f939 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800d242:	2001      	movs	r0, #1
}
 800d244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 800d246:	f006 fa78 	bl	801373a <abort>
 800d24a:	bf00      	nop
 800d24c:	08015f90 	.word	0x08015f90
 800d250:	0800c791 	.word	0x0800c791

0800d254 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>:
                                                         int* buffer_idx) {
 800d254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d258:	4680      	mov	r8, r0
 800d25a:	460f      	mov	r7, r1
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800d25c:	69c0      	ldr	r0, [r0, #28]
 800d25e:	2104      	movs	r1, #4
                                                         int* buffer_idx) {
 800d260:	4616      	mov	r6, r2
 800d262:	461d      	mov	r5, r3
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800d264:	f7fe fafe 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800d268:	f8d8 2018 	ldr.w	r2, [r8, #24]
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800d26c:	4684      	mov	ip, r0
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800d26e:	b17a      	cbz	r2, 800d290 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x3c>
 800d270:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
  size_t current_node_request_count = 0;
 800d274:	2300      	movs	r3, #0
 800d276:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800d27a:	f8dc 4004 	ldr.w	r4, [ip, #4]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800d27e:	f10c 0c0c 	add.w	ip, ip, #12
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800d282:	3401      	adds	r4, #1
      ++current_node_request_count;
 800d284:	bf08      	it	eq
 800d286:	3301      	addeq	r3, #1
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800d288:	45f4      	cmp	ip, lr
 800d28a:	d1f6      	bne.n	800d27a <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x26>
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
 800d28c:	2b0b      	cmp	r3, #11
 800d28e:	d810      	bhi.n	800d2b2 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x5e>
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
 800d290:	f04f 33ff 	mov.w	r3, #4294967295
  current_request->bytes = bytes;
 800d294:	f8cc 7000 	str.w	r7, [ip]
  current_request->subgraph_idx = subgraph_idx;
 800d298:	f8cc 6008 	str.w	r6, [ip, #8]
  return kTfLiteOk;
 800d29c:	2000      	movs	r0, #0
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
 800d29e:	f8cc 3004 	str.w	r3, [ip, #4]
  *buffer_idx = scratch_buffer_request_count_;
 800d2a2:	602a      	str	r2, [r5, #0]
  ++scratch_buffer_request_count_;
 800d2a4:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800d2a8:	3301      	adds	r3, #1
 800d2aa:	f8c8 3018 	str.w	r3, [r8, #24]
}
 800d2ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MicroPrintf("Scratch buffer request exeeds limit per operator (%d)",
 800d2b2:	210c      	movs	r1, #12
 800d2b4:	4802      	ldr	r0, [pc, #8]	@ (800d2c0 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi+0x6c>)
 800d2b6:	f001 f8fd 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800d2ba:	2001      	movs	r0, #1
}
 800d2bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2c0:	08015fdc 	.word	0x08015fdc

0800d2c4 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 800d2c4:	6803      	ldr	r3, [r0, #0]
 800d2c6:	4a18      	ldr	r2, [pc, #96]	@ (800d328 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x64>)
 800d2c8:	695b      	ldr	r3, [r3, #20]
 800d2ca:	4293      	cmp	r3, r2
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
 800d2cc:	b570      	push	{r4, r5, r6, lr}
 800d2ce:	4604      	mov	r4, r0
 800d2d0:	460d      	mov	r5, r1
 800d2d2:	d124      	bne.n	800d31e <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x5a>
  return non_persistent_buffer_allocator_->ResetTempAllocations();
 800d2d4:	6840      	ldr	r0, [r0, #4]
 800d2d6:	6803      	ldr	r3, [r0, #0]
 800d2d8:	695b      	ldr	r3, [r3, #20]
 800d2da:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 800d2dc:	b100      	cbz	r0, 800d2e0 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x1c>
}
 800d2de:	bd70      	pop	{r4, r5, r6, pc}
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800d2e0:	2104      	movs	r1, #4
 800d2e2:	69e0      	ldr	r0, [r4, #28]
 800d2e4:	f7fe fabe 	bl	800b864 <_ZN6tflite14AlignPointerUpEPhj>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800d2e8:	69a2      	ldr	r2, [r4, #24]
  return reinterpret_cast<internal::ScratchBufferRequest*>(AlignPointerUp(
 800d2ea:	4603      	mov	r3, r0
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800d2ec:	b1ca      	cbz	r2, 800d322 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x5e>
 800d2ee:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800d2f2:	0091      	lsls	r1, r2, #2
 800d2f4:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800d2f8:	685a      	ldr	r2, [r3, #4]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800d2fa:	330c      	adds	r3, #12
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800d2fc:	3201      	adds	r2, #1
      requests[i].node_idx = node_id;
 800d2fe:	bf08      	it	eq
 800d300:	f843 5c08 	streq.w	r5, [r3, #-8]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800d304:	4563      	cmp	r3, ip
 800d306:	d1f7      	bne.n	800d2f8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x34>
  TF_LITE_ENSURE_STATUS(non_persistent_buffer_allocator_->ResizeBuffer(
 800d308:	f101 0290 	add.w	r2, r1, #144	@ 0x90
 800d30c:	6860      	ldr	r0, [r4, #4]
 800d30e:	2304      	movs	r3, #4
 800d310:	69e1      	ldr	r1, [r4, #28]
 800d312:	6804      	ldr	r4, [r0, #0]
 800d314:	69e4      	ldr	r4, [r4, #28]
 800d316:	46a4      	mov	ip, r4
}
 800d318:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  TF_LITE_ENSURE_STATUS(non_persistent_buffer_allocator_->ResizeBuffer(
 800d31c:	4760      	bx	ip
  TF_LITE_ENSURE_STATUS(ResetTempAllocations());
 800d31e:	4798      	blx	r3
 800d320:	e7dc      	b.n	800d2dc <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x18>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800d322:	2290      	movs	r2, #144	@ 0x90
 800d324:	e7f2      	b.n	800d30c <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x48>
 800d326:	bf00      	nop
 800d328:	0800c4e9 	.word	0x0800c4e9

0800d32c <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>:
      scratch_buffer_head_, alignof(internal::ScratchBufferRequest)));
}

TfLiteBridgeBuiltinDataAllocator* MicroAllocator::GetBuiltinDataAllocator() {
  return builtin_data_allocator_;
}
 800d32c:	68c0      	ldr	r0, [r0, #12]
 800d32e:	4770      	bx	lr

0800d330 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>:
}  // namespace

TfLiteTensor* MicroContext::AllocateTempInputTensor(const TfLiteNode* node,
                                                    int index) {
  const int tensor_index =
      GetTensorIndex(index, node->inputs->size, node->inputs->data);
 800d330:	680b      	ldr	r3, [r1, #0]
  if (index >= 0 && index < max_size) {
 800d332:	f853 1b04 	ldr.w	r1, [r3], #4
 800d336:	4291      	cmp	r1, r2
 800d338:	dd08      	ble.n	800d34c <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei+0x1c>
 800d33a:	2a00      	cmp	r2, #0
 800d33c:	db06      	blt.n	800d34c <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei+0x1c>
    const int tensor_index = tensor_indices[index];
 800d33e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  if (tensor_index < 0) {
 800d342:	2900      	cmp	r1, #0
 800d344:	db02      	blt.n	800d34c <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei+0x1c>
    return nullptr;
  }
  return AllocateTempTfLiteTensor(tensor_index);
 800d346:	6803      	ldr	r3, [r0, #0]
 800d348:	695b      	ldr	r3, [r3, #20]
 800d34a:	4718      	bx	r3
}
 800d34c:	2000      	movs	r0, #0
 800d34e:	4770      	bx	lr

0800d350 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>:

TfLiteTensor* MicroContext::AllocateTempOutputTensor(const TfLiteNode* node,
                                                     int index) {
  const int tensor_index =
      GetTensorIndex(index, node->outputs->size, node->outputs->data);
 800d350:	684b      	ldr	r3, [r1, #4]
  if (index >= 0 && index < max_size) {
 800d352:	f853 1b04 	ldr.w	r1, [r3], #4
 800d356:	4291      	cmp	r1, r2
 800d358:	dd08      	ble.n	800d36c <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei+0x1c>
 800d35a:	2a00      	cmp	r2, #0
 800d35c:	db06      	blt.n	800d36c <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei+0x1c>
    const int tensor_index = tensor_indices[index];
 800d35e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  if (tensor_index < 0) {
 800d362:	2900      	cmp	r1, #0
 800d364:	db02      	blt.n	800d36c <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei+0x1c>
    return nullptr;
  }
  return AllocateTempTfLiteTensor(tensor_index);
 800d366:	6803      	ldr	r3, [r0, #0]
 800d368:	695b      	ldr	r3, [r3, #20]
 800d36a:	4718      	bx	r3
}
 800d36c:	2000      	movs	r0, #0
 800d36e:	4770      	bx	lr

0800d370 <_ZN6tflite25MicroContextReportOpErrorEP13TfLiteContextPKcz>:
  }
  return AllocateTempTfLiteTensor(tensor_index);
}

void MicroContextReportOpError(struct TfLiteContext* context,
                               const char* format, ...) {
 800d370:	b40e      	push	{r1, r2, r3}
 800d372:	b500      	push	{lr}
 800d374:	b082      	sub	sp, #8
 800d376:	a903      	add	r1, sp, #12
 800d378:	f851 0b04 	ldr.w	r0, [r1], #4
  va_list args;
  va_start(args, format);
 800d37c:	9101      	str	r1, [sp, #4]
  VMicroPrintf(format, args);
 800d37e:	f001 f88f 	bl	800e4a0 <_Z12VMicroPrintfPKcSt9__va_list>
  va_end(args);
}
 800d382:	b002      	add	sp, #8
 800d384:	f85d eb04 	ldr.w	lr, [sp], #4
 800d388:	b003      	add	sp, #12
 800d38a:	4770      	bx	lr

0800d38c <_ZN6tflite36MicroContextAllocatePersistentBufferEP13TfLiteContextj>:
 private:
  TF_LITE_REMOVE_VIRTUAL_DELETE
};

inline MicroContext* GetMicroContext(const struct TfLiteContext* context) {
  return reinterpret_cast<MicroContext*>(context->impl_);
 800d38c:	68c0      	ldr	r0, [r0, #12]
// TODO(b/213010668): migrate all existing kernels to use MicroContext, delete
// these functions, and remove corresponding members from the TfLiteContext
// struct for TFLM.
inline void* MicroContextAllocatePersistentBuffer(TfLiteContext* ctx,
                                                  size_t bytes) {
  return GetMicroContext(ctx)->AllocatePersistentBuffer(bytes);
 800d38e:	6803      	ldr	r3, [r0, #0]
 800d390:	689b      	ldr	r3, [r3, #8]
 800d392:	4718      	bx	r3

0800d394 <_ZN6tflite39MicroContextRequestScratchBufferInArenaEP13TfLiteContextjPi>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800d394:	68c0      	ldr	r0, [r0, #12]
}
inline TfLiteStatus MicroContextRequestScratchBufferInArena(TfLiteContext* ctx,
                                                            size_t bytes,
                                                            int* buffer_idx) {
  return GetMicroContext(ctx)->RequestScratchBufferInArena(bytes, buffer_idx);
 800d396:	6803      	ldr	r3, [r0, #0]
 800d398:	68db      	ldr	r3, [r3, #12]
 800d39a:	4718      	bx	r3

0800d39c <_ZN6tflite28MicroContextGetScratchBufferEP13TfLiteContexti>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800d39c:	68c0      	ldr	r0, [r0, #12]
}
inline void* MicroContextGetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  return GetMicroContext(ctx)->GetScratchBuffer(buffer_idx);
 800d39e:	6803      	ldr	r3, [r0, #0]
 800d3a0:	691b      	ldr	r3, [r3, #16]
 800d3a2:	4718      	bx	r3

0800d3a4 <_ZN6tflite21MicroContextGetTensorEPK13TfLiteContexti>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800d3a4:	68c0      	ldr	r0, [r0, #12]
}
inline TfLiteTensor* MicroContextGetTensor(const struct TfLiteContext* context,
                                           int tensor_idx) {
  return GetMicroContext(context)->AllocateTempTfLiteTensor(tensor_idx);
 800d3a6:	6803      	ldr	r3, [r0, #0]
 800d3a8:	695b      	ldr	r3, [r3, #20]
 800d3aa:	4718      	bx	r3

0800d3ac <_ZN6tflite25MicroContextGetEvalTensorEPK13TfLiteContexti>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800d3ac:	68c0      	ldr	r0, [r0, #12]
}
inline TfLiteEvalTensor* MicroContextGetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  return GetMicroContext(context)->GetEvalTensor(tensor_idx);
 800d3ae:	6803      	ldr	r3, [r0, #0]
 800d3b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3b2:	4718      	bx	r3

0800d3b4 <_ZN6tflite23MicroInterpreterContext16external_contextEv>:
  // Does not take ownership of the pointer and the pointer must refer to valid
  // an object that outlive this class instance.
  // This can only be called once to set one external context.
  TfLiteStatus set_external_context(void* external_context_payload) override;

  void* external_context() override { return external_context_payload_; }
 800d3b4:	6980      	ldr	r0, [r0, #24]
 800d3b6:	4770      	bx	lr

0800d3b8 <_ZN6tflite30MicroContextGetExternalContextEP13TfLiteContext25TfLiteExternalContextType>:
  return reinterpret_cast<MicroContext*>(context->impl_);
 800d3b8:	68c0      	ldr	r0, [r0, #12]
 800d3ba:	4a04      	ldr	r2, [pc, #16]	@ (800d3cc <_ZN6tflite30MicroContextGetExternalContextEP13TfLiteContext25TfLiteExternalContextType+0x14>)
}
inline TfLiteExternalContext* MicroContextGetExternalContext(
    TfLiteContext* context, TfLiteExternalContextType unused) {
  return reinterpret_cast<TfLiteExternalContext*>(
      GetMicroContext(context)->external_context());
 800d3bc:	6803      	ldr	r3, [r0, #0]
 800d3be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3c0:	4293      	cmp	r3, r2
 800d3c2:	d101      	bne.n	800d3c8 <_ZN6tflite30MicroContextGetExternalContextEP13TfLiteContext25TfLiteExternalContextType+0x10>
 800d3c4:	6980      	ldr	r0, [r0, #24]
}
 800d3c6:	4770      	bx	lr
      GetMicroContext(context)->external_context());
 800d3c8:	4718      	bx	r3
 800d3ca:	bf00      	nop
 800d3cc:	0800d3b5 	.word	0x0800d3b5

0800d3d0 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb>:
    return MemoryPlannerType::kGreedy;
  }
}
}  // namespace

MicroInterpreter::MicroInterpreter(const Model* model,
 800d3d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
      graph_(&context_, model, &allocator_, resource_variables),
      tensors_allocated_(false),
      initialization_status_(kTfLiteError),
      input_tensors_(nullptr),
      output_tensors_(nullptr),
      micro_context_(&allocator_, model_, &graph_) {
 800d3d4:	f100 0808 	add.w	r8, r0, #8
MicroInterpreter::MicroInterpreter(const Model* model,
 800d3d8:	b083      	sub	sp, #12
 800d3da:	4604      	mov	r4, r0
 800d3dc:	461f      	mov	r7, r3
 800d3de:	460e      	mov	r6, r1
 800d3e0:	f89d 9034 	ldrb.w	r9, [sp, #52]	@ 0x34
      op_resolver_(op_resolver),
 800d3e4:	6042      	str	r2, [r0, #4]
      micro_context_(&allocator_, model_, &graph_) {
 800d3e6:	2264      	movs	r2, #100	@ 0x64
    : model_(model),
 800d3e8:	6001      	str	r1, [r0, #0]
      micro_context_(&allocator_, model_, &graph_) {
 800d3ea:	2100      	movs	r1, #0
 800d3ec:	4640      	mov	r0, r8
MicroInterpreter::MicroInterpreter(const Model* model,
 800d3ee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
      micro_context_(&allocator_, model_, &graph_) {
 800d3f0:	f006 fc3c 	bl	8013c6c <memset>
      allocator_(*MicroAllocator::Create(
 800d3f4:	4638      	mov	r0, r7
      graph_(&context_, model, &allocator_, resource_variables),
 800d3f6:	f104 0770 	add.w	r7, r4, #112	@ 0x70
      allocator_(*MicroAllocator::Create(
 800d3fa:	464a      	mov	r2, r9
 800d3fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3fe:	f7ff fe5f 	bl	800d0c0 <_ZN6tflite14MicroAllocator6CreateEPhjNS_17MemoryPlannerTypeE>
      graph_(&context_, model, &allocator_, resource_variables),
 800d402:	9500      	str	r5, [sp, #0]
 800d404:	4632      	mov	r2, r6
      allocator_(*MicroAllocator::Create(
 800d406:	4603      	mov	r3, r0
      graph_(&context_, model, &allocator_, resource_variables),
 800d408:	4641      	mov	r1, r8
      allocator_(*MicroAllocator::Create(
 800d40a:	66e0      	str	r0, [r4, #108]	@ 0x6c
      graph_(&context_, model, &allocator_, resource_variables),
 800d40c:	4638      	mov	r0, r7
      micro_context_(&allocator_, model_, &graph_) {
 800d40e:	2500      	movs	r5, #0
      graph_(&context_, model, &allocator_, resource_variables),
 800d410:	f001 f816 	bl	800e440 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE>
      micro_context_(&allocator_, model_, &graph_) {
 800d414:	4626      	mov	r6, r4
      tensors_allocated_(false),
 800d416:	f44f 7380 	mov.w	r3, #256	@ 0x100
      micro_context_(&allocator_, model_, &graph_) {
 800d41a:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
      output_tensors_(nullptr),
 800d41c:	f8c4 50a0 	str.w	r5, [r4, #160]	@ 0xa0
      tensors_allocated_(false),
 800d420:	f8a4 3094 	strh.w	r3, [r4, #148]	@ 0x94
      micro_context_(&allocator_, model_, &graph_) {
 800d424:	463b      	mov	r3, r7
 800d426:	e9c4 5526 	strd	r5, r5, [r4, #152]	@ 0x98
 800d42a:	f856 2ba4 	ldr.w	r2, [r6], #164
 800d42e:	4630      	mov	r0, r6
 800d430:	f000 fc9c 	bl	800dd6c <_ZN6tflite23MicroInterpreterContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_21MicroInterpreterGraphE>
    graph_.FreeSubgraphs();
  }
}

void MicroInterpreter::Init(MicroProfilerInterface* profiler) {
  micro_context_.SetInterpreterState(
 800d434:	4629      	mov	r1, r5
 800d436:	4630      	mov	r0, r6
 800d438:	f000 fca8 	bl	800dd8c <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
      MicroInterpreterContext::InterpreterState::kInit);
  context_.impl_ = static_cast<void*>(&micro_context_);
  context_.ReportError = MicroContextReportOpError;
  context_.GetTensor = MicroContextGetTensor;
  context_.GetEvalTensor = MicroContextGetEvalTensor;
  context_.profiler = profiler;
 800d43c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
  context_.ReportError = MicroContextReportOpError;
 800d43e:	4b0b      	ldr	r3, [pc, #44]	@ (800d46c <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0x9c>)
}
 800d440:	4620      	mov	r0, r4
  context_.RequestScratchBufferInArena =
 800d442:	490b      	ldr	r1, [pc, #44]	@ (800d470 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xa0>)
  context_.profiler = profiler;
 800d444:	63e2      	str	r2, [r4, #60]	@ 0x3c
  context_.ReportError = MicroContextReportOpError;
 800d446:	61e3      	str	r3, [r4, #28]
      MicroContextRequestScratchBufferInArena;
  context_.GetExternalContext = MicroContextGetExternalContext;
 800d448:	4a0a      	ldr	r2, [pc, #40]	@ (800d474 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xa4>)
  context_.GetTensor = MicroContextGetTensor;
 800d44a:	4b0b      	ldr	r3, [pc, #44]	@ (800d478 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xa8>)
  context_.RequestScratchBufferInArena =
 800d44c:	64a1      	str	r1, [r4, #72]	@ 0x48
  context_.GetExternalContext = MicroContextGetExternalContext;
 800d44e:	6322      	str	r2, [r4, #48]	@ 0x30
  context_.AllocatePersistentBuffer = MicroContextAllocatePersistentBuffer;
 800d450:	490a      	ldr	r1, [pc, #40]	@ (800d47c <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xac>)
  context_.GetScratchBuffer = MicroContextGetScratchBuffer;
 800d452:	4a0b      	ldr	r2, [pc, #44]	@ (800d480 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xb0>)
  context_.GetTensor = MicroContextGetTensor;
 800d454:	65a3      	str	r3, [r4, #88]	@ 0x58
  context_.GetEvalTensor = MicroContextGetEvalTensor;
 800d456:	4b0b      	ldr	r3, [pc, #44]	@ (800d484 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceEb+0xb4>)
  context_.impl_ = static_cast<void*>(&micro_context_);
 800d458:	6166      	str	r6, [r4, #20]
  context_.AllocatePersistentBuffer = MicroContextAllocatePersistentBuffer;
 800d45a:	6421      	str	r1, [r4, #64]	@ 0x40
  context_.GetScratchBuffer = MicroContextGetScratchBuffer;
 800d45c:	64e2      	str	r2, [r4, #76]	@ 0x4c
  context_.GetEvalTensor = MicroContextGetEvalTensor;
 800d45e:	65e3      	str	r3, [r4, #92]	@ 0x5c

  initialization_status_ = kTfLiteOk;
 800d460:	f884 5095 	strb.w	r5, [r4, #149]	@ 0x95
}
 800d464:	b003      	add	sp, #12
 800d466:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d46a:	bf00      	nop
 800d46c:	0800d371 	.word	0x0800d371
 800d470:	0800d395 	.word	0x0800d395
 800d474:	0800d3b9 	.word	0x0800d3b9
 800d478:	0800d3a5 	.word	0x0800d3a5
 800d47c:	0800d38d 	.word	0x0800d38d
 800d480:	0800d39d 	.word	0x0800d39d
 800d484:	0800d3ad 	.word	0x0800d3ad

0800d488 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE>:
MicroInterpreter::MicroInterpreter(const Model* model,
 800d488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
      micro_context_(&allocator_, model_, &graph_) {
 800d48c:	f100 0808 	add.w	r8, r0, #8
MicroInterpreter::MicroInterpreter(const Model* model,
 800d490:	4604      	mov	r4, r0
 800d492:	b082      	sub	sp, #8
 800d494:	460f      	mov	r7, r1
      op_resolver_(op_resolver),
 800d496:	6042      	str	r2, [r0, #4]
      micro_context_(&allocator_, model_, &graph_) {
 800d498:	2264      	movs	r2, #100	@ 0x64
    : model_(model),
 800d49a:	6001      	str	r1, [r0, #0]
      micro_context_(&allocator_, model_, &graph_) {
 800d49c:	2100      	movs	r1, #0
 800d49e:	4640      	mov	r0, r8
MicroInterpreter::MicroInterpreter(const Model* model,
 800d4a0:	461d      	mov	r5, r3
 800d4a2:	9e08      	ldr	r6, [sp, #32]
      micro_context_(&allocator_, model_, &graph_) {
 800d4a4:	f006 fbe2 	bl	8013c6c <memset>
      graph_(&context_, model, allocator, resource_variables),
 800d4a8:	463a      	mov	r2, r7
 800d4aa:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 800d4ae:	9600      	str	r6, [sp, #0]
 800d4b0:	4641      	mov	r1, r8
 800d4b2:	462b      	mov	r3, r5
      allocator_(*allocator),
 800d4b4:	66e5      	str	r5, [r4, #108]	@ 0x6c
      graph_(&context_, model, allocator, resource_variables),
 800d4b6:	4638      	mov	r0, r7
      micro_context_(&allocator_, model_, &graph_) {
 800d4b8:	2500      	movs	r5, #0
      graph_(&context_, model, allocator, resource_variables),
 800d4ba:	f000 ffc1 	bl	800e440 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE>
      micro_context_(&allocator_, model_, &graph_) {
 800d4be:	4626      	mov	r6, r4
      tensors_allocated_(false),
 800d4c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
      micro_context_(&allocator_, model_, &graph_) {
 800d4c4:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
      output_tensors_(nullptr),
 800d4c6:	f8c4 50a0 	str.w	r5, [r4, #160]	@ 0xa0
      tensors_allocated_(false),
 800d4ca:	f8a4 3094 	strh.w	r3, [r4, #148]	@ 0x94
      micro_context_(&allocator_, model_, &graph_) {
 800d4ce:	463b      	mov	r3, r7
 800d4d0:	e9c4 5526 	strd	r5, r5, [r4, #152]	@ 0x98
 800d4d4:	f856 2ba4 	ldr.w	r2, [r6], #164
 800d4d8:	4630      	mov	r0, r6
 800d4da:	f000 fc47 	bl	800dd6c <_ZN6tflite23MicroInterpreterContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_21MicroInterpreterGraphE>
  micro_context_.SetInterpreterState(
 800d4de:	4629      	mov	r1, r5
 800d4e0:	4630      	mov	r0, r6
 800d4e2:	f000 fc53 	bl	800dd8c <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
  context_.profiler = profiler;
 800d4e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
  context_.ReportError = MicroContextReportOpError;
 800d4e8:	4b0a      	ldr	r3, [pc, #40]	@ (800d514 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE+0x8c>)
}
 800d4ea:	4620      	mov	r0, r4
  context_.RequestScratchBufferInArena =
 800d4ec:	490a      	ldr	r1, [pc, #40]	@ (800d518 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE+0x90>)
  context_.profiler = profiler;
 800d4ee:	63e2      	str	r2, [r4, #60]	@ 0x3c
  context_.ReportError = MicroContextReportOpError;
 800d4f0:	61e3      	str	r3, [r4, #28]
  context_.GetExternalContext = MicroContextGetExternalContext;
 800d4f2:	4a0a      	ldr	r2, [pc, #40]	@ (800d51c <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE+0x94>)
  context_.GetTensor = MicroContextGetTensor;
 800d4f4:	4b0a      	ldr	r3, [pc, #40]	@ (800d520 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE+0x98>)
  context_.RequestScratchBufferInArena =
 800d4f6:	64a1      	str	r1, [r4, #72]	@ 0x48
  context_.GetExternalContext = MicroContextGetExternalContext;
 800d4f8:	6322      	str	r2, [r4, #48]	@ 0x30
  context_.AllocatePersistentBuffer = MicroContextAllocatePersistentBuffer;
 800d4fa:	490a      	ldr	r1, [pc, #40]	@ (800d524 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE+0x9c>)
  context_.GetScratchBuffer = MicroContextGetScratchBuffer;
 800d4fc:	4a0a      	ldr	r2, [pc, #40]	@ (800d528 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE+0xa0>)
  context_.GetTensor = MicroContextGetTensor;
 800d4fe:	65a3      	str	r3, [r4, #88]	@ 0x58
  context_.GetEvalTensor = MicroContextGetEvalTensor;
 800d500:	4b0a      	ldr	r3, [pc, #40]	@ (800d52c <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesEPNS_22MicroProfilerInterfaceE+0xa4>)
  context_.impl_ = static_cast<void*>(&micro_context_);
 800d502:	6166      	str	r6, [r4, #20]
  context_.AllocatePersistentBuffer = MicroContextAllocatePersistentBuffer;
 800d504:	6421      	str	r1, [r4, #64]	@ 0x40
  context_.GetScratchBuffer = MicroContextGetScratchBuffer;
 800d506:	64e2      	str	r2, [r4, #76]	@ 0x4c
  context_.GetEvalTensor = MicroContextGetEvalTensor;
 800d508:	65e3      	str	r3, [r4, #92]	@ 0x5c
  initialization_status_ = kTfLiteOk;
 800d50a:	f884 5095 	strb.w	r5, [r4, #149]	@ 0x95
}
 800d50e:	b002      	add	sp, #8
 800d510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d514:	0800d371 	.word	0x0800d371
 800d518:	0800d395 	.word	0x0800d395
 800d51c:	0800d3b9 	.word	0x0800d3b9
 800d520:	0800d3a5 	.word	0x0800d3a5
 800d524:	0800d38d 	.word	0x0800d38d
 800d528:	0800d39d 	.word	0x0800d39d
 800d52c:	0800d3ad 	.word	0x0800d3ad

0800d530 <_ZN6tflite16MicroInterpreter5inputEj>:
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
  }
  return graph_.InvokeSubgraph(0);
}

TfLiteTensor* MicroInterpreter::input(size_t index) {
 800d530:	b510      	push	{r4, lr}
 800d532:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800d534:	6823      	ldr	r3, [r4, #0]
 800d536:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d538:	881a      	ldrh	r2, [r3, #0]
 800d53a:	2a08      	cmp	r2, #8
 800d53c:	d925      	bls.n	800d58a <_ZN6tflite16MicroInterpreter5inputEj+0x5a>
 800d53e:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d540:	b31b      	cbz	r3, 800d58a <_ZN6tflite16MicroInterpreter5inputEj+0x5a>
    auto p = data_ + field_offset;
 800d542:	18e2      	adds	r2, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d544:	58e3      	ldr	r3, [r4, r3]
    FLATBUFFERS_ASSERT(i < size());
 800d546:	58d4      	ldr	r4, [r2, r3]
 800d548:	441a      	add	r2, r3
 800d54a:	b1c4      	cbz	r4, 800d57e <_ZN6tflite16MicroInterpreter5inputEj+0x4e>
 800d54c:	6853      	ldr	r3, [r2, #4]
 800d54e:	3304      	adds	r3, #4
 800d550:	18d4      	adds	r4, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d552:	58d3      	ldr	r3, [r2, r3]
 800d554:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d556:	881a      	ldrh	r2, [r3, #0]
 800d558:	2a06      	cmp	r2, #6
 800d55a:	d916      	bls.n	800d58a <_ZN6tflite16MicroInterpreter5inputEj+0x5a>
 800d55c:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d55e:	b1a3      	cbz	r3, 800d58a <_ZN6tflite16MicroInterpreter5inputEj+0x5a>
    auto p = data_ + field_offset;
 800d560:	18e2      	adds	r2, r4, r3
  SizeT size() const { return EndianScalar(length_); }
 800d562:	58e3      	ldr	r3, [r4, r3]
 800d564:	58d2      	ldr	r2, [r2, r3]
  const size_t length = inputs_size();
  if (index >= length) {
 800d566:	4291      	cmp	r1, r2
 800d568:	d204      	bcs.n	800d574 <_ZN6tflite16MicroInterpreter5inputEj+0x44>
    MicroPrintf("Input index %d out of range (length is %d)", index, length);
    return nullptr;
  }
  return input_tensors_[index];
 800d56a:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800d56e:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 800d572:	bd10      	pop	{r4, pc}
    MicroPrintf("Input index %d out of range (length is %d)", index, length);
 800d574:	4806      	ldr	r0, [pc, #24]	@ (800d590 <_ZN6tflite16MicroInterpreter5inputEj+0x60>)
 800d576:	f000 ff9d 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800d57a:	2000      	movs	r0, #0
}
 800d57c:	bd10      	pop	{r4, pc}
    FLATBUFFERS_ASSERT(i < size());
 800d57e:	4b05      	ldr	r3, [pc, #20]	@ (800d594 <_ZN6tflite16MicroInterpreter5inputEj+0x64>)
 800d580:	21b0      	movs	r1, #176	@ 0xb0
 800d582:	4a05      	ldr	r2, [pc, #20]	@ (800d598 <_ZN6tflite16MicroInterpreter5inputEj+0x68>)
 800d584:	4805      	ldr	r0, [pc, #20]	@ (800d59c <_ZN6tflite16MicroInterpreter5inputEj+0x6c>)
 800d586:	f006 f8df 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800d58a:	2300      	movs	r3, #0
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	deff      	udf	#255	@ 0xff
 800d590:	08016014 	.word	0x08016014
 800d594:	080152d8 	.word	0x080152d8
 800d598:	080152e4 	.word	0x080152e4
 800d59c:	080153b4 	.word	0x080153b4

0800d5a0 <_ZN6tflite16MicroInterpreter6outputEj>:

TfLiteTensor* MicroInterpreter::output(size_t index) {
 800d5a0:	b510      	push	{r4, lr}
 800d5a2:	6804      	ldr	r4, [r0, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800d5a4:	6823      	ldr	r3, [r4, #0]
 800d5a6:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d5a8:	881a      	ldrh	r2, [r3, #0]
 800d5aa:	2a08      	cmp	r2, #8
 800d5ac:	d925      	bls.n	800d5fa <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
 800d5ae:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d5b0:	b31b      	cbz	r3, 800d5fa <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    auto p = data_ + field_offset;
 800d5b2:	18e2      	adds	r2, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d5b4:	58e3      	ldr	r3, [r4, r3]
    FLATBUFFERS_ASSERT(i < size());
 800d5b6:	58d4      	ldr	r4, [r2, r3]
 800d5b8:	441a      	add	r2, r3
 800d5ba:	b1c4      	cbz	r4, 800d5ee <_ZN6tflite16MicroInterpreter6outputEj+0x4e>
 800d5bc:	6853      	ldr	r3, [r2, #4]
 800d5be:	3304      	adds	r3, #4
 800d5c0:	18d4      	adds	r4, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d5c2:	58d3      	ldr	r3, [r2, r3]
 800d5c4:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d5c6:	881a      	ldrh	r2, [r3, #0]
 800d5c8:	2a08      	cmp	r2, #8
 800d5ca:	d916      	bls.n	800d5fa <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
 800d5cc:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d5ce:	b1a3      	cbz	r3, 800d5fa <_ZN6tflite16MicroInterpreter6outputEj+0x5a>
    auto p = data_ + field_offset;
 800d5d0:	18e2      	adds	r2, r4, r3
  SizeT size() const { return EndianScalar(length_); }
 800d5d2:	58e3      	ldr	r3, [r4, r3]
 800d5d4:	58d2      	ldr	r2, [r2, r3]
  const size_t length = outputs_size();
  if (index >= length) {
 800d5d6:	4291      	cmp	r1, r2
 800d5d8:	d204      	bcs.n	800d5e4 <_ZN6tflite16MicroInterpreter6outputEj+0x44>
    MicroPrintf("Output index %d out of range (length is %d)", index, length);
    return nullptr;
  }
  return output_tensors_[index];
 800d5da:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
 800d5de:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 800d5e2:	bd10      	pop	{r4, pc}
    MicroPrintf("Output index %d out of range (length is %d)", index, length);
 800d5e4:	4806      	ldr	r0, [pc, #24]	@ (800d600 <_ZN6tflite16MicroInterpreter6outputEj+0x60>)
 800d5e6:	f000 ff65 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return nullptr;
 800d5ea:	2000      	movs	r0, #0
}
 800d5ec:	bd10      	pop	{r4, pc}
    FLATBUFFERS_ASSERT(i < size());
 800d5ee:	4b05      	ldr	r3, [pc, #20]	@ (800d604 <_ZN6tflite16MicroInterpreter6outputEj+0x64>)
 800d5f0:	21b0      	movs	r1, #176	@ 0xb0
 800d5f2:	4a05      	ldr	r2, [pc, #20]	@ (800d608 <_ZN6tflite16MicroInterpreter6outputEj+0x68>)
 800d5f4:	4805      	ldr	r0, [pc, #20]	@ (800d60c <_ZN6tflite16MicroInterpreter6outputEj+0x6c>)
 800d5f6:	f006 f8a7 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	deff      	udf	#255	@ 0xff
 800d600:	08016040 	.word	0x08016040
 800d604:	080152d8 	.word	0x080152d8
 800d608:	080152e4 	.word	0x080152e4
 800d60c:	080153b4 	.word	0x080153b4

0800d610 <_ZN6tflite16MicroInterpreterD1Ev>:
MicroInterpreter::~MicroInterpreter() {
 800d610:	b538      	push	{r3, r4, r5, lr}
  if (graph_.GetAllocations() != nullptr) {
 800d612:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
MicroInterpreter::~MicroInterpreter() {
 800d616:	4604      	mov	r4, r0
    graph_.FreeSubgraphs();
 800d618:	f100 0570 	add.w	r5, r0, #112	@ 0x70
  if (graph_.GetAllocations() != nullptr) {
 800d61c:	b113      	cbz	r3, 800d624 <_ZN6tflite16MicroInterpreterD1Ev+0x14>
    graph_.FreeSubgraphs();
 800d61e:	4628      	mov	r0, r5
 800d620:	f000 fc52 	bl	800dec8 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv>
}
 800d624:	f104 00a4 	add.w	r0, r4, #164	@ 0xa4
 800d628:	f000 fb26 	bl	800dc78 <_ZN6tflite23MicroInterpreterContextD1Ev>
 800d62c:	4628      	mov	r0, r5
 800d62e:	f000 fbb1 	bl	800dd94 <_ZN6tflite21MicroInterpreterGraphD1Ev>
 800d632:	4620      	mov	r0, r4
 800d634:	bd38      	pop	{r3, r4, r5, pc}
 800d636:	bf00      	nop

0800d638 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>:
TfLiteStatus MicroInterpreter::PrepareNodeAndRegistrationDataFromFlatbuffer() {
 800d638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d63c:	f100 0470 	add.w	r4, r0, #112	@ 0x70
 800d640:	b08f      	sub	sp, #60	@ 0x3c
 800d642:	4681      	mov	r9, r0
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
 800d644:	2604      	movs	r6, #4
 800d646:	2500      	movs	r5, #0
 800d648:	4620      	mov	r0, r4
 800d64a:	9409      	str	r4, [sp, #36]	@ 0x24
 800d64c:	f000 fba4 	bl	800dd98 <_ZN6tflite21MicroInterpreterGraph12NumSubgraphsEv>
 800d650:	42a8      	cmp	r0, r5
 800d652:	f340 8136 	ble.w	800d8c2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x28a>
    const SubGraph* subgraph = model_->subgraphs()->Get(subgraph_idx);
 800d656:	f8d9 2000 	ldr.w	r2, [r9]
    return data_ - ReadScalar<soffset_t>(data_);
 800d65a:	6813      	ldr	r3, [r2, #0]
 800d65c:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d65e:	8819      	ldrh	r1, [r3, #0]
 800d660:	2908      	cmp	r1, #8
 800d662:	f240 80fb 	bls.w	800d85c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x224>
 800d666:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d668:	2800      	cmp	r0, #0
 800d66a:	f000 80f7 	beq.w	800d85c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x224>
    auto p = data_ + field_offset;
 800d66e:	1811      	adds	r1, r2, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d670:	5810      	ldr	r0, [r2, r0]
    FLATBUFFERS_ASSERT(i < size());
 800d672:	580c      	ldr	r4, [r1, r0]
 800d674:	4401      	add	r1, r0
 800d676:	42a5      	cmp	r5, r4
 800d678:	f080 812f 	bcs.w	800d8da <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2a2>
    const uint8_t *const offset_location = p + i * element_stride;
 800d67c:	1988      	adds	r0, r1, r6
        offset_location + ReadScalar<offset_type>(offset_location));
 800d67e:	5989      	ldr	r1, [r1, r6]
 800d680:	88db      	ldrh	r3, [r3, #6]
 800d682:	1841      	adds	r1, r0, r1
 800d684:	9102      	str	r1, [sp, #8]
 800d686:	b113      	cbz	r3, 800d68e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x56>
    auto p = data_ + field_offset;
 800d688:	18d1      	adds	r1, r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d68a:	58d3      	ldr	r3, [r2, r3]
 800d68c:	18cb      	adds	r3, r1, r3
        allocator_.GetBuiltinDataAllocator();
 800d68e:	f8d9 006c 	ldr.w	r0, [r9, #108]	@ 0x6c
 800d692:	9301      	str	r3, [sp, #4]
 800d694:	f7ff fe4a 	bl	800d32c <_ZN6tflite14MicroAllocator23GetBuiltinDataAllocatorEv>
 800d698:	9008      	str	r0, [sp, #32]
    uint32_t operators_size = NumSubgraphOperators(subgraph);
 800d69a:	9802      	ldr	r0, [sp, #8]
 800d69c:	f7fe f8a0 	bl	800b7e0 <_ZN6tflite20NumSubgraphOperatorsEPKNS_8SubGraphE>
    for (size_t i = 0; i < operators_size; ++i) {
 800d6a0:	2800      	cmp	r0, #0
 800d6a2:	f000 80c1 	beq.w	800d828 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f0>
 800d6a6:	f04f 0b00 	mov.w	fp, #0
 800d6aa:	00eb      	lsls	r3, r5, #3
 800d6ac:	9007      	str	r0, [sp, #28]
 800d6ae:	46da      	mov	sl, fp
 800d6b0:	9300      	str	r3, [sp, #0]
 800d6b2:	e9cd 560a 	strd	r5, r6, [sp, #40]	@ 0x28
    return data_ - ReadScalar<soffset_t>(data_);
 800d6b6:	9902      	ldr	r1, [sp, #8]
 800d6b8:	680b      	ldr	r3, [r1, #0]
 800d6ba:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d6bc:	881a      	ldrh	r2, [r3, #0]
 800d6be:	2a0a      	cmp	r2, #10
 800d6c0:	f240 80cc 	bls.w	800d85c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x224>
 800d6c4:	895a      	ldrh	r2, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d6c6:	2a00      	cmp	r2, #0
 800d6c8:	f000 80c8 	beq.w	800d85c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x224>
    auto p = data_ + field_offset;
 800d6cc:	188b      	adds	r3, r1, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d6ce:	588a      	ldr	r2, [r1, r2]
 800d6d0:	5899      	ldr	r1, [r3, r2]
 800d6d2:	4413      	add	r3, r2
 800d6d4:	458b      	cmp	fp, r1
 800d6d6:	f080 80fa 	bcs.w	800d8ce <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x296>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800d6da:	f10b 0b01 	add.w	fp, fp, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800d6de:	eb03 058b 	add.w	r5, r3, fp, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d6e2:	f853 602b 	ldr.w	r6, [r3, fp, lsl #2]
 800d6e6:	19ac      	adds	r4, r5, r6
    return data_ - ReadScalar<soffset_t>(data_);
 800d6e8:	59ab      	ldr	r3, [r5, r6]
 800d6ea:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d6ec:	881a      	ldrh	r2, [r3, #0]
 800d6ee:	2a04      	cmp	r2, #4
 800d6f0:	d941      	bls.n	800d776 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x13e>
 800d6f2:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	f000 80af 	beq.w	800d858 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x220>
 800d6fa:	f854 8003 	ldr.w	r8, [r4, r3]
      if (index >= opcodes->size()) {
 800d6fe:	9b01      	ldr	r3, [sp, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	4543      	cmp	r3, r8
 800d704:	f240 80b8 	bls.w	800d878 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x240>
                                          .node_and_registrations[i]
 800d708:	9900      	ldr	r1, [sp, #0]
    const uint8_t *const offset_location = p + i * element_stride;
 800d70a:	f108 0301 	add.w	r3, r8, #1
 800d70e:	f8d9 2080 	ldr.w	r2, [r9, #128]	@ 0x80
 800d712:	5852      	ldr	r2, [r2, r1]
 800d714:	9901      	ldr	r1, [sp, #4]
 800d716:	4452      	add	r2, sl
 800d718:	eb01 0783 	add.w	r7, r1, r3, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800d71c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
          GetRegistrationFromOpCode(opcode, op_resolver_,
 800d720:	3228      	adds	r2, #40	@ 0x28
 800d722:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d726:	441f      	add	r7, r3
 800d728:	4638      	mov	r0, r7
 800d72a:	f000 fed7 	bl	800e4dc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration>
      if (status != kTfLiteOk) {
 800d72e:	2800      	cmp	r0, #0
 800d730:	f040 80a7 	bne.w	800d882 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x24a>
                                     .node_and_registrations[i]
 800d734:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
                                     .registration;
 800d738:	9a00      	ldr	r2, [sp, #0]
 800d73a:	589b      	ldr	r3, [r3, r2]
 800d73c:	4453      	add	r3, sl
 800d73e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (registration == nullptr) {
 800d740:	2b00      	cmp	r3, #0
 800d742:	f000 80ac 	beq.w	800d89e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x266>
      BuiltinOperator op_type =
 800d746:	695f      	ldr	r7, [r3, #20]
    return data_ - ReadScalar<soffset_t>(data_);
 800d748:	59ab      	ldr	r3, [r5, r6]
      if (op_type == BuiltinOperator_CUSTOM) {
 800d74a:	2f20      	cmp	r7, #32
      unsigned char* builtin_data = nullptr;
 800d74c:	900d      	str	r0, [sp, #52]	@ 0x34
 800d74e:	eba4 0303 	sub.w	r3, r4, r3
 800d752:	881a      	ldrh	r2, [r3, #0]
      if (op_type == BuiltinOperator_CUSTOM) {
 800d754:	d06e      	beq.n	800d834 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1fc>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d756:	2a0e      	cmp	r2, #14
 800d758:	d910      	bls.n	800d77c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x144>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d75a:	89db      	ldrh	r3, [r3, #14]
 800d75c:	b173      	cbz	r3, 800d77c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x144>
// Check 'v' is out of closed range [low; high].
// Workaround for GCC warning [-Werror=type-limits]:
// comparison is always true due to limited range of data type.
template<typename T>
inline bool IsOutRange(const T &v, const T &low, const T &high) {
  return (v < low) || (high < v);
 800d75e:	2fd1      	cmp	r7, #209	@ 0xd1
 800d760:	f240 8086 	bls.w	800d870 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x238>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800d764:	4960      	ldr	r1, [pc, #384]	@ (800d8e8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b0>)
          MicroPrintf(
 800d766:	4861      	ldr	r0, [pc, #388]	@ (800d8ec <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b4>)
 800d768:	f000 fea4 	bl	800e4b4 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800d76c:	2301      	movs	r3, #1
}
 800d76e:	4618      	mov	r0, r3
 800d770:	b00f      	add	sp, #60	@ 0x3c
 800d772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d776:	f04f 0800 	mov.w	r8, #0
 800d77a:	e7c0      	b.n	800d6fe <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc6>
            op_resolver_.GetOpDataParser(op_type);
 800d77c:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800d780:	4639      	mov	r1, r7
 800d782:	6803      	ldr	r3, [r0, #0]
 800d784:	689b      	ldr	r3, [r3, #8]
 800d786:	4798      	blx	r3
        if (parser == nullptr) {
 800d788:	2800      	cmp	r0, #0
 800d78a:	f000 8091 	beq.w	800d8b0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x278>
        TF_LITE_ENSURE_STATUS(CallBuiltinParseFunction(
 800d78e:	ab0d      	add	r3, sp, #52	@ 0x34
 800d790:	9a08      	ldr	r2, [sp, #32]
 800d792:	4621      	mov	r1, r4
 800d794:	f002 fca6 	bl	80100e4 <_ZN6tflite24CallBuiltinParseFunctionEPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvES3_S7_S9_>
 800d798:	2800      	cmp	r0, #0
 800d79a:	f040 8090 	bne.w	800d8be <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x286>
    return data_ - ReadScalar<soffset_t>(data_);
 800d79e:	59ab      	ldr	r3, [r5, r6]
 800d7a0:	1ae3      	subs	r3, r4, r3
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800d7a2:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d7a4:	f04f 0800 	mov.w	r8, #0
 800d7a8:	2a06      	cmp	r2, #6
 800d7aa:	f8cd 8018 	str.w	r8, [sp, #24]
 800d7ae:	d84c      	bhi.n	800d84a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x212>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d7b0:	4640      	mov	r0, r8
          FlatBufferVectorToTfLiteTypeArray(op->inputs());
 800d7b2:	f7fe f853 	bl	800b85c <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
    return data_ - ReadScalar<soffset_t>(data_);
 800d7b6:	59ab      	ldr	r3, [r5, r6]
 800d7b8:	9003      	str	r0, [sp, #12]
 800d7ba:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d7bc:	881a      	ldrh	r2, [r3, #0]
 800d7be:	2a08      	cmp	r2, #8
 800d7c0:	d936      	bls.n	800d830 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1f8>
 800d7c2:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d7c4:	b110      	cbz	r0, 800d7cc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x194>
    auto p = data_ + field_offset;
 800d7c6:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d7c8:	5820      	ldr	r0, [r4, r0]
 800d7ca:	4418      	add	r0, r3
          FlatBufferVectorToTfLiteTypeArray(op->outputs());
 800d7cc:	f7fe f846 	bl	800b85c <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
 800d7d0:	9a00      	ldr	r2, [sp, #0]
 800d7d2:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
      *node = {};
 800d7d6:	2100      	movs	r1, #0
          FlatBufferVectorToTfLiteTypeArray(op->outputs());
 800d7d8:	9004      	str	r0, [sp, #16]
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
 800d7da:	589b      	ldr	r3, [r3, r2]
      *node = {};
 800d7dc:	2228      	movs	r2, #40	@ 0x28
          graph_.GetAllocations()[subgraph_idx].node_and_registrations[i].node);
 800d7de:	eb03 070a 	add.w	r7, r3, sl
 800d7e2:	9305      	str	r3, [sp, #20]
      *node = {};
 800d7e4:	4638      	mov	r0, r7
 800d7e6:	f006 fa41 	bl	8013c6c <memset>
      node->inputs = inputs_array;
 800d7ea:	9a03      	ldr	r2, [sp, #12]
 800d7ec:	9b05      	ldr	r3, [sp, #20]
 800d7ee:	f843 200a 	str.w	r2, [r3, sl]
      node->outputs = outputs_array;
 800d7f2:	9a04      	ldr	r2, [sp, #16]
    return data_ - ReadScalar<soffset_t>(data_);
 800d7f4:	59ab      	ldr	r3, [r5, r6]
 800d7f6:	607a      	str	r2, [r7, #4]
      node->custom_initial_data = custom_data;
 800d7f8:	9a06      	ldr	r2, [sp, #24]
 800d7fa:	1ae3      	subs	r3, r4, r3
      node->custom_initial_data_size = custom_data_size;
 800d7fc:	e9c7 2806 	strd	r2, r8, [r7, #24]
      node->builtin_data = reinterpret_cast<void*>(builtin_data);
 800d800:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d802:	617a      	str	r2, [r7, #20]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d804:	881a      	ldrh	r2, [r3, #0]
 800d806:	2a14      	cmp	r2, #20
 800d808:	d906      	bls.n	800d818 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>
 800d80a:	8a9b      	ldrh	r3, [r3, #20]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d80c:	b123      	cbz	r3, 800d818 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>
    auto p = data_ + field_offset;
 800d80e:	18e0      	adds	r0, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d810:	58e3      	ldr	r3, [r4, r3]
      if (op->intermediates() && (op->intermediates()->size() > 0)) {
 800d812:	58c2      	ldr	r2, [r0, r3]
 800d814:	4418      	add	r0, r3
 800d816:	bb22      	cbnz	r2, 800d862 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x22a>
    for (size_t i = 0; i < operators_size; ++i) {
 800d818:	9b07      	ldr	r3, [sp, #28]
 800d81a:	f10a 0a2c 	add.w	sl, sl, #44	@ 0x2c
 800d81e:	455b      	cmp	r3, fp
 800d820:	f47f af49 	bne.w	800d6b6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x7e>
 800d824:	e9dd 560a 	ldrd	r5, r6, [sp, #40]	@ 0x28
  for (int subgraph_idx = 0; subgraph_idx < graph_.NumSubgraphs();
 800d828:	3501      	adds	r5, #1
 800d82a:	3604      	adds	r6, #4
 800d82c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d82e:	e70d      	b.n	800d64c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x14>
 800d830:	2000      	movs	r0, #0
 800d832:	e7cb      	b.n	800d7cc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x194>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d834:	2a0e      	cmp	r2, #14
 800d836:	d9b5      	bls.n	800d7a4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x16c>
 800d838:	89da      	ldrh	r2, [r3, #14]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d83a:	b1b2      	cbz	r2, 800d86a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x232>
    auto p = data_ + field_offset;
 800d83c:	18a1      	adds	r1, r4, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d83e:	58a2      	ldr	r2, [r4, r2]
 800d840:	1888      	adds	r0, r1, r2
      node->custom_initial_data_size = custom_data_size;
 800d842:	f851 8002 	ldr.w	r8, [r1, r2]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800d846:	1d02      	adds	r2, r0, #4
 800d848:	9206      	str	r2, [sp, #24]
 800d84a:	88d8      	ldrh	r0, [r3, #6]
 800d84c:	2800      	cmp	r0, #0
 800d84e:	d0b0      	beq.n	800d7b2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17a>
    auto p = data_ + field_offset;
 800d850:	1823      	adds	r3, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d852:	5820      	ldr	r0, [r4, r0]
 800d854:	4418      	add	r0, r3
 800d856:	e7ac      	b.n	800d7b2 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x17a>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800d858:	4698      	mov	r8, r3
 800d85a:	e750      	b.n	800d6fe <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0xc6>
  SizeT size() const { return EndianScalar(length_); }
 800d85c:	2300      	movs	r3, #0
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	deff      	udf	#255	@ 0xff
            FlatBufferVectorToTfLiteTypeArray(op->intermediates());
 800d862:	f7fd fffb 	bl	800b85c <_ZN6tflite33FlatBufferVectorToTfLiteTypeArrayEPKN11flatbuffers6VectorIlmEE>
        node->intermediates =
 800d866:	60b8      	str	r0, [r7, #8]
 800d868:	e7d6      	b.n	800d818 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x1e0>
 800d86a:	4690      	mov	r8, r2
      const char* custom_data = nullptr;
 800d86c:	9206      	str	r2, [sp, #24]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d86e:	e7ec      	b.n	800d84a <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x212>
  return EnumNamesBuiltinOperator()[index];
 800d870:	4b1f      	ldr	r3, [pc, #124]	@ (800d8f0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b8>)
 800d872:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 800d876:	e776      	b.n	800d766 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x12e>
        MicroPrintf("Missing registration for opcode_index %d\n", index);
 800d878:	4641      	mov	r1, r8
 800d87a:	481e      	ldr	r0, [pc, #120]	@ (800d8f4 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2bc>)
 800d87c:	f000 fe1a 	bl	800e4b4 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800d880:	e774      	b.n	800d76c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
        MicroPrintf("Failed to get registration from op code %s\n ",
 800d882:	9000      	str	r0, [sp, #0]
 800d884:	4638      	mov	r0, r7
 800d886:	f7fd fa15 	bl	800acb4 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
  return (v < low) || (high < v);
 800d88a:	28d1      	cmp	r0, #209	@ 0xd1
 800d88c:	9b00      	ldr	r3, [sp, #0]
 800d88e:	d90b      	bls.n	800d8a8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x270>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800d890:	4915      	ldr	r1, [pc, #84]	@ (800d8e8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b0>)
 800d892:	4819      	ldr	r0, [pc, #100]	@ (800d8f8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2c0>)
 800d894:	9300      	str	r3, [sp, #0]
 800d896:	f000 fe0d 	bl	800e4b4 <_Z11MicroPrintfPKcz>
        return status;
 800d89a:	9b00      	ldr	r3, [sp, #0]
 800d89c:	e767      	b.n	800d76e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x136>
        MicroPrintf("Skipping op for opcode_index %d\n", index);
 800d89e:	4641      	mov	r1, r8
 800d8a0:	4816      	ldr	r0, [pc, #88]	@ (800d8fc <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2c4>)
 800d8a2:	f000 fe07 	bl	800e4b4 <_Z11MicroPrintfPKcz>
        return kTfLiteError;
 800d8a6:	e761      	b.n	800d76c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
  return EnumNamesBuiltinOperator()[index];
 800d8a8:	4a11      	ldr	r2, [pc, #68]	@ (800d8f0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b8>)
 800d8aa:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 800d8ae:	e7f0      	b.n	800d892 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x25a>
 800d8b0:	2fd1      	cmp	r7, #209	@ 0xd1
 800d8b2:	d908      	bls.n	800d8c6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x28e>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800d8b4:	490c      	ldr	r1, [pc, #48]	@ (800d8e8 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b0>)
          MicroPrintf("Did not find a parser for %s",
 800d8b6:	4812      	ldr	r0, [pc, #72]	@ (800d900 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2c8>)
 800d8b8:	f000 fdfc 	bl	800e4b4 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 800d8bc:	e756      	b.n	800d76c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x134>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	e755      	b.n	800d76e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x136>
  return kTfLiteOk;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	e753      	b.n	800d76e <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x136>
  return EnumNamesBuiltinOperator()[index];
 800d8c6:	4b0a      	ldr	r3, [pc, #40]	@ (800d8f0 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2b8>)
 800d8c8:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 800d8cc:	e7f3      	b.n	800d8b6 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x27e>
    FLATBUFFERS_ASSERT(i < size());
 800d8ce:	4b0d      	ldr	r3, [pc, #52]	@ (800d904 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2cc>)
 800d8d0:	21b0      	movs	r1, #176	@ 0xb0
 800d8d2:	4a0d      	ldr	r2, [pc, #52]	@ (800d908 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2d0>)
 800d8d4:	480d      	ldr	r0, [pc, #52]	@ (800d90c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2d4>)
 800d8d6:	f005 ff37 	bl	8013748 <__assert_func>
 800d8da:	4b0a      	ldr	r3, [pc, #40]	@ (800d904 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2cc>)
 800d8dc:	21b0      	movs	r1, #176	@ 0xb0
 800d8de:	4a0c      	ldr	r2, [pc, #48]	@ (800d910 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2d8>)
 800d8e0:	480a      	ldr	r0, [pc, #40]	@ (800d90c <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv+0x2d4>)
 800d8e2:	f005 ff31 	bl	8013748 <__assert_func>
 800d8e6:	bf00      	nop
 800d8e8:	080160e8 	.word	0x080160e8
 800d8ec:	080160ec 	.word	0x080160ec
 800d8f0:	0801ec08 	.word	0x0801ec08
 800d8f4:	0801606c 	.word	0x0801606c
 800d8f8:	08016098 	.word	0x08016098
 800d8fc:	080160c8 	.word	0x080160c8
 800d900:	08016134 	.word	0x08016134
 800d904:	080152d8 	.word	0x080152d8
 800d908:	08015860 	.word	0x08015860
 800d90c:	080153b4 	.word	0x080153b4
 800d910:	080152e4 	.word	0x080152e4

0800d914 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
 800d914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
 800d918:	6801      	ldr	r1, [r0, #0]
TfLiteStatus MicroInterpreter::AllocateTensors() {
 800d91a:	b085      	sub	sp, #20
 800d91c:	4604      	mov	r4, r0
  SubgraphAllocations* allocations = allocator_.StartModelAllocation(model_);
 800d91e:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 800d920:	f7ff fc0e 	bl	800d140 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelE>
  if (allocations == nullptr) {
 800d924:	2800      	cmp	r0, #0
 800d926:	f000 80b3 	beq.w	800da90 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x17c>
  graph_.SetSubgraphAllocations(allocations);
 800d92a:	f104 0570 	add.w	r5, r4, #112	@ 0x70
 800d92e:	4601      	mov	r1, r0
 800d930:	4628      	mov	r0, r5
 800d932:	f000 fda3 	bl	800e47c <_ZN6tflite21MicroInterpreterGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer());
 800d936:	4620      	mov	r0, r4
 800d938:	f7ff fe7e 	bl	800d638 <_ZN6tflite16MicroInterpreter44PrepareNodeAndRegistrationDataFromFlatbufferEv>
 800d93c:	4606      	mov	r6, r0
 800d93e:	b118      	cbz	r0, 800d948 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x34>
}
 800d940:	4630      	mov	r0, r6
 800d942:	b005      	add	sp, #20
 800d944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  micro_context_.SetInterpreterState(
 800d948:	f104 07a4 	add.w	r7, r4, #164	@ 0xa4
 800d94c:	4601      	mov	r1, r0
 800d94e:	4638      	mov	r0, r7
 800d950:	f000 fa1c 	bl	800dd8c <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
  TF_LITE_ENSURE_STATUS(graph_.InitSubgraphs());
 800d954:	4628      	mov	r0, r5
 800d956:	f000 fa37 	bl	800ddc8 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv>
 800d95a:	4606      	mov	r6, r0
 800d95c:	2800      	cmp	r0, #0
 800d95e:	d1ef      	bne.n	800d940 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
  micro_context_.SetInterpreterState(
 800d960:	2101      	movs	r1, #1
 800d962:	4638      	mov	r0, r7
 800d964:	f000 fa12 	bl	800dd8c <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
  TF_LITE_ENSURE_STATUS(graph_.PrepareSubgraphs());
 800d968:	4628      	mov	r0, r5
 800d96a:	f000 fadf 	bl	800df2c <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv>
 800d96e:	4606      	mov	r6, r0
 800d970:	2800      	cmp	r0, #0
 800d972:	d1e5      	bne.n	800d940 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
  micro_context_.SetInterpreterState(
 800d974:	2102      	movs	r1, #2
 800d976:	4638      	mov	r0, r7
 800d978:	f000 fa08 	bl	800dd8c <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
  TF_LITE_ENSURE_OK(&context_, allocator_.FinishModelAllocation(
 800d97c:	f104 0398 	add.w	r3, r4, #152	@ 0x98
 800d980:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800d984:	6821      	ldr	r1, [r4, #0]
 800d986:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800d988:	f7ff fc30 	bl	800d1ec <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEPNS_19SubgraphAllocationsEPPNS_19ScratchBufferHandleE>
 800d98c:	4606      	mov	r6, r0
 800d98e:	2800      	cmp	r0, #0
 800d990:	d1d6      	bne.n	800d940 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
  micro_context_.SetScratchBufferHandles(scratch_buffer_handles_);
 800d992:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 800d996:	4638      	mov	r0, r7
 800d998:	f000 f9f6 	bl	800dd88 <_ZN6tflite23MicroInterpreterContext23SetScratchBufferHandlesEPNS_19ScratchBufferHandleE>
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 800d99c:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800d99e:	6826      	ldr	r6, [r4, #0]
 800d9a0:	6803      	ldr	r3, [r0, #0]
 800d9a2:	69da      	ldr	r2, [r3, #28]
    return data_ - ReadScalar<soffset_t>(data_);
 800d9a4:	6833      	ldr	r3, [r6, #0]
 800d9a6:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d9a8:	8819      	ldrh	r1, [r3, #0]
 800d9aa:	2908      	cmp	r1, #8
 800d9ac:	f240 8135 	bls.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800d9b0:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	f000 8131 	beq.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800d9b8:	18f1      	adds	r1, r6, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d9ba:	58f3      	ldr	r3, [r6, r3]
 800d9bc:	58ce      	ldr	r6, [r1, r3]
 800d9be:	4419      	add	r1, r3
 800d9c0:	2e00      	cmp	r6, #0
 800d9c2:	f000 8124 	beq.w	800dc0e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800d9c6:	684b      	ldr	r3, [r1, #4]
 800d9c8:	3304      	adds	r3, #4
 800d9ca:	18ce      	adds	r6, r1, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800d9cc:	58cb      	ldr	r3, [r1, r3]
 800d9ce:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800d9d0:	8819      	ldrh	r1, [r3, #0]
 800d9d2:	2906      	cmp	r1, #6
 800d9d4:	f240 8121 	bls.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800d9d8:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	f000 811d 	beq.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800d9e0:	18f1      	adds	r1, r6, r3
  SizeT size() const { return EndianScalar(length_); }
 800d9e2:	58f3      	ldr	r3, [r6, r3]
 800d9e4:	58c9      	ldr	r1, [r1, r3]
 800d9e6:	0089      	lsls	r1, r1, #2
 800d9e8:	4790      	blx	r2
  input_tensors_ =
 800d9ea:	f8c4 009c 	str.w	r0, [r4, #156]	@ 0x9c
  if (input_tensors_ == nullptr) {
 800d9ee:	2800      	cmp	r0, #0
 800d9f0:	f000 80cd 	beq.w	800db8e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x27a>
  for (size_t i = 0; i < inputs_size(); ++i) {
 800d9f4:	f04f 0800 	mov.w	r8, #0
 800d9f8:	2604      	movs	r6, #4
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800d9fa:	46c3      	mov	fp, r8
 800d9fc:	e9cd 5702 	strd	r5, r7, [sp, #8]
 800da00:	e000      	b.n	800da04 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf0>
  for (size_t i = 0; i < inputs_size(); ++i) {
 800da02:	46d0      	mov	r8, sl
 800da04:	6821      	ldr	r1, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800da06:	680b      	ldr	r3, [r1, #0]
 800da08:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800da0a:	881a      	ldrh	r2, [r3, #0]
 800da0c:	2a08      	cmp	r2, #8
 800da0e:	f240 8104 	bls.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800da12:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800da14:	2b00      	cmp	r3, #0
 800da16:	f000 8100 	beq.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800da1a:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800da1c:	58cb      	ldr	r3, [r1, r3]
    FLATBUFFERS_ASSERT(i < size());
 800da1e:	58d0      	ldr	r0, [r2, r3]
 800da20:	441a      	add	r2, r3
 800da22:	2800      	cmp	r0, #0
 800da24:	f000 80f3 	beq.w	800dc0e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800da28:	6853      	ldr	r3, [r2, #4]
 800da2a:	3304      	adds	r3, #4
 800da2c:	eb02 0c03 	add.w	ip, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800da30:	58d3      	ldr	r3, [r2, r3]
 800da32:	ebac 0303 	sub.w	r3, ip, r3
 800da36:	f8b3 e000 	ldrh.w	lr, [r3]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800da3a:	f1be 0f06 	cmp.w	lr, #6
 800da3e:	f240 80ec 	bls.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800da42:	88d8      	ldrh	r0, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800da44:	2800      	cmp	r0, #0
 800da46:	f000 80e8 	beq.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800da4a:	f85c 5000 	ldr.w	r5, [ip, r0]
    auto p = data_ + field_offset;
 800da4e:	eb0c 0200 	add.w	r2, ip, r0
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800da52:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
  for (size_t i = 0; i < inputs_size(); ++i) {
 800da54:	5957      	ldr	r7, [r2, r5]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800da56:	442a      	add	r2, r5
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800da58:	6805      	ldr	r5, [r0, #0]
  for (size_t i = 0; i < inputs_size(); ++i) {
 800da5a:	45b8      	cmp	r8, r7
 800da5c:	d220      	bcs.n	800daa0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x18c>
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800da5e:	5993      	ldr	r3, [r2, r6]
 800da60:	f108 0a01 	add.w	sl, r8, #1
 800da64:	f8cd b000 	str.w	fp, [sp]
 800da68:	f8d5 9000 	ldr.w	r9, [r5]
 800da6c:	1f35      	subs	r5, r6, #4
 800da6e:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
    if (input_tensors_[i] == nullptr) {
 800da72:	3604      	adds	r6, #4
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800da74:	f8d4 709c 	ldr.w	r7, [r4, #156]	@ 0x9c
 800da78:	47c8      	blx	r9
    if (input_tensors_[i] == nullptr) {
 800da7a:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
    input_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800da7e:	5178      	str	r0, [r7, r5]
    if (input_tensors_[i] == nullptr) {
 800da80:	595b      	ldr	r3, [r3, r5]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d1bd      	bne.n	800da02 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xee>
      MicroPrintf("Failed to initialize input tensor %d", i);
 800da86:	4641      	mov	r1, r8
 800da88:	4865      	ldr	r0, [pc, #404]	@ (800dc20 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x30c>)
 800da8a:	f000 fd13 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800da8e:	e005      	b.n	800da9c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    MicroPrintf("Failed starting model allocation.\n");
 800da90:	4864      	ldr	r0, [pc, #400]	@ (800dc24 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x310>)
 800da92:	f000 fd0f 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    initialization_status_ = kTfLiteError;
 800da96:	2301      	movs	r3, #1
 800da98:	f884 3095 	strb.w	r3, [r4, #149]	@ 0x95
    return kTfLiteError;
 800da9c:	2601      	movs	r6, #1
 800da9e:	e74f      	b.n	800d940 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800daa0:	f1be 0f08 	cmp.w	lr, #8
 800daa4:	46a9      	mov	r9, r5
 800daa6:	9f03      	ldr	r7, [sp, #12]
 800daa8:	9d02      	ldr	r5, [sp, #8]
 800daaa:	f240 80b6 	bls.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800daae:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	f000 80b2 	beq.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800dab6:	eb0c 0103 	add.w	r1, ip, r3
  SizeT size() const { return EndianScalar(length_); }
 800daba:	f85c 3003 	ldr.w	r3, [ip, r3]
      reinterpret_cast<TfLiteTensor**>(allocator_.AllocatePersistentBuffer(
 800dabe:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800dac2:	58c9      	ldr	r1, [r1, r3]
 800dac4:	0089      	lsls	r1, r1, #2
 800dac6:	4790      	blx	r2
  output_tensors_ =
 800dac8:	f8c4 00a0 	str.w	r0, [r4, #160]	@ 0xa0
  if (output_tensors_ == nullptr) {
 800dacc:	2800      	cmp	r0, #0
 800dace:	d07f      	beq.n	800dbd0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2bc>
  for (size_t i = 0; i < outputs_size(); ++i) {
 800dad0:	f04f 0a00 	mov.w	sl, #0
 800dad4:	2604      	movs	r6, #4
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800dad6:	46d3      	mov	fp, sl
 800dad8:	e9cd 5702 	strd	r5, r7, [sp, #8]
 800dadc:	e000      	b.n	800dae0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1cc>
  for (size_t i = 0; i < outputs_size(); ++i) {
 800dade:	46ca      	mov	sl, r9
 800dae0:	6821      	ldr	r1, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800dae2:	680b      	ldr	r3, [r1, #0]
 800dae4:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dae6:	881a      	ldrh	r2, [r3, #0]
 800dae8:	2a08      	cmp	r2, #8
 800daea:	f240 8096 	bls.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800daee:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	f000 8092 	beq.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800daf6:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800daf8:	58cb      	ldr	r3, [r1, r3]
    FLATBUFFERS_ASSERT(i < size());
 800dafa:	58d0      	ldr	r0, [r2, r3]
 800dafc:	441a      	add	r2, r3
 800dafe:	2800      	cmp	r0, #0
 800db00:	f000 8085 	beq.w	800dc0e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800db04:	6853      	ldr	r3, [r2, #4]
 800db06:	3304      	adds	r3, #4
 800db08:	18d0      	adds	r0, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800db0a:	58d3      	ldr	r3, [r2, r3]
 800db0c:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800db0e:	881a      	ldrh	r2, [r3, #0]
 800db10:	2a08      	cmp	r2, #8
 800db12:	f240 8082 	bls.w	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800db16:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800db18:	2a00      	cmp	r2, #0
 800db1a:	d07e      	beq.n	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800db1c:	1883      	adds	r3, r0, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800db1e:	5882      	ldr	r2, [r0, r2]
 800db20:	5898      	ldr	r0, [r3, r2]
 800db22:	4413      	add	r3, r2
 800db24:	4582      	cmp	sl, r0
 800db26:	d21a      	bcs.n	800db5e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x24a>
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800db28:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 800db2a:	f10a 0901 	add.w	r9, sl, #1
 800db2e:	599b      	ldr	r3, [r3, r6]
 800db30:	6805      	ldr	r5, [r0, #0]
 800db32:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800db36:	f8cd b000 	str.w	fp, [sp]
 800db3a:	f8d5 8000 	ldr.w	r8, [r5]
 800db3e:	1f35      	subs	r5, r6, #4
 800db40:	f8d4 70a0 	ldr.w	r7, [r4, #160]	@ 0xa0
 800db44:	47c0      	blx	r8
    if (output_tensors_[i] == nullptr) {
 800db46:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 800db4a:	3604      	adds	r6, #4
    output_tensors_[i] = allocator_.AllocatePersistentTfLiteTensor(
 800db4c:	5178      	str	r0, [r7, r5]
    if (output_tensors_[i] == nullptr) {
 800db4e:	595b      	ldr	r3, [r3, r5]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d1c4      	bne.n	800dade <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1ca>
      MicroPrintf("Failed to initialize output tensor %d", i);
 800db54:	4651      	mov	r1, sl
 800db56:	4834      	ldr	r0, [pc, #208]	@ (800dc28 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x314>)
 800db58:	f000 fcac 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return kTfLiteError;
 800db5c:	e79e      	b.n	800da9c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>

TfLiteStatus MicroInterpreter::Reset() {
  TfLiteStatus status = graph_.ResetSubgraphs();
 800db5e:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 800db62:	4628      	mov	r0, r5
 800db64:	f000 f97e 	bl	800de64 <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv>
  if (status != kTfLiteOk) {
 800db68:	4606      	mov	r6, r0
 800db6a:	2800      	cmp	r0, #0
 800db6c:	f47f aee8 	bne.w	800d940 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
    return status;
  }
  return graph_.ResetVariableTensors();
 800db70:	4628      	mov	r0, r5
 800db72:	f000 facf 	bl	800e114 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv>
  TF_LITE_ENSURE_STATUS(Reset());
 800db76:	4606      	mov	r6, r0
 800db78:	2800      	cmp	r0, #0
 800db7a:	f47f aee1 	bne.w	800d940 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
  tensors_allocated_ = true;
 800db7e:	2301      	movs	r3, #1
  micro_context_.SetInterpreterState(
 800db80:	2103      	movs	r1, #3
 800db82:	4638      	mov	r0, r7
  tensors_allocated_ = true;
 800db84:	f884 3094 	strb.w	r3, [r4, #148]	@ 0x94
  micro_context_.SetInterpreterState(
 800db88:	f000 f900 	bl	800dd8c <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>
  return kTfLiteOk;
 800db8c:	e6d8      	b.n	800d940 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2c>
    MicroPrintf(
 800db8e:	6821      	ldr	r1, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800db90:	680b      	ldr	r3, [r1, #0]
 800db92:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800db94:	881a      	ldrh	r2, [r3, #0]
 800db96:	2a08      	cmp	r2, #8
 800db98:	d93f      	bls.n	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800db9a:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d03c      	beq.n	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800dba0:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dba2:	58cb      	ldr	r3, [r1, r3]
 800dba4:	58d1      	ldr	r1, [r2, r3]
 800dba6:	441a      	add	r2, r3
 800dba8:	2900      	cmp	r1, #0
 800dbaa:	d030      	beq.n	800dc0e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800dbac:	6853      	ldr	r3, [r2, #4]
 800dbae:	3304      	adds	r3, #4
 800dbb0:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800dbb2:	58d3      	ldr	r3, [r2, r3]
 800dbb4:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dbb6:	881a      	ldrh	r2, [r3, #0]
 800dbb8:	2a06      	cmp	r2, #6
 800dbba:	d92e      	bls.n	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800dbbc:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dbbe:	b363      	cbz	r3, 800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800dbc0:	18ca      	adds	r2, r1, r3
  SizeT size() const { return EndianScalar(length_); }
 800dbc2:	58cb      	ldr	r3, [r1, r3]
 800dbc4:	4819      	ldr	r0, [pc, #100]	@ (800dc2c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x318>)
 800dbc6:	58d1      	ldr	r1, [r2, r3]
 800dbc8:	0089      	lsls	r1, r1, #2
 800dbca:	f000 fc73 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800dbce:	e765      	b.n	800da9c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    MicroPrintf(
 800dbd0:	6821      	ldr	r1, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800dbd2:	680b      	ldr	r3, [r1, #0]
 800dbd4:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dbd6:	881a      	ldrh	r2, [r3, #0]
 800dbd8:	2a08      	cmp	r2, #8
 800dbda:	d91e      	bls.n	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800dbdc:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dbde:	b1e3      	cbz	r3, 800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800dbe0:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dbe2:	58cb      	ldr	r3, [r1, r3]
    FLATBUFFERS_ASSERT(i < size());
 800dbe4:	58d1      	ldr	r1, [r2, r3]
 800dbe6:	441a      	add	r2, r3
 800dbe8:	b189      	cbz	r1, 800dc0e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x2fa>
 800dbea:	6853      	ldr	r3, [r2, #4]
 800dbec:	3304      	adds	r3, #4
 800dbee:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800dbf0:	58d3      	ldr	r3, [r2, r3]
 800dbf2:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dbf4:	881a      	ldrh	r2, [r3, #0]
 800dbf6:	2a08      	cmp	r2, #8
 800dbf8:	d90f      	bls.n	800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
 800dbfa:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dbfc:	b16b      	cbz	r3, 800dc1a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x306>
    auto p = data_ + field_offset;
 800dbfe:	18ca      	adds	r2, r1, r3
  SizeT size() const { return EndianScalar(length_); }
 800dc00:	58cb      	ldr	r3, [r1, r3]
 800dc02:	480b      	ldr	r0, [pc, #44]	@ (800dc30 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x31c>)
 800dc04:	58d1      	ldr	r1, [r2, r3]
 800dc06:	0089      	lsls	r1, r1, #2
 800dc08:	f000 fc54 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800dc0c:	e746      	b.n	800da9c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>
    FLATBUFFERS_ASSERT(i < size());
 800dc0e:	4b09      	ldr	r3, [pc, #36]	@ (800dc34 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x320>)
 800dc10:	21b0      	movs	r1, #176	@ 0xb0
 800dc12:	4a09      	ldr	r2, [pc, #36]	@ (800dc38 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x324>)
 800dc14:	4809      	ldr	r0, [pc, #36]	@ (800dc3c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x328>)
 800dc16:	f005 fd97 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	deff      	udf	#255	@ 0xff
 800dc20:	080161c4 	.word	0x080161c4
 800dc24:	08016154 	.word	0x08016154
 800dc28:	08016238 	.word	0x08016238
 800dc2c:	08016178 	.word	0x08016178
 800dc30:	080161ec 	.word	0x080161ec
 800dc34:	080152d8 	.word	0x080152d8
 800dc38:	080152e4 	.word	0x080152e4
 800dc3c:	080153b4 	.word	0x080153b4

0800dc40 <_ZN6tflite16MicroInterpreter6InvokeEv>:
  if (initialization_status_ != kTfLiteOk) {
 800dc40:	f890 3095 	ldrb.w	r3, [r0, #149]	@ 0x95
TfLiteStatus MicroInterpreter::Invoke() {
 800dc44:	b510      	push	{r4, lr}
  if (initialization_status_ != kTfLiteOk) {
 800dc46:	b96b      	cbnz	r3, 800dc64 <_ZN6tflite16MicroInterpreter6InvokeEv+0x24>
  if (!tensors_allocated_) {
 800dc48:	f890 3094 	ldrb.w	r3, [r0, #148]	@ 0x94
 800dc4c:	4604      	mov	r4, r0
 800dc4e:	b913      	cbnz	r3, 800dc56 <_ZN6tflite16MicroInterpreter6InvokeEv+0x16>
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
 800dc50:	f7ff fe60 	bl	800d914 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 800dc54:	b950      	cbnz	r0, 800dc6c <_ZN6tflite16MicroInterpreter6InvokeEv+0x2c>
  return graph_.InvokeSubgraph(0);
 800dc56:	f104 0070 	add.w	r0, r4, #112	@ 0x70
 800dc5a:	2100      	movs	r1, #0
}
 800dc5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return graph_.InvokeSubgraph(0);
 800dc60:	f000 b9c0 	b.w	800dfe4 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi>
    MicroPrintf("Invoke() called after initialization failed\n");
 800dc64:	4802      	ldr	r0, [pc, #8]	@ (800dc70 <_ZN6tflite16MicroInterpreter6InvokeEv+0x30>)
 800dc66:	f000 fc25 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800dc6a:	2001      	movs	r0, #1
}
 800dc6c:	bd10      	pop	{r4, pc}
 800dc6e:	bf00      	nop
 800dc70:	08016260 	.word	0x08016260

0800dc74 <_ZN6tflite23MicroInterpreterContext5graphEv>:

  MicroGraph& graph() override { return graph_; }
 800dc74:	6880      	ldr	r0, [r0, #8]
 800dc76:	4770      	bx	lr

0800dc78 <_ZN6tflite23MicroInterpreterContextD1Ev>:
    : allocator_(*allocator),
      graph_(*graph),
      model_(model),
      state_(InterpreterState::kInit) {}

MicroInterpreterContext::~MicroInterpreterContext() {}
 800dc78:	4770      	bx	lr
 800dc7a:	bf00      	nop

0800dc7c <_ZN6tflite23MicroInterpreterContext24AllocateTempTfLiteTensorEi>:
  ScratchBufferHandle* handle = scratch_buffer_handles_ + buffer_idx;
  return handle->data;
}

TfLiteTensor* MicroInterpreterContext::AllocateTempTfLiteTensor(
    int tensor_idx) {
 800dc7c:	b530      	push	{r4, r5, lr}
 800dc7e:	4602      	mov	r2, r0
 800dc80:	b083      	sub	sp, #12
 800dc82:	460b      	mov	r3, r1
  return allocator_.AllocateTempTfLiteTensor(model_, graph_.GetAllocations(),
 800dc84:	68d1      	ldr	r1, [r2, #12]
 800dc86:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 800dc8a:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
 800dc8e:	6804      	ldr	r4, [r0, #0]
 800dc90:	9500      	str	r5, [sp, #0]
 800dc92:	6864      	ldr	r4, [r4, #4]
 800dc94:	47a0      	blx	r4
                                             tensor_idx,
                                             graph_.GetCurrentSubgraphIndex());
}
 800dc96:	b003      	add	sp, #12
 800dc98:	bd30      	pop	{r4, r5, pc}
 800dc9a:	bf00      	nop

0800dc9c <_ZN6tflite23MicroInterpreterContext26DeallocateTempTfLiteTensorEP12TfLiteTensor>:

void MicroInterpreterContext::DeallocateTempTfLiteTensor(TfLiteTensor* tensor) {
  return allocator_.DeallocateTempTfLiteTensor(tensor);
 800dc9c:	6840      	ldr	r0, [r0, #4]
 800dc9e:	6803      	ldr	r3, [r0, #0]
 800dca0:	689b      	ldr	r3, [r3, #8]
 800dca2:	4718      	bx	r3

0800dca4 <_ZN6tflite23MicroInterpreterContext13GetEvalTensorEi>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
  allocator_.DeallocateTempBuffer(buffer);
}

TfLiteEvalTensor* MicroInterpreterContext::GetEvalTensor(int tensor_idx) {
  return &graph_.GetAllocations()[graph_.GetCurrentSubgraphIndex()]
 800dca4:	6883      	ldr	r3, [r0, #8]
              .tensors[tensor_idx];
 800dca6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800dcaa:	e9d3 3204 	ldrd	r3, r2, [r3, #16]
 800dcae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dcb2:	6858      	ldr	r0, [r3, #4]
}
 800dcb4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800dcb8:	4770      	bx	lr
 800dcba:	bf00      	nop

0800dcbc <_ZN6tflite23MicroInterpreterContext20SetAlternateProfilerEPNS_22MicroProfilerInterfaceE>:
}

#endif  // USE_TFLM_COMPRESSION

TfLiteStatus MicroInterpreterContext::SetAlternateProfiler(
    tflite::MicroProfilerInterface* alt_profiler) {
 800dcbc:	4603      	mov	r3, r0
  alt_profiler_ = alt_profiler;
  return kTfLiteOk;
}
 800dcbe:	2000      	movs	r0, #0
  alt_profiler_ = alt_profiler;
 800dcc0:	61d9      	str	r1, [r3, #28]
}
 800dcc2:	4770      	bx	lr

0800dcc4 <_ZNK6tflite23MicroInterpreterContext20GetAlternateProfilerEv>:

MicroProfilerInterface* MicroInterpreterContext::GetAlternateProfiler() const {
  return alt_profiler_;
}
 800dcc4:	69c0      	ldr	r0, [r0, #28]
 800dcc6:	4770      	bx	lr

0800dcc8 <_ZN6tflite23MicroInterpreterContextD0Ev>:
MicroInterpreterContext::~MicroInterpreterContext() {}
 800dcc8:	b510      	push	{r4, lr}
 800dcca:	4604      	mov	r4, r0
 800dccc:	2120      	movs	r1, #32
 800dcce:	f005 fc1b 	bl	8013508 <_ZdlPvj>
 800dcd2:	4620      	mov	r0, r4
 800dcd4:	bd10      	pop	{r4, pc}
 800dcd6:	bf00      	nop

0800dcd8 <_ZN6tflite23MicroInterpreterContext24AllocatePersistentBufferEj>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare ||
 800dcd8:	6903      	ldr	r3, [r0, #16]
 800dcda:	2b01      	cmp	r3, #1
 800dcdc:	d803      	bhi.n	800dce6 <_ZN6tflite23MicroInterpreterContext24AllocatePersistentBufferEj+0xe>
  return allocator_.AllocatePersistentBuffer(bytes);
 800dcde:	6840      	ldr	r0, [r0, #4]
 800dce0:	6803      	ldr	r3, [r0, #0]
 800dce2:	69db      	ldr	r3, [r3, #28]
 800dce4:	4718      	bx	r3
void* MicroInterpreterContext::AllocatePersistentBuffer(size_t bytes) {
 800dce6:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare ||
 800dce8:	f005 fd27 	bl	801373a <abort>

0800dcec <_ZN6tflite23MicroInterpreterContext16GetScratchBufferEi>:
void* MicroInterpreterContext::GetScratchBuffer(int buffer_idx) {
 800dcec:	b508      	push	{r3, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kInvoke);
 800dcee:	6903      	ldr	r3, [r0, #16]
 800dcf0:	2b03      	cmp	r3, #3
 800dcf2:	d103      	bne.n	800dcfc <_ZN6tflite23MicroInterpreterContext16GetScratchBufferEi+0x10>
  return handle->data;
 800dcf4:	6943      	ldr	r3, [r0, #20]
}
 800dcf6:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 800dcfa:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(state_ == InterpreterState::kInvoke);
 800dcfc:	f005 fd1d 	bl	801373a <abort>

0800dd00 <_ZN6tflite23MicroInterpreterContext18AllocateTempBufferEjj>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800dd00:	6903      	ldr	r3, [r0, #16]
 800dd02:	2b01      	cmp	r3, #1
 800dd04:	d103      	bne.n	800dd0e <_ZN6tflite23MicroInterpreterContext18AllocateTempBufferEjj+0xe>
  return allocator_.AllocateTempBuffer(size, alignment);
 800dd06:	6840      	ldr	r0, [r0, #4]
 800dd08:	6803      	ldr	r3, [r0, #0]
 800dd0a:	68db      	ldr	r3, [r3, #12]
 800dd0c:	4718      	bx	r3
                                                     size_t alignment) {
 800dd0e:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800dd10:	f005 fd13 	bl	801373a <abort>

0800dd14 <_ZN6tflite23MicroInterpreterContext20DeallocateTempBufferEPh>:
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800dd14:	6903      	ldr	r3, [r0, #16]
 800dd16:	2b01      	cmp	r3, #1
 800dd18:	d103      	bne.n	800dd22 <_ZN6tflite23MicroInterpreterContext20DeallocateTempBufferEPh+0xe>
  allocator_.DeallocateTempBuffer(buffer);
 800dd1a:	6840      	ldr	r0, [r0, #4]
 800dd1c:	6803      	ldr	r3, [r0, #0]
 800dd1e:	691b      	ldr	r3, [r3, #16]
 800dd20:	4718      	bx	r3
void MicroInterpreterContext::DeallocateTempBuffer(uint8_t* buffer) {
 800dd22:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800dd24:	f005 fd09 	bl	801373a <abort>

0800dd28 <_ZN6tflite23MicroInterpreterContext27RequestScratchBufferInArenaEjPi>:
    size_t bytes, int* buffer_idx) {
 800dd28:	4613      	mov	r3, r2
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800dd2a:	6902      	ldr	r2, [r0, #16]
 800dd2c:	2a01      	cmp	r2, #1
 800dd2e:	d104      	bne.n	800dd3a <_ZN6tflite23MicroInterpreterContext27RequestScratchBufferInArenaEjPi+0x12>
  return allocator_.RequestScratchBufferInArena(
 800dd30:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800dd34:	6952      	ldr	r2, [r2, #20]
 800dd36:	f7ff ba8d 	b.w	800d254 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjiPi>
    size_t bytes, int* buffer_idx) {
 800dd3a:	b510      	push	{r4, lr}
  TFLITE_DCHECK(state_ == InterpreterState::kPrepare);
 800dd3c:	f005 fcfd 	bl	801373a <abort>

0800dd40 <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv>:
  TFLITE_DCHECK(state_ == InterpreterState::kInit ||
 800dd40:	6902      	ldr	r2, [r0, #16]
 800dd42:	2a01      	cmp	r2, #1
    void* external_context_payload) {
 800dd44:	b508      	push	{r3, lr}
 800dd46:	4603      	mov	r3, r0
  TFLITE_DCHECK(state_ == InterpreterState::kInit ||
 800dd48:	d901      	bls.n	800dd4e <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0xe>
 800dd4a:	2a03      	cmp	r2, #3
 800dd4c:	d10a      	bne.n	800dd64 <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0x24>
  if (external_context_payload == nullptr ||
 800dd4e:	b109      	cbz	r1, 800dd54 <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0x14>
 800dd50:	6998      	ldr	r0, [r3, #24]
 800dd52:	b128      	cbz	r0, 800dd60 <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0x20>
    MicroPrintf(
 800dd54:	699a      	ldr	r2, [r3, #24]
 800dd56:	4804      	ldr	r0, [pc, #16]	@ (800dd68 <_ZN6tflite23MicroInterpreterContext20set_external_contextEPv+0x28>)
 800dd58:	f000 fbac 	bl	800e4b4 <_Z11MicroPrintfPKcz>
 800dd5c:	2001      	movs	r0, #1
}
 800dd5e:	bd08      	pop	{r3, pc}
  external_context_payload_ = external_context_payload;
 800dd60:	6199      	str	r1, [r3, #24]
}
 800dd62:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(state_ == InterpreterState::kInit ||
 800dd64:	f005 fce9 	bl	801373a <abort>
 800dd68:	08016dc4 	.word	0x08016dc4

0800dd6c <_ZN6tflite23MicroInterpreterContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_21MicroInterpreterGraphE>:
    : allocator_(*allocator),
 800dd6c:	6041      	str	r1, [r0, #4]
      state_(InterpreterState::kInit) {}
 800dd6e:	2100      	movs	r1, #0
      model_(model),
 800dd70:	e9c0 3202 	strd	r3, r2, [r0, #8]
      state_(InterpreterState::kInit) {}
 800dd74:	4b03      	ldr	r3, [pc, #12]	@ (800dd84 <_ZN6tflite23MicroInterpreterContextC1EPNS_14MicroAllocatorEPKNS_5ModelEPNS_21MicroInterpreterGraphE+0x18>)
 800dd76:	e9c0 1104 	strd	r1, r1, [r0, #16]
 800dd7a:	e9c0 1106 	strd	r1, r1, [r0, #24]
 800dd7e:	6003      	str	r3, [r0, #0]
 800dd80:	4770      	bx	lr
 800dd82:	bf00      	nop
 800dd84:	0801ef5c 	.word	0x0801ef5c

0800dd88 <_ZN6tflite23MicroInterpreterContext23SetScratchBufferHandlesEPNS_19ScratchBufferHandleE>:
  scratch_buffer_handles_ = scratch_buffer_handles;
 800dd88:	6141      	str	r1, [r0, #20]
}
 800dd8a:	4770      	bx	lr

0800dd8c <_ZN6tflite23MicroInterpreterContext19SetInterpreterStateENS0_16InterpreterStateE>:
  state_ = state;
 800dd8c:	6101      	str	r1, [r0, #16]
}
 800dd8e:	4770      	bx	lr

0800dd90 <_ZN6tflite21MicroInterpreterGraph20GetResourceVariablesEv>:
  // Gets the list of allocations for each subgraph. This is the source of truth
  // for all per-subgraph allocation data.
  SubgraphAllocations* GetAllocations() { return subgraph_allocations_; }

  // Get the resource variables for this TFLM graph.
  MicroResourceVariables* GetResourceVariables() { return resource_variables_; }
 800dd90:	69c0      	ldr	r0, [r0, #28]
 800dd92:	4770      	bx	lr

0800dd94 <_ZN6tflite21MicroInterpreterGraphD1Ev>:
  if (model != nullptr) {
    subgraphs_ = model->subgraphs();
  }
}

MicroInterpreterGraph::~MicroInterpreterGraph() {}
 800dd94:	4770      	bx	lr
 800dd96:	bf00      	nop

0800dd98 <_ZN6tflite21MicroInterpreterGraph12NumSubgraphsEv>:

  return kTfLiteOk;
}

int MicroInterpreterGraph::NumSubgraphs() {
  return model_->subgraphs()->size();
 800dd98:	6882      	ldr	r2, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800dd9a:	6813      	ldr	r3, [r2, #0]
 800dd9c:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800dd9e:	8819      	ldrh	r1, [r3, #0]
 800dda0:	2908      	cmp	r1, #8
 800dda2:	d905      	bls.n	800ddb0 <_ZN6tflite21MicroInterpreterGraph12NumSubgraphsEv+0x18>
 800dda4:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800dda6:	b11b      	cbz	r3, 800ddb0 <_ZN6tflite21MicroInterpreterGraph12NumSubgraphsEv+0x18>
    auto p = data_ + field_offset;
 800dda8:	18d1      	adds	r1, r2, r3
 800ddaa:	58d3      	ldr	r3, [r2, r3]
 800ddac:	58c8      	ldr	r0, [r1, r3]
}
 800ddae:	4770      	bx	lr
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	deff      	udf	#255	@ 0xff
 800ddb6:	bf00      	nop

0800ddb8 <_ZN6tflite21MicroInterpreterGraphD0Ev>:
MicroInterpreterGraph::~MicroInterpreterGraph() {}
 800ddb8:	b510      	push	{r4, lr}
 800ddba:	4604      	mov	r4, r0
 800ddbc:	2124      	movs	r1, #36	@ 0x24
 800ddbe:	f005 fba3 	bl	8013508 <_ZdlPvj>
 800ddc2:	4620      	mov	r0, r4
 800ddc4:	bd10      	pop	{r4, pc}
 800ddc6:	bf00      	nop

0800ddc8 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv>:
 800ddc8:	6a03      	ldr	r3, [r0, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ddca:	681b      	ldr	r3, [r3, #0]
TfLiteStatus MicroInterpreterGraph::InitSubgraphs() {
 800ddcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddd0:	4605      	mov	r5, r0
 800ddd2:	b083      	sub	sp, #12
  uint32_t previous_operator_idx = current_operator_index_;
 800ddd4:	e9d0 a605 	ldrd	sl, r6, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d03c      	beq.n	800de56 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x8e>
 800dddc:	f04f 0800 	mov.w	r8, #0
                               .node_and_registrations[current_operator_index_]
 800dde0:	272c      	movs	r7, #44	@ 0x2c
 800dde2:	f8cd a004 	str.w	sl, [sp, #4]
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800dde6:	46c1      	mov	r9, r8
                               .node_and_registrations[current_operator_index_]
 800dde8:	46b0      	mov	r8, r6
 800ddea:	464e      	mov	r6, r9
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800ddec:	4631      	mov	r1, r6
 800ddee:	68a8      	ldr	r0, [r5, #8]
    current_subgraph_index_ = subgraph_idx;
 800ddf0:	616e      	str	r6, [r5, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800ddf2:	f7fd fd03 	bl	800b7fc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800ddf6:	f8c5 9018 	str.w	r9, [r5, #24]
 800ddfa:	4682      	mov	sl, r0
 800ddfc:	b318      	cbz	r0, 800de46 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x7e>
 800ddfe:	ea4f 0bc6 	mov.w	fp, r6, lsl #3
 800de02:	2400      	movs	r4, #0
 800de04:	6928      	ldr	r0, [r5, #16]
 800de06:	9600      	str	r6, [sp, #0]
                               .node_and_registrations[current_operator_index_]
 800de08:	f850 300b 	ldr.w	r3, [r0, fp]
        init_data_size = 0;
 800de0c:	2200      	movs	r2, #0
                               .node_and_registrations[current_operator_index_]
 800de0e:	fb07 3404 	mla	r4, r7, r4, r3
      const TFLMRegistration* registration =
 800de12:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800de14:	695e      	ldr	r6, [r3, #20]
 800de16:	2e20      	cmp	r6, #32
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
 800de18:	e9d4 1c05 	ldrd	r1, ip, [r4, #20]
      if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800de1c:	d101      	bne.n	800de22 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x5a>
        init_data = reinterpret_cast<const char*>(node->custom_initial_data);
 800de1e:	4661      	mov	r1, ip
        init_data_size = node->custom_initial_data_size;
 800de20:	69e2      	ldr	r2, [r4, #28]
      if (registration->init) {
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	b14b      	cbz	r3, 800de3a <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x72>
            registration->init(context_, init_data, init_data_size);
 800de26:	6868      	ldr	r0, [r5, #4]
 800de28:	4798      	blx	r3
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800de2a:	69ab      	ldr	r3, [r5, #24]
        node->user_data =
 800de2c:	6120      	str	r0, [r4, #16]
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800de2e:	1c5c      	adds	r4, r3, #1
 800de30:	45a2      	cmp	sl, r4
 800de32:	61ac      	str	r4, [r5, #24]
 800de34:	d906      	bls.n	800de44 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x7c>
 800de36:	6928      	ldr	r0, [r5, #16]
 800de38:	e7e6      	b.n	800de08 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x40>
 800de3a:	69ac      	ldr	r4, [r5, #24]
 800de3c:	3401      	adds	r4, #1
 800de3e:	4554      	cmp	r4, sl
 800de40:	61ac      	str	r4, [r5, #24]
 800de42:	d3e1      	bcc.n	800de08 <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x40>
 800de44:	9e00      	ldr	r6, [sp, #0]
 800de46:	6a2b      	ldr	r3, [r5, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800de48:	3601      	adds	r6, #1
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	42b3      	cmp	r3, r6
 800de4e:	d8cd      	bhi.n	800ddec <_ZN6tflite21MicroInterpreterGraph13InitSubgraphsEv+0x24>
 800de50:	f8dd a004 	ldr.w	sl, [sp, #4]
 800de54:	4646      	mov	r6, r8
}
 800de56:	2000      	movs	r0, #0
  current_operator_index_ = previous_operator_idx;
 800de58:	e9c5 a605 	strd	sl, r6, [r5, #20]
}
 800de5c:	b003      	add	sp, #12
 800de5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de62:	bf00      	nop

0800de64 <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv>:
TfLiteStatus MicroInterpreterGraph::ResetSubgraphs() {
 800de64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de68:	6a03      	ldr	r3, [r0, #32]
 800de6a:	4604      	mov	r4, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800de6c:	681b      	ldr	r3, [r3, #0]
  uint32_t previous_operator_idx = current_operator_index_;
 800de6e:	e9d0 8905 	ldrd	r8, r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800de72:	b31b      	cbz	r3, 800debc <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x58>
 800de74:	2600      	movs	r6, #0
                               .node_and_registrations[current_operator_index_]
 800de76:	252c      	movs	r5, #44	@ 0x2c
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800de78:	4637      	mov	r7, r6
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800de7a:	4631      	mov	r1, r6
 800de7c:	68a0      	ldr	r0, [r4, #8]
    current_subgraph_index_ = subgraph_idx;
 800de7e:	6166      	str	r6, [r4, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800de80:	f7fd fcbc 	bl	800b7fc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800de84:	61a7      	str	r7, [r4, #24]
 800de86:	4682      	mov	sl, r0
 800de88:	b198      	cbz	r0, 800deb2 <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x4e>
 800de8a:	ea4f 0bc6 	mov.w	fp, r6, lsl #3
 800de8e:	2300      	movs	r3, #0
                               .node_and_registrations[current_operator_index_]
 800de90:	6922      	ldr	r2, [r4, #16]
 800de92:	f852 100b 	ldr.w	r1, [r2, fp]
 800de96:	fb05 1103 	mla	r1, r5, r3, r1
      const TFLMRegistration* registration =
 800de9a:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
      if (registration != nullptr && registration->reset != nullptr) {
 800de9c:	b12a      	cbz	r2, 800deaa <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x46>
 800de9e:	6912      	ldr	r2, [r2, #16]
 800dea0:	b11a      	cbz	r2, 800deaa <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x46>
        registration->reset(context_, node->user_data);
 800dea2:	6909      	ldr	r1, [r1, #16]
 800dea4:	6860      	ldr	r0, [r4, #4]
 800dea6:	4790      	blx	r2
         ++current_operator_index_) {
 800dea8:	69a3      	ldr	r3, [r4, #24]
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800deaa:	3301      	adds	r3, #1
 800deac:	4553      	cmp	r3, sl
 800deae:	61a3      	str	r3, [r4, #24]
 800deb0:	d3ee      	bcc.n	800de90 <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x2c>
 800deb2:	6a23      	ldr	r3, [r4, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800deb4:	3601      	adds	r6, #1
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	42b3      	cmp	r3, r6
 800deba:	d8de      	bhi.n	800de7a <_ZN6tflite21MicroInterpreterGraph14ResetSubgraphsEv+0x16>
}
 800debc:	2000      	movs	r0, #0
  current_operator_index_ = previous_operator_idx;
 800debe:	e9c4 8905 	strd	r8, r9, [r4, #20]
}
 800dec2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dec6:	bf00      	nop

0800dec8 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv>:
TfLiteStatus MicroInterpreterGraph::FreeSubgraphs() {
 800dec8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800decc:	6a03      	ldr	r3, [r0, #32]
 800dece:	4604      	mov	r4, r0
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ded0:	681b      	ldr	r3, [r3, #0]
  uint32_t previous_operator_idx = current_operator_index_;
 800ded2:	e9d0 8905 	ldrd	r8, r9, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800ded6:	b31b      	cbz	r3, 800df20 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x58>
 800ded8:	2600      	movs	r6, #0
                               .node_and_registrations[current_operator_index_]
 800deda:	252c      	movs	r5, #44	@ 0x2c
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800dedc:	4637      	mov	r7, r6
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800dede:	4631      	mov	r1, r6
 800dee0:	68a0      	ldr	r0, [r4, #8]
    current_subgraph_index_ = subgraph_idx;
 800dee2:	6166      	str	r6, [r4, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800dee4:	f7fd fc8a 	bl	800b7fc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800dee8:	61a7      	str	r7, [r4, #24]
 800deea:	4682      	mov	sl, r0
 800deec:	b198      	cbz	r0, 800df16 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x4e>
 800deee:	ea4f 0bc6 	mov.w	fp, r6, lsl #3
 800def2:	2300      	movs	r3, #0
                               .node_and_registrations[current_operator_index_]
 800def4:	6922      	ldr	r2, [r4, #16]
 800def6:	f852 100b 	ldr.w	r1, [r2, fp]
 800defa:	fb05 1103 	mla	r1, r5, r3, r1
      const TFLMRegistration* registration =
 800defe:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
      if (registration != nullptr && registration->free != nullptr) {
 800df00:	b12a      	cbz	r2, 800df0e <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x46>
 800df02:	6852      	ldr	r2, [r2, #4]
 800df04:	b11a      	cbz	r2, 800df0e <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x46>
        registration->free(context_, node->user_data);
 800df06:	6909      	ldr	r1, [r1, #16]
 800df08:	6860      	ldr	r0, [r4, #4]
 800df0a:	4790      	blx	r2
         ++current_operator_index_) {
 800df0c:	69a3      	ldr	r3, [r4, #24]
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800df0e:	3301      	adds	r3, #1
 800df10:	4553      	cmp	r3, sl
 800df12:	61a3      	str	r3, [r4, #24]
 800df14:	d3ee      	bcc.n	800def4 <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x2c>
 800df16:	6a23      	ldr	r3, [r4, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800df18:	3601      	adds	r6, #1
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	42b3      	cmp	r3, r6
 800df1e:	d8de      	bhi.n	800dede <_ZN6tflite21MicroInterpreterGraph13FreeSubgraphsEv+0x16>
}
 800df20:	2000      	movs	r0, #0
  current_operator_index_ = previous_operator_idx;
 800df22:	e9c4 8905 	strd	r8, r9, [r4, #20]
}
 800df26:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df2a:	bf00      	nop

0800df2c <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv>:
 800df2c:	6a03      	ldr	r3, [r0, #32]
  int previous_subgraph_idx = current_subgraph_index_;
 800df2e:	6942      	ldr	r2, [r0, #20]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800df30:	681b      	ldr	r3, [r3, #0]
TfLiteStatus MicroInterpreterGraph::PrepareSubgraphs() {
 800df32:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df36:	b083      	sub	sp, #12
 800df38:	4604      	mov	r4, r0
  uint32_t previous_operator_idx = current_operator_index_;
 800df3a:	f8d0 b018 	ldr.w	fp, [r0, #24]
  int previous_subgraph_idx = current_subgraph_index_;
 800df3e:	9201      	str	r2, [sp, #4]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800df40:	b363      	cbz	r3, 800df9c <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x70>
 800df42:	f04f 0800 	mov.w	r8, #0
                               .node_and_registrations[current_operator_index_]
 800df46:	272c      	movs	r7, #44	@ 0x2c
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800df48:	46c1      	mov	r9, r8
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800df4a:	4641      	mov	r1, r8
 800df4c:	68a0      	ldr	r0, [r4, #8]
    current_subgraph_index_ = subgraph_idx;
 800df4e:	f8c4 8014 	str.w	r8, [r4, #20]
    uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800df52:	f7fd fc53 	bl	800b7fc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800df56:	f8c4 9018 	str.w	r9, [r4, #24]
 800df5a:	4605      	mov	r5, r0
 800df5c:	b1c0      	cbz	r0, 800df90 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x64>
 800df5e:	ea4f 06c8 	mov.w	r6, r8, lsl #3
 800df62:	2000      	movs	r0, #0
                               .node_and_registrations[current_operator_index_]
 800df64:	6923      	ldr	r3, [r4, #16]
 800df66:	5999      	ldr	r1, [r3, r6]
 800df68:	fb07 1100 	mla	r1, r7, r0, r1
      const TFLMRegistration* registration =
 800df6c:	f8d1 a028 	ldr.w	sl, [r1, #40]	@ 0x28
      if (registration->prepare != nullptr) {
 800df70:	f8da 3008 	ldr.w	r3, [sl, #8]
 800df74:	b11b      	cbz	r3, 800df7e <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x52>
        TfLiteStatus prepare_status = registration->prepare(context_, node);
 800df76:	6860      	ldr	r0, [r4, #4]
 800df78:	4798      	blx	r3
        if (prepare_status != kTfLiteOk) {
 800df7a:	b9b0      	cbnz	r0, 800dfaa <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x7e>
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
 800df7c:	69a0      	ldr	r0, [r4, #24]
      allocator_->FinishPrepareNodeAllocations(
 800df7e:	4601      	mov	r1, r0
 800df80:	68e0      	ldr	r0, [r4, #12]
 800df82:	f7ff f99f 	bl	800d2c4 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
    for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800df86:	69a0      	ldr	r0, [r4, #24]
 800df88:	3001      	adds	r0, #1
 800df8a:	42a8      	cmp	r0, r5
 800df8c:	61a0      	str	r0, [r4, #24]
 800df8e:	d3e9      	bcc.n	800df64 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x38>
 800df90:	6a23      	ldr	r3, [r4, #32]
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800df92:	f108 0801 	add.w	r8, r8, #1
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	4598      	cmp	r8, r3
 800df9a:	d3d6      	bcc.n	800df4a <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x1e>
  return kTfLiteOk;
 800df9c:	2000      	movs	r0, #0
  current_subgraph_index_ = previous_subgraph_idx;
 800df9e:	9b01      	ldr	r3, [sp, #4]
  current_operator_index_ = previous_operator_idx;
 800dfa0:	e9c4 3b05 	strd	r3, fp, [r4, #20]
}
 800dfa4:	b003      	add	sp, #12
 800dfa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800dfaa:	f8da 3014 	ldr.w	r3, [sl, #20]
 800dfae:	2b20      	cmp	r3, #32
 800dfb0:	d00b      	beq.n	800dfca <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x9e>
  return (v < low) || (high < v);
 800dfb2:	2bd1      	cmp	r3, #209	@ 0xd1
 800dfb4:	d90c      	bls.n	800dfd0 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0xa4>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800dfb6:	4908      	ldr	r1, [pc, #32]	@ (800dfd8 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0xac>)
          MicroPrintf("Node %s (number %df) failed to prepare with status %d",
 800dfb8:	4603      	mov	r3, r0
 800dfba:	69a2      	ldr	r2, [r4, #24]
 800dfbc:	4807      	ldr	r0, [pc, #28]	@ (800dfdc <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0xb0>)
 800dfbe:	f000 fa79 	bl	800e4b4 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 800dfc2:	2001      	movs	r0, #1
}
 800dfc4:	b003      	add	sp, #12
 800dfc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return registration->custom_name;
 800dfca:	f8da 1018 	ldr.w	r1, [sl, #24]
 800dfce:	e7f3      	b.n	800dfb8 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x8c>
  return EnumNamesBuiltinOperator()[index];
 800dfd0:	4a03      	ldr	r2, [pc, #12]	@ (800dfe0 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0xb4>)
 800dfd2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800dfd6:	e7ef      	b.n	800dfb8 <_ZN6tflite21MicroInterpreterGraph16PrepareSubgraphsEv+0x8c>
 800dfd8:	080160e8 	.word	0x080160e8
 800dfdc:	08016e04 	.word	0x08016e04
 800dfe0:	0801ec08 	.word	0x0801ec08

0800dfe4 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi>:
TfLiteStatus MicroInterpreterGraph::InvokeSubgraph(int subgraph_idx) {
 800dfe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int previous_subgraph_idx = current_subgraph_index_;
 800dfe8:	6943      	ldr	r3, [r0, #20]
TfLiteStatus MicroInterpreterGraph::InvokeSubgraph(int subgraph_idx) {
 800dfea:	b083      	sub	sp, #12
 800dfec:	4683      	mov	fp, r0
  current_subgraph_index_ = subgraph_idx;
 800dfee:	6141      	str	r1, [r0, #20]
  int previous_subgraph_idx = current_subgraph_index_;
 800dff0:	9300      	str	r3, [sp, #0]
  uint32_t previous_operator_idx = current_operator_index_;
 800dff2:	6983      	ldr	r3, [r0, #24]
 800dff4:	9301      	str	r3, [sp, #4]
 800dff6:	6a03      	ldr	r3, [r0, #32]
 800dff8:	681a      	ldr	r2, [r3, #0]
  if (static_cast<size_t>(subgraph_idx) >= subgraphs_->size()) {
 800dffa:	4291      	cmp	r1, r2
 800dffc:	d259      	bcs.n	800e0b2 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xce>
  for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800dffe:	2400      	movs	r4, #0
  uint32_t operators_size = NumSubgraphOperators(model_, subgraph_idx);
 800e000:	6880      	ldr	r0, [r0, #8]
 800e002:	460d      	mov	r5, r1
 800e004:	f7fd fbfa 	bl	800b7fc <_ZN6tflite20NumSubgraphOperatorsEPKNS_5ModelEi>
  for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800e008:	f8cb 4018 	str.w	r4, [fp, #24]
 800e00c:	4681      	mov	r9, r0
 800e00e:	2800      	cmp	r0, #0
 800e010:	d034      	beq.n	800e07c <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x98>
    TfLiteNode* node = &(subgraph_allocations_[subgraph_idx]
 800e012:	ea4f 08c5 	mov.w	r8, r5, lsl #3
                             .node_and_registrations[current_operator_index_]
 800e016:	f04f 0a2c 	mov.w	sl, #44	@ 0x2c
 800e01a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800e01e:	f853 3008 	ldr.w	r3, [r3, r8]
 800e022:	fb0a 3404 	mla	r4, sl, r4, r3
    const TFLMRegistration* registration =
 800e026:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800e028:	6973      	ldr	r3, [r6, #20]
 800e02a:	2b20      	cmp	r3, #32
 800e02c:	d03b      	beq.n	800e0a6 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xc2>
 800e02e:	2bd1      	cmp	r3, #209	@ 0xd1
 800e030:	d93b      	bls.n	800e0aa <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xc6>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800e032:	4934      	ldr	r1, [pc, #208]	@ (800e104 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x120>)
        reinterpret_cast<MicroProfilerInterface*>(context_->profiler));
 800e034:	f8db 3004 	ldr.w	r3, [fp, #4]
 800e038:	6b5d      	ldr	r5, [r3, #52]	@ 0x34
class ScopedMicroProfiler {
 public:
  explicit ScopedMicroProfiler(const char* tag,
                               MicroProfilerInterface* profiler)
      : profiler_(profiler) {
    if (profiler_ != nullptr) {
 800e03a:	b355      	cbz	r5, 800e092 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xae>
      event_handle_ = profiler_->BeginEvent(tag);
 800e03c:	682b      	ldr	r3, [r5, #0]
 800e03e:	4628      	mov	r0, r5
 800e040:	689b      	ldr	r3, [r3, #8]
 800e042:	4798      	blx	r3
 800e044:	4607      	mov	r7, r0
    TFLITE_DCHECK(registration->invoke);
 800e046:	68f3      	ldr	r3, [r6, #12]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d059      	beq.n	800e100 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x11c>
    TfLiteStatus invoke_status = registration->invoke(context_, node);
 800e04c:	4621      	mov	r1, r4
 800e04e:	f8db 0004 	ldr.w	r0, [fp, #4]
 800e052:	4798      	blx	r3
 800e054:	4604      	mov	r4, r0
    allocator_->ResetTempAllocations();
 800e056:	f8db 000c 	ldr.w	r0, [fp, #12]
 800e05a:	6803      	ldr	r3, [r0, #0]
 800e05c:	695b      	ldr	r3, [r3, #20]
 800e05e:	4798      	blx	r3
    if (invoke_status != kTfLiteOk) {
 800e060:	bb7c      	cbnz	r4, 800e0c2 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xde>
    }
  }

  ~ScopedMicroProfiler() {
    if (profiler_ != nullptr) {
 800e062:	b1c5      	cbz	r5, 800e096 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xb2>
      profiler_->EndEvent(event_handle_);
 800e064:	682b      	ldr	r3, [r5, #0]
 800e066:	4639      	mov	r1, r7
 800e068:	4628      	mov	r0, r5
 800e06a:	68db      	ldr	r3, [r3, #12]
 800e06c:	4798      	blx	r3
  for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800e06e:	f8db 4018 	ldr.w	r4, [fp, #24]
 800e072:	3401      	adds	r4, #1
 800e074:	45a1      	cmp	r9, r4
 800e076:	f8cb 4018 	str.w	r4, [fp, #24]
 800e07a:	d8ce      	bhi.n	800e01a <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x36>
  current_subgraph_index_ = previous_subgraph_idx;
 800e07c:	9b00      	ldr	r3, [sp, #0]
  return kTfLiteOk;
 800e07e:	2400      	movs	r4, #0
  current_subgraph_index_ = previous_subgraph_idx;
 800e080:	f8cb 3014 	str.w	r3, [fp, #20]
  current_operator_index_ = previous_operator_idx;
 800e084:	9b01      	ldr	r3, [sp, #4]
 800e086:	f8cb 3018 	str.w	r3, [fp, #24]
}
 800e08a:	4620      	mov	r0, r4
 800e08c:	b003      	add	sp, #12
 800e08e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      : profiler_(profiler) {
 800e092:	462f      	mov	r7, r5
 800e094:	e7d7      	b.n	800e046 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x62>
  for (current_operator_index_ = 0; current_operator_index_ < operators_size;
 800e096:	f8db 4018 	ldr.w	r4, [fp, #24]
 800e09a:	3401      	adds	r4, #1
 800e09c:	454c      	cmp	r4, r9
 800e09e:	f8cb 4018 	str.w	r4, [fp, #24]
 800e0a2:	d3ba      	bcc.n	800e01a <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x36>
 800e0a4:	e7ea      	b.n	800e07c <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x98>
    return registration->custom_name;
 800e0a6:	69b1      	ldr	r1, [r6, #24]
 800e0a8:	e7c4      	b.n	800e034 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x50>
  return EnumNamesBuiltinOperator()[index];
 800e0aa:	4a17      	ldr	r2, [pc, #92]	@ (800e108 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x124>)
 800e0ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800e0b0:	e7c0      	b.n	800e034 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x50>
    return kTfLiteError;
 800e0b2:	2401      	movs	r4, #1
    MicroPrintf("Accessing subgraph %d but only %d subgraphs found",
 800e0b4:	4815      	ldr	r0, [pc, #84]	@ (800e10c <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x128>)
 800e0b6:	f000 f9fd 	bl	800e4b4 <_Z11MicroPrintfPKcz>
}
 800e0ba:	4620      	mov	r0, r4
 800e0bc:	b003      	add	sp, #12
 800e0be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (invoke_status != kTfLiteAbort) {
 800e0c2:	2c0f      	cmp	r4, #15
 800e0c4:	d00b      	beq.n	800e0de <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xfa>
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800e0c6:	6973      	ldr	r3, [r6, #20]
 800e0c8:	2b20      	cmp	r3, #32
 800e0ca:	d013      	beq.n	800e0f4 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x110>
 800e0cc:	2bd1      	cmp	r3, #209	@ 0xd1
 800e0ce:	d913      	bls.n	800e0f8 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x114>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800e0d0:	490c      	ldr	r1, [pc, #48]	@ (800e104 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x120>)
        MicroPrintf("Node %s (number %d) failed to invoke with status %d",
 800e0d2:	f8db 2018 	ldr.w	r2, [fp, #24]
 800e0d6:	4623      	mov	r3, r4
 800e0d8:	480d      	ldr	r0, [pc, #52]	@ (800e110 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x12c>)
 800e0da:	f000 f9eb 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    if (profiler_ != nullptr) {
 800e0de:	2d00      	cmp	r5, #0
 800e0e0:	d0d3      	beq.n	800e08a <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xa6>
      profiler_->EndEvent(event_handle_);
 800e0e2:	682b      	ldr	r3, [r5, #0]
 800e0e4:	4628      	mov	r0, r5
 800e0e6:	4639      	mov	r1, r7
 800e0e8:	68db      	ldr	r3, [r3, #12]
 800e0ea:	4798      	blx	r3
}
 800e0ec:	4620      	mov	r0, r4
 800e0ee:	b003      	add	sp, #12
 800e0f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return registration->custom_name;
 800e0f4:	69b1      	ldr	r1, [r6, #24]
 800e0f6:	e7ec      	b.n	800e0d2 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xee>
  return EnumNamesBuiltinOperator()[index];
 800e0f8:	4903      	ldr	r1, [pc, #12]	@ (800e108 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0x124>)
 800e0fa:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e0fe:	e7e8      	b.n	800e0d2 <_ZN6tflite21MicroInterpreterGraph14InvokeSubgraphEi+0xee>
    TFLITE_DCHECK(registration->invoke);
 800e100:	f005 fb1b 	bl	801373a <abort>
 800e104:	080160e8 	.word	0x080160e8
 800e108:	0801ec08 	.word	0x0801ec08
 800e10c:	08016e3c 	.word	0x08016e3c
 800e110:	08016e70 	.word	0x08016e70

0800e114 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv>:
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800e114:	6a03      	ldr	r3, [r0, #32]
 800e116:	681a      	ldr	r2, [r3, #0]
TfLiteStatus MicroInterpreterGraph::ResetVariableTensors() {
 800e118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e11c:	4680      	mov	r8, r0
 800e11e:	b085      	sub	sp, #20
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800e120:	2a00      	cmp	r2, #0
 800e122:	d061      	beq.n	800e1e8 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xd4>
 800e124:	2700      	movs	r7, #0
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800e126:	3701      	adds	r7, #1
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800e128:	2400      	movs	r4, #0
    const uint8_t *const offset_location = p + i * element_stride;
 800e12a:	eb03 0287 	add.w	r2, r3, r7, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800e12e:	f853 3027 	ldr.w	r3, [r3, r7, lsl #2]
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800e132:	00fe      	lsls	r6, r7, #3
 800e134:	18d5      	adds	r5, r2, r3
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800e136:	58d1      	ldr	r1, [r2, r3]
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800e138:	3e08      	subs	r6, #8
    return data_ - ReadScalar<soffset_t>(data_);
 800e13a:	1a6b      	subs	r3, r5, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e13c:	881a      	ldrh	r2, [r3, #0]
 800e13e:	2a04      	cmp	r2, #4
 800e140:	d94a      	bls.n	800e1d8 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800e142:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e144:	2a00      	cmp	r2, #0
 800e146:	d047      	beq.n	800e1d8 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
    auto p = data_ + field_offset;
 800e148:	18ab      	adds	r3, r5, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e14a:	58aa      	ldr	r2, [r5, r2]
    for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 800e14c:	5898      	ldr	r0, [r3, r2]
 800e14e:	4413      	add	r3, r2
 800e150:	4284      	cmp	r4, r0
 800e152:	d244      	bcs.n	800e1de <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xca>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800e154:	3401      	adds	r4, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800e156:	eb03 0984 	add.w	r9, r3, r4, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800e15a:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 800e15e:	eb09 0a02 	add.w	sl, r9, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800e162:	f859 3002 	ldr.w	r3, [r9, r2]
 800e166:	ebaa 0303 	sub.w	r3, sl, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e16a:	8818      	ldrh	r0, [r3, #0]
 800e16c:	280e      	cmp	r0, #14
 800e16e:	d9e4      	bls.n	800e13a <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x26>
 800e170:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800e172:	2b00      	cmp	r3, #0
 800e174:	d0e1      	beq.n	800e13a <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x26>
      if (tensor->is_variable()) {
 800e176:	f81a 3003 	ldrb.w	r3, [sl, r3]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d0dd      	beq.n	800e13a <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x26>
        TF_LITE_ENSURE_STATUS(TfLiteEvalTensorByteLength(
 800e17e:	eb04 0b44 	add.w	fp, r4, r4, lsl #1
 800e182:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800e186:	a903      	add	r1, sp, #12
 800e188:	9201      	str	r2, [sp, #4]
 800e18a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800e18e:	4433      	add	r3, r6
 800e190:	f1ab 0b0c 	sub.w	fp, fp, #12
 800e194:	6858      	ldr	r0, [r3, #4]
 800e196:	4458      	add	r0, fp
 800e198:	f7fd fbec 	bl	800b974 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 800e19c:	bb50      	cbnz	r0, 800e1f4 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xe0>
    return data_ - ReadScalar<soffset_t>(data_);
 800e19e:	9a01      	ldr	r2, [sp, #4]
 800e1a0:	f859 3002 	ldr.w	r3, [r9, r2]
 800e1a4:	ebaa 0303 	sub.w	r3, sl, r3
 800e1a8:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e1aa:	2a06      	cmp	r2, #6
 800e1ac:	d905      	bls.n	800e1ba <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xa6>
 800e1ae:	88d9      	ldrh	r1, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800e1b0:	b121      	cbz	r1, 800e1bc <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xa8>
        if (tensor->type() == tflite::TensorType_INT8) {
 800e1b2:	f91a 1001 	ldrsb.w	r1, [sl, r1]
 800e1b6:	2909      	cmp	r1, #9
 800e1b8:	d01f      	beq.n	800e1fa <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xe6>
        int value = 0;
 800e1ba:	2100      	movs	r1, #0
        memset(subgraph_allocations_[subgraph_idx].tensors[i].data.raw, value,
 800e1bc:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800e1c0:	9a03      	ldr	r2, [sp, #12]
 800e1c2:	4433      	add	r3, r6
 800e1c4:	685b      	ldr	r3, [r3, #4]
 800e1c6:	f853 000b 	ldr.w	r0, [r3, fp]
 800e1ca:	f005 fd4f 	bl	8013c6c <memset>
 800e1ce:	6829      	ldr	r1, [r5, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800e1d0:	1a6b      	subs	r3, r5, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e1d2:	881a      	ldrh	r2, [r3, #0]
 800e1d4:	2a04      	cmp	r2, #4
 800e1d6:	d8b4      	bhi.n	800e142 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x2e>
 800e1d8:	2300      	movs	r3, #0
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	deff      	udf	#255	@ 0xff
  for (size_t subgraph_idx = 0; subgraph_idx < subgraphs_->size();
 800e1de:	f8d8 3020 	ldr.w	r3, [r8, #32]
 800e1e2:	681a      	ldr	r2, [r3, #0]
 800e1e4:	42ba      	cmp	r2, r7
 800e1e6:	d89e      	bhi.n	800e126 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x12>
  if (resource_variables_ != nullptr) {
 800e1e8:	f8d8 001c 	ldr.w	r0, [r8, #28]
 800e1ec:	b108      	cbz	r0, 800e1f2 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xde>
    resource_variables_->ResetAll();
 800e1ee:	f000 fa91 	bl	800e714 <_ZN6tflite22MicroResourceVariables8ResetAllEv>
  return kTfLiteOk;
 800e1f2:	2000      	movs	r0, #0
}
 800e1f4:	b005      	add	sp, #20
 800e1f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1fa:	2a0c      	cmp	r2, #12
 800e1fc:	d9ec      	bls.n	800e1d8 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
 800e1fe:	899b      	ldrh	r3, [r3, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e200:	2b00      	cmp	r3, #0
 800e202:	d0e9      	beq.n	800e1d8 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
    auto p = data_ + field_offset;
 800e204:	eb0a 0203 	add.w	r2, sl, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e208:	f85a 3003 	ldr.w	r3, [sl, r3]
 800e20c:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e20e:	58d3      	ldr	r3, [r2, r3]
 800e210:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e212:	881a      	ldrh	r2, [r3, #0]
 800e214:	2a0a      	cmp	r2, #10
 800e216:	d9df      	bls.n	800e1d8 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
 800e218:	895a      	ldrh	r2, [r3, #10]
    auto p = data_ + field_offset;
 800e21a:	188b      	adds	r3, r1, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e21c:	2a00      	cmp	r2, #0
 800e21e:	d0db      	beq.n	800e1d8 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xc4>
 800e220:	588a      	ldr	r2, [r1, r2]
    FLATBUFFERS_ASSERT(i < size());
 800e222:	5899      	ldr	r1, [r3, r2]
 800e224:	4413      	add	r3, r2
 800e226:	b109      	cbz	r1, 800e22c <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x118>
          value = tensor->quantization()->zero_point()->Get(0);
 800e228:	6859      	ldr	r1, [r3, #4]
 800e22a:	e7c7      	b.n	800e1bc <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0xa8>
 800e22c:	4b02      	ldr	r3, [pc, #8]	@ (800e238 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x124>)
 800e22e:	21b0      	movs	r1, #176	@ 0xb0
 800e230:	4a02      	ldr	r2, [pc, #8]	@ (800e23c <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x128>)
 800e232:	4803      	ldr	r0, [pc, #12]	@ (800e240 <_ZN6tflite21MicroInterpreterGraph20ResetVariableTensorsEv+0x12c>)
 800e234:	f005 fa88 	bl	8013748 <__assert_func>
 800e238:	080152d8 	.word	0x080152d8
 800e23c:	08015e5c 	.word	0x08015e5c
 800e240:	080153b4 	.word	0x080153b4

0800e244 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi>:
    SubgraphAllocations* subgraph_allocations) {
  subgraph_allocations_ = subgraph_allocations;
}

size_t MicroInterpreterGraph::NumSubgraphInputs(int subgraph_idx) {
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
 800e244:	6882      	ldr	r2, [r0, #8]
size_t MicroInterpreterGraph::NumSubgraphInputs(int subgraph_idx) {
 800e246:	b508      	push	{r3, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 800e248:	6813      	ldr	r3, [r2, #0]
 800e24a:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e24c:	8818      	ldrh	r0, [r3, #0]
 800e24e:	2808      	cmp	r0, #8
 800e250:	d91e      	bls.n	800e290 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x4c>
 800e252:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e254:	b1e0      	cbz	r0, 800e290 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x4c>
    auto p = data_ + field_offset;
 800e256:	1813      	adds	r3, r2, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e258:	5812      	ldr	r2, [r2, r0]
 800e25a:	5898      	ldr	r0, [r3, r2]
 800e25c:	4413      	add	r3, r2
 800e25e:	4281      	cmp	r1, r0
 800e260:	d210      	bcs.n	800e284 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x40>
    const uint8_t *const offset_location = p + i * element_stride;
 800e262:	3101      	adds	r1, #1
 800e264:	eb03 0281 	add.w	r2, r3, r1, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800e268:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e26c:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e26e:	58d3      	ldr	r3, [r2, r3]
 800e270:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e272:	881a      	ldrh	r2, [r3, #0]
 800e274:	2a06      	cmp	r2, #6
 800e276:	d90b      	bls.n	800e290 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x4c>
 800e278:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e27a:	b14b      	cbz	r3, 800e290 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x4c>
    auto p = data_ + field_offset;
 800e27c:	18ca      	adds	r2, r1, r3
  SizeT size() const { return EndianScalar(length_); }
 800e27e:	58cb      	ldr	r3, [r1, r3]
  return model_->subgraphs()->Get(subgraph_idx)->inputs()->size();
 800e280:	58d0      	ldr	r0, [r2, r3]
}
 800e282:	bd08      	pop	{r3, pc}
    FLATBUFFERS_ASSERT(i < size());
 800e284:	4b04      	ldr	r3, [pc, #16]	@ (800e298 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x54>)
 800e286:	21b0      	movs	r1, #176	@ 0xb0
 800e288:	4a04      	ldr	r2, [pc, #16]	@ (800e29c <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x58>)
 800e28a:	4805      	ldr	r0, [pc, #20]	@ (800e2a0 <_ZN6tflite21MicroInterpreterGraph17NumSubgraphInputsEi+0x5c>)
 800e28c:	f005 fa5c 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800e290:	2300      	movs	r3, #0
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	deff      	udf	#255	@ 0xff
 800e296:	bf00      	nop
 800e298:	080152d8 	.word	0x080152d8
 800e29c:	080152e4 	.word	0x080152e4
 800e2a0:	080153b4 	.word	0x080153b4

0800e2a4 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii>:
             ? 0
             : model_->subgraphs()->Get(subgraph_idx)->outputs()->size();
}

TfLiteEvalTensor* MicroInterpreterGraph::GetSubgraphOutput(int subgraph_idx,
                                                           int output_idx) {
 800e2a4:	b538      	push	{r3, r4, r5, lr}
  int tensor_idx =
      model_->subgraphs()->Get(subgraph_idx)->outputs()->Get(output_idx);
 800e2a6:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800e2a8:	6823      	ldr	r3, [r4, #0]
 800e2aa:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e2ac:	f8b3 c000 	ldrh.w	ip, [r3]
 800e2b0:	f1bc 0f08 	cmp.w	ip, #8
 800e2b4:	d938      	bls.n	800e328 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x84>
 800e2b6:	891d      	ldrh	r5, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e2b8:	2d00      	cmp	r5, #0
 800e2ba:	d035      	beq.n	800e328 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x84>
    auto p = data_ + field_offset;
 800e2bc:	1963      	adds	r3, r4, r5
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e2be:	5964      	ldr	r4, [r4, r5]
    FLATBUFFERS_ASSERT(i < size());
 800e2c0:	591d      	ldr	r5, [r3, r4]
 800e2c2:	4423      	add	r3, r4
 800e2c4:	42a9      	cmp	r1, r5
 800e2c6:	d223      	bcs.n	800e310 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x6c>
    const uint8_t *const offset_location = p + i * element_stride;
 800e2c8:	f101 0c01 	add.w	ip, r1, #1
 800e2cc:	eb03 048c 	add.w	r4, r3, ip, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800e2d0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800e2d4:	eb04 0c03 	add.w	ip, r4, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e2d8:	58e3      	ldr	r3, [r4, r3]
 800e2da:	ebac 0303 	sub.w	r3, ip, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e2de:	881c      	ldrh	r4, [r3, #0]
 800e2e0:	2c08      	cmp	r4, #8
 800e2e2:	d921      	bls.n	800e328 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x84>
 800e2e4:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e2e6:	b1fb      	cbz	r3, 800e328 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x84>
    auto p = data_ + field_offset;
 800e2e8:	eb0c 0403 	add.w	r4, ip, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e2ec:	f85c 3003 	ldr.w	r3, [ip, r3]
 800e2f0:	58e5      	ldr	r5, [r4, r3]
 800e2f2:	441c      	add	r4, r3
 800e2f4:	42aa      	cmp	r2, r5
 800e2f6:	d211      	bcs.n	800e31c <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x78>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 800e2f8:	6903      	ldr	r3, [r0, #16]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800e2fa:	3201      	adds	r2, #1
 800e2fc:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e300:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 800e304:	6848      	ldr	r0, [r1, #4]
 800e306:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800e30a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
}
 800e30e:	bd38      	pop	{r3, r4, r5, pc}
 800e310:	4b07      	ldr	r3, [pc, #28]	@ (800e330 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x8c>)
 800e312:	21b0      	movs	r1, #176	@ 0xb0
 800e314:	4a07      	ldr	r2, [pc, #28]	@ (800e334 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x90>)
 800e316:	4808      	ldr	r0, [pc, #32]	@ (800e338 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x94>)
 800e318:	f005 fa16 	bl	8013748 <__assert_func>
 800e31c:	4b04      	ldr	r3, [pc, #16]	@ (800e330 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x8c>)
 800e31e:	21b0      	movs	r1, #176	@ 0xb0
 800e320:	4a06      	ldr	r2, [pc, #24]	@ (800e33c <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x98>)
 800e322:	4805      	ldr	r0, [pc, #20]	@ (800e338 <_ZN6tflite21MicroInterpreterGraph17GetSubgraphOutputEii+0x94>)
 800e324:	f005 fa10 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800e328:	2300      	movs	r3, #0
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	deff      	udf	#255	@ 0xff
 800e32e:	bf00      	nop
 800e330:	080152d8 	.word	0x080152d8
 800e334:	080152e4 	.word	0x080152e4
 800e338:	080153b4 	.word	0x080153b4
 800e33c:	08016ea4 	.word	0x08016ea4

0800e340 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii>:
                                                          int input_idx) {
 800e340:	b538      	push	{r3, r4, r5, lr}
      model_->subgraphs()->Get(subgraph_idx)->inputs()->Get(input_idx);
 800e342:	6884      	ldr	r4, [r0, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 800e344:	6823      	ldr	r3, [r4, #0]
 800e346:	1ae3      	subs	r3, r4, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e348:	f8b3 c000 	ldrh.w	ip, [r3]
 800e34c:	f1bc 0f08 	cmp.w	ip, #8
 800e350:	d938      	bls.n	800e3c4 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x84>
 800e352:	891d      	ldrh	r5, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e354:	2d00      	cmp	r5, #0
 800e356:	d035      	beq.n	800e3c4 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x84>
    auto p = data_ + field_offset;
 800e358:	1963      	adds	r3, r4, r5
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e35a:	5964      	ldr	r4, [r4, r5]
    FLATBUFFERS_ASSERT(i < size());
 800e35c:	591d      	ldr	r5, [r3, r4]
 800e35e:	4423      	add	r3, r4
 800e360:	42a9      	cmp	r1, r5
 800e362:	d223      	bcs.n	800e3ac <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x6c>
    const uint8_t *const offset_location = p + i * element_stride;
 800e364:	f101 0c01 	add.w	ip, r1, #1
 800e368:	eb03 048c 	add.w	r4, r3, ip, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800e36c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800e370:	eb04 0c03 	add.w	ip, r4, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e374:	58e3      	ldr	r3, [r4, r3]
 800e376:	ebac 0303 	sub.w	r3, ip, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e37a:	881c      	ldrh	r4, [r3, #0]
 800e37c:	2c06      	cmp	r4, #6
 800e37e:	d921      	bls.n	800e3c4 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x84>
 800e380:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e382:	b1fb      	cbz	r3, 800e3c4 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x84>
    auto p = data_ + field_offset;
 800e384:	eb0c 0403 	add.w	r4, ip, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e388:	f85c 3003 	ldr.w	r3, [ip, r3]
 800e38c:	58e5      	ldr	r5, [r4, r3]
 800e38e:	441c      	add	r4, r3
 800e390:	42aa      	cmp	r2, r5
 800e392:	d211      	bcs.n	800e3b8 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x78>
  return &subgraph_allocations_[subgraph_idx].tensors[tensor_idx];
 800e394:	6903      	ldr	r3, [r0, #16]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800e396:	3201      	adds	r2, #1
 800e398:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e39c:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 800e3a0:	6848      	ldr	r0, [r1, #4]
 800e3a2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800e3a6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
}
 800e3aa:	bd38      	pop	{r3, r4, r5, pc}
 800e3ac:	4b07      	ldr	r3, [pc, #28]	@ (800e3cc <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x8c>)
 800e3ae:	21b0      	movs	r1, #176	@ 0xb0
 800e3b0:	4a07      	ldr	r2, [pc, #28]	@ (800e3d0 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x90>)
 800e3b2:	4808      	ldr	r0, [pc, #32]	@ (800e3d4 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x94>)
 800e3b4:	f005 f9c8 	bl	8013748 <__assert_func>
 800e3b8:	4b04      	ldr	r3, [pc, #16]	@ (800e3cc <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x8c>)
 800e3ba:	21b0      	movs	r1, #176	@ 0xb0
 800e3bc:	4a06      	ldr	r2, [pc, #24]	@ (800e3d8 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x98>)
 800e3be:	4805      	ldr	r0, [pc, #20]	@ (800e3d4 <_ZN6tflite21MicroInterpreterGraph16GetSubgraphInputEii+0x94>)
 800e3c0:	f005 f9c2 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	deff      	udf	#255	@ 0xff
 800e3ca:	bf00      	nop
 800e3cc:	080152d8 	.word	0x080152d8
 800e3d0:	080152e4 	.word	0x080152e4
 800e3d4:	080153b4 	.word	0x080153b4
 800e3d8:	08016ea4 	.word	0x08016ea4

0800e3dc <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi>:
  return model_->subgraphs()->Get(subgraph_idx)->outputs() == nullptr
 800e3dc:	6882      	ldr	r2, [r0, #8]
size_t MicroInterpreterGraph::NumSubgraphOutputs(int subgraph_idx) {
 800e3de:	b508      	push	{r3, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 800e3e0:	6813      	ldr	r3, [r2, #0]
 800e3e2:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e3e4:	8818      	ldrh	r0, [r3, #0]
 800e3e6:	2808      	cmp	r0, #8
 800e3e8:	d920      	bls.n	800e42c <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x50>
 800e3ea:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e3ec:	b1f0      	cbz	r0, 800e42c <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x50>
    auto p = data_ + field_offset;
 800e3ee:	1813      	adds	r3, r2, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e3f0:	5812      	ldr	r2, [r2, r0]
    FLATBUFFERS_ASSERT(i < size());
 800e3f2:	5898      	ldr	r0, [r3, r2]
 800e3f4:	4413      	add	r3, r2
 800e3f6:	4281      	cmp	r1, r0
 800e3f8:	d212      	bcs.n	800e420 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x44>
    const uint8_t *const offset_location = p + i * element_stride;
 800e3fa:	3101      	adds	r1, #1
 800e3fc:	eb03 0281 	add.w	r2, r3, r1, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800e400:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e404:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800e406:	58d3      	ldr	r3, [r2, r3]
 800e408:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e40a:	881a      	ldrh	r2, [r3, #0]
 800e40c:	2a08      	cmp	r2, #8
 800e40e:	d905      	bls.n	800e41c <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x40>
 800e410:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e412:	b110      	cbz	r0, 800e41a <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x3e>
    auto p = data_ + field_offset;
 800e414:	180a      	adds	r2, r1, r0
  SizeT size() const { return EndianScalar(length_); }
 800e416:	580b      	ldr	r3, [r1, r0]
 800e418:	58d0      	ldr	r0, [r2, r3]
}
 800e41a:	bd08      	pop	{r3, pc}
             ? 0
 800e41c:	2000      	movs	r0, #0
}
 800e41e:	bd08      	pop	{r3, pc}
    FLATBUFFERS_ASSERT(i < size());
 800e420:	4b04      	ldr	r3, [pc, #16]	@ (800e434 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x58>)
 800e422:	21b0      	movs	r1, #176	@ 0xb0
 800e424:	4a04      	ldr	r2, [pc, #16]	@ (800e438 <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x5c>)
 800e426:	4805      	ldr	r0, [pc, #20]	@ (800e43c <_ZN6tflite21MicroInterpreterGraph18NumSubgraphOutputsEi+0x60>)
 800e428:	f005 f98e 	bl	8013748 <__assert_func>
  SizeT size() const { return EndianScalar(length_); }
 800e42c:	2300      	movs	r3, #0
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	deff      	udf	#255	@ 0xff
 800e432:	bf00      	nop
 800e434:	080152d8 	.word	0x080152d8
 800e438:	080152e4 	.word	0x080152e4
 800e43c:	080153b4 	.word	0x080153b4

0800e440 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE>:
    : context_(context),
 800e440:	6041      	str	r1, [r0, #4]
      resource_variables_(resource_variables) {
 800e442:	2100      	movs	r1, #0
      model_(model),
 800e444:	6082      	str	r2, [r0, #8]
      resource_variables_(resource_variables) {
 800e446:	e9c0 3103 	strd	r3, r1, [r0, #12]
 800e44a:	9b00      	ldr	r3, [sp, #0]
 800e44c:	e9c0 3107 	strd	r3, r1, [r0, #28]
 800e450:	4b09      	ldr	r3, [pc, #36]	@ (800e478 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x38>)
      current_operator_index_(0),
 800e452:	e9c0 1105 	strd	r1, r1, [r0, #20]
      resource_variables_(resource_variables) {
 800e456:	6003      	str	r3, [r0, #0]
  if (model != nullptr) {
 800e458:	b162      	cbz	r2, 800e474 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x34>
    return data_ - ReadScalar<soffset_t>(data_);
 800e45a:	6813      	ldr	r3, [r2, #0]
 800e45c:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e45e:	f8b3 c000 	ldrh.w	ip, [r3]
 800e462:	f1bc 0f08 	cmp.w	ip, #8
 800e466:	d904      	bls.n	800e472 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x32>
 800e468:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e46a:	b111      	cbz	r1, 800e472 <_ZN6tflite21MicroInterpreterGraphC1EP13TfLiteContextPKNS_5ModelEPNS_14MicroAllocatorEPNS_22MicroResourceVariablesE+0x32>
    auto p = data_ + field_offset;
 800e46c:	1853      	adds	r3, r2, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e46e:	5851      	ldr	r1, [r2, r1]
 800e470:	4419      	add	r1, r3
    subgraphs_ = model->subgraphs();
 800e472:	6201      	str	r1, [r0, #32]
}
 800e474:	4770      	bx	lr
 800e476:	bf00      	nop
 800e478:	0801efa0 	.word	0x0801efa0

0800e47c <_ZN6tflite21MicroInterpreterGraph22SetSubgraphAllocationsEPNS_19SubgraphAllocationsE>:
  subgraph_allocations_ = subgraph_allocations;
 800e47c:	6101      	str	r1, [r0, #16]
}
 800e47e:	4770      	bx	lr

0800e480 <_ZN12_GLOBAL__N_19VDebugLogEPKcz.constprop.0>:
#endif

#if !defined(TF_LITE_STRIP_ERROR_STRINGS)
namespace {

void VDebugLog(const char* format, ...) {
 800e480:	b40f      	push	{r0, r1, r2, r3}
 800e482:	b500      	push	{lr}
 800e484:	b083      	sub	sp, #12
  va_list args;
  va_start(args, format);
  DebugLog(format, args);
 800e486:	4805      	ldr	r0, [pc, #20]	@ (800e49c <_ZN12_GLOBAL__N_19VDebugLogEPKcz.constprop.0+0x1c>)
  va_start(args, format);
 800e488:	a905      	add	r1, sp, #20
 800e48a:	9101      	str	r1, [sp, #4]
  DebugLog(format, args);
 800e48c:	f7fd f992 	bl	800b7b4 <DebugLog>
  va_end(args);
}
 800e490:	b003      	add	sp, #12
 800e492:	f85d eb04 	ldr.w	lr, [sp], #4
 800e496:	b004      	add	sp, #16
 800e498:	4770      	bx	lr
 800e49a:	bf00      	nop
 800e49c:	08016f48 	.word	0x08016f48

0800e4a0 <_Z12VMicroPrintfPKcSt9__va_list>:

}  // namespace

void VMicroPrintf(const char* format, va_list args) {
 800e4a0:	b508      	push	{r3, lr}
  DebugLog(format, args);
 800e4a2:	f7fd f987 	bl	800b7b4 <DebugLog>
  // TODO(b/290051015): remove "\r\n"
  VDebugLog("\r\n");
 800e4a6:	4802      	ldr	r0, [pc, #8]	@ (800e4b0 <_Z12VMicroPrintfPKcSt9__va_list+0x10>)
}
 800e4a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  VDebugLog("\r\n");
 800e4ac:	f7ff bfe8 	b.w	800e480 <_ZN12_GLOBAL__N_19VDebugLogEPKcz.constprop.0>
 800e4b0:	08016f48 	.word	0x08016f48

0800e4b4 <_Z11MicroPrintfPKcz>:

void MicroPrintf(const char* format, ...) {
 800e4b4:	b40f      	push	{r0, r1, r2, r3}
 800e4b6:	b500      	push	{lr}
 800e4b8:	b083      	sub	sp, #12
 800e4ba:	a904      	add	r1, sp, #16
 800e4bc:	f851 0b04 	ldr.w	r0, [r1], #4
  va_list args;
  va_start(args, format);
 800e4c0:	9101      	str	r1, [sp, #4]
  DebugLog(format, args);
 800e4c2:	f7fd f977 	bl	800b7b4 <DebugLog>
  VDebugLog("\r\n");
 800e4c6:	4804      	ldr	r0, [pc, #16]	@ (800e4d8 <_Z11MicroPrintfPKcz+0x24>)
 800e4c8:	f7ff ffda 	bl	800e480 <_ZN12_GLOBAL__N_19VDebugLogEPKcz.constprop.0>
  VMicroPrintf(format, args);
  va_end(args);
}
 800e4cc:	b003      	add	sp, #12
 800e4ce:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4d2:	b004      	add	sp, #16
 800e4d4:	4770      	bx	lr
 800e4d6:	bf00      	nop
 800e4d8:	08016f48 	.word	0x08016f48

0800e4dc <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(const OperatorCode* opcode,
                                       const MicroOpResolver& op_resolver,
                                       const TFLMRegistration** registration) {
 800e4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
 800e4e0:	2700      	movs	r7, #0
                                       const TFLMRegistration** registration) {
 800e4e2:	4615      	mov	r5, r2
 800e4e4:	4680      	mov	r8, r0
 800e4e6:	460e      	mov	r6, r1
  *registration = nullptr;
 800e4e8:	6017      	str	r7, [r2, #0]
  auto builtin_code = GetBuiltinCode(opcode);
 800e4ea:	f7fc fbe3 	bl	800acb4 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>

  if (builtin_code > BuiltinOperator_MAX) {
 800e4ee:	28d1      	cmp	r0, #209	@ 0xd1
  auto builtin_code = GetBuiltinCode(opcode);
 800e4f0:	4604      	mov	r4, r0
  if (builtin_code > BuiltinOperator_MAX) {
 800e4f2:	dc24      	bgt.n	800e53e <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x62>
    MicroPrintf("Op builtin_code out of range: %d.", builtin_code);
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
 800e4f4:	2820      	cmp	r0, #32
 800e4f6:	d009      	beq.n	800e50c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x30>
    *registration = op_resolver.FindOp(builtin_code);
 800e4f8:	6833      	ldr	r3, [r6, #0]
 800e4fa:	4630      	mov	r0, r6
 800e4fc:	4621      	mov	r1, r4
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	4798      	blx	r3
 800e502:	6028      	str	r0, [r5, #0]
    if (*registration == nullptr) {
 800e504:	b330      	cbz	r0, 800e554 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x78>
  TfLiteStatus status = kTfLiteOk;
 800e506:	4638      	mov	r0, r7
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
 800e508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return data_ - ReadScalar<soffset_t>(data_);
 800e50c:	f8d8 3000 	ldr.w	r3, [r8]
 800e510:	eba8 0303 	sub.w	r3, r8, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800e514:	881a      	ldrh	r2, [r3, #0]
 800e516:	2a06      	cmp	r2, #6
 800e518:	d918      	bls.n	800e54c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x70>
 800e51a:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e51c:	b1b3      	cbz	r3, 800e54c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x70>
    auto p = data_ + field_offset;
 800e51e:	eb08 0103 	add.w	r1, r8, r3
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800e522:	f858 3003 	ldr.w	r3, [r8, r3]
    *registration = op_resolver.FindOp(name);
 800e526:	6832      	ldr	r2, [r6, #0]
 800e528:	4630      	mov	r0, r6
 800e52a:	3304      	adds	r3, #4
 800e52c:	6852      	ldr	r2, [r2, #4]
 800e52e:	4419      	add	r1, r3
 800e530:	4790      	blx	r2
 800e532:	4603      	mov	r3, r0
    if (*registration == nullptr) {
 800e534:	fab0 f080 	clz	r0, r0
    *registration = op_resolver.FindOp(name);
 800e538:	602b      	str	r3, [r5, #0]
    if (*registration == nullptr) {
 800e53a:	0940      	lsrs	r0, r0, #5
 800e53c:	e7e4      	b.n	800e508 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x2c>
    MicroPrintf("Op builtin_code out of range: %d.", builtin_code);
 800e53e:	4601      	mov	r1, r0
 800e540:	480a      	ldr	r0, [pc, #40]	@ (800e56c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x90>)
 800e542:	f7ff ffb7 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    status = kTfLiteError;
 800e546:	2001      	movs	r0, #1
}
 800e548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MicroPrintf("Operator with CUSTOM builtin_code has no custom_code.\n");
 800e54c:	4808      	ldr	r0, [pc, #32]	@ (800e570 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x94>)
 800e54e:	f7ff ffb1 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    status = kTfLiteError;
 800e552:	e7f8      	b.n	800e546 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x6a>
  return (v < low) || (high < v);
 800e554:	2c00      	cmp	r4, #0
 800e556:	db06      	blt.n	800e566 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x8a>
 800e558:	4b06      	ldr	r3, [pc, #24]	@ (800e574 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x98>)
 800e55a:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
      MicroPrintf("Didn't find op for builtin opcode '%s'",
 800e55e:	4806      	ldr	r0, [pc, #24]	@ (800e578 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x9c>)
 800e560:	f7ff ffa8 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      status = kTfLiteError;
 800e564:	e7ef      	b.n	800e546 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x6a>
  if (::flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_STABLEHLO_CASE)) return "";
 800e566:	4905      	ldr	r1, [pc, #20]	@ (800e57c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0xa0>)
 800e568:	e7f9      	b.n	800e55e <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_15MicroOpResolverEPPK16TFLMRegistration+0x82>
 800e56a:	bf00      	nop
 800e56c:	08016f4c 	.word	0x08016f4c
 800e570:	08016f98 	.word	0x08016f98
 800e574:	0801ec08 	.word	0x0801ec08
 800e578:	08016f70 	.word	0x08016f70
 800e57c:	080160e8 	.word	0x080160e8

0800e580 <_ZN6tflite13MicroProfilerD1Ev>:
  virtual ~MicroProfiler() = default;
 800e580:	4770      	bx	lr
 800e582:	bf00      	nop

0800e584 <_ZN6tflite13MicroProfiler8EndEventEm>:
  end_ticks_[num_events_] = start_ticks_[num_events_] - 1;
  return num_events_++;
}

void MicroProfiler::EndEvent(uint32_t event_handle) {
  TFLITE_DCHECK(event_handle < kMaxEvents);
 800e584:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
void MicroProfiler::EndEvent(uint32_t event_handle) {
 800e588:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(event_handle < kMaxEvents);
 800e58a:	d209      	bcs.n	800e5a0 <_ZN6tflite13MicroProfiler8EndEventEm+0x1c>
  end_ticks_[event_handle] = GetCurrentTimeTicks();
 800e58c:	460c      	mov	r4, r1
 800e58e:	4605      	mov	r5, r0
 800e590:	f7fd f924 	bl	800b7dc <_ZN6tflite19GetCurrentTimeTicksEv>
 800e594:	f504 5400 	add.w	r4, r4, #8192	@ 0x2000
 800e598:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 800e59c:	6068      	str	r0, [r5, #4]
}
 800e59e:	bd38      	pop	{r3, r4, r5, pc}
  TFLITE_DCHECK(event_handle < kMaxEvents);
 800e5a0:	f005 f8cb 	bl	801373a <abort>

0800e5a4 <_ZN6tflite13MicroProfilerD0Ev>:
 800e5a4:	b510      	push	{r4, lr}
 800e5a6:	4604      	mov	r4, r0
 800e5a8:	4902      	ldr	r1, [pc, #8]	@ (800e5b4 <_ZN6tflite13MicroProfilerD0Ev+0x10>)
 800e5aa:	f004 ffad 	bl	8013508 <_ZdlPvj>
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	bd10      	pop	{r4, pc}
 800e5b2:	bf00      	nop
 800e5b4:	00014008 	.word	0x00014008

0800e5b8 <_ZN6tflite13MicroProfiler10BeginEventEPKc>:
uint32_t MicroProfiler::BeginEvent(const char* tag) {
 800e5b8:	b570      	push	{r4, r5, r6, lr}
  if (num_events_ == kMaxEvents) {
 800e5ba:	f500 4640 	add.w	r6, r0, #49152	@ 0xc000
 800e5be:	6875      	ldr	r5, [r6, #4]
 800e5c0:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800e5c4:	d015      	beq.n	800e5f2 <_ZN6tflite13MicroProfiler10BeginEventEPKc+0x3a>
  tags_[num_events_] = tag;
 800e5c6:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800e5ca:	4604      	mov	r4, r0
 800e5cc:	6069      	str	r1, [r5, #4]
  start_ticks_[num_events_] = GetCurrentTimeTicks();
 800e5ce:	f7fd f905 	bl	800b7dc <_ZN6tflite19GetCurrentTimeTicksEv>
 800e5d2:	f505 4380 	add.w	r3, r5, #16384	@ 0x4000
 800e5d6:	6058      	str	r0, [r3, #4]
  end_ticks_[num_events_] = start_ticks_[num_events_] - 1;
 800e5d8:	6870      	ldr	r0, [r6, #4]
 800e5da:	eb04 0480 	add.w	r4, r4, r0, lsl #2
  return num_events_++;
 800e5de:	1c42      	adds	r2, r0, #1
  end_ticks_[num_events_] = start_ticks_[num_events_] - 1;
 800e5e0:	f504 4380 	add.w	r3, r4, #16384	@ 0x4000
 800e5e4:	f504 4400 	add.w	r4, r4, #32768	@ 0x8000
 800e5e8:	685b      	ldr	r3, [r3, #4]
 800e5ea:	3b01      	subs	r3, #1
 800e5ec:	6063      	str	r3, [r4, #4]
  return num_events_++;
 800e5ee:	6072      	str	r2, [r6, #4]
}
 800e5f0:	bd70      	pop	{r4, r5, r6, pc}
    MicroPrintf(
 800e5f2:	4629      	mov	r1, r5
 800e5f4:	4802      	ldr	r0, [pc, #8]	@ (800e600 <_ZN6tflite13MicroProfiler10BeginEventEPKc+0x48>)
 800e5f6:	f7ff ff5d 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    TFLITE_ASSERT_FALSE;
 800e5fa:	f005 f89e 	bl	801373a <abort>
 800e5fe:	bf00      	nop
 800e600:	08016fd0 	.word	0x08016fd0

0800e604 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv>:
#endif
  }
#endif
}

void MicroProfiler::LogTicksPerTagCsv() {
 800e604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e608:	4682      	mov	sl, r0
 800e60a:	b085      	sub	sp, #20
#if !defined(TF_LITE_STRIP_ERROR_STRINGS)
  MicroPrintf(
 800e60c:	4832      	ldr	r0, [pc, #200]	@ (800e6d8 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xd4>)
      "\"Unique Tag\",\"Total ticks across all events with that tag.\"");
  int total_ticks = 0;
  for (int i = 0; i < num_events_; ++i) {
 800e60e:	f50a 4440 	add.w	r4, sl, #49152	@ 0xc000
  MicroPrintf(
 800e612:	f7ff ff4f 	bl	800e4b4 <_Z11MicroPrintfPKcz>
  for (int i = 0; i < num_events_; ++i) {
 800e616:	6867      	ldr	r7, [r4, #4]
 800e618:	2f00      	cmp	r7, #0
 800e61a:	dd58      	ble.n	800e6ce <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xca>
 800e61c:	f50a 4180 	add.w	r1, sl, #16384	@ 0x4000
 800e620:	f24c 0608 	movw	r6, #49160	@ 0xc008
 800e624:	f04f 0901 	mov.w	r9, #1
 800e628:	f50a 4200 	add.w	r2, sl, #32768	@ 0x8000
 800e62c:	4456      	add	r6, sl
 800e62e:	46d4      	mov	ip, sl
 800e630:	9403      	str	r4, [sp, #12]
  int total_ticks = 0;
 800e632:	f04f 0b00 	mov.w	fp, #0
 800e636:	46b8      	mov	r8, r7
 800e638:	46ca      	mov	sl, r9
 800e63a:	460c      	mov	r4, r1
    uint32_t ticks = end_ticks_[i] - start_ticks_[i];
 800e63c:	f852 0f04 	ldr.w	r0, [r2, #4]!
 800e640:	f854 3f04 	ldr.w	r3, [r4, #4]!
    TFLITE_DCHECK(tags_[i] != nullptr);
 800e644:	f85c 702a 	ldr.w	r7, [ip, sl, lsl #2]
    uint32_t ticks = end_ticks_[i] - start_ticks_[i];
 800e648:	eba0 0903 	sub.w	r9, r0, r3
    TFLITE_DCHECK(tags_[i] != nullptr);
 800e64c:	2f00      	cmp	r7, #0
 800e64e:	d041      	beq.n	800e6d4 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xd0>
// matching array element that has the same tag_name, then it will return the
// position of the matching element. But if it unable to find a matching element
// with the given tag_name, it will return the next available empty position
// from the array.
int MicroProfiler::FindExistingOrNextPosition(const char* tag_name) {
  int pos = 0;
 800e650:	2500      	movs	r5, #0
 800e652:	9401      	str	r4, [sp, #4]
 800e654:	9202      	str	r2, [sp, #8]
 800e656:	462c      	mov	r4, r5
 800e658:	4665      	mov	r5, ip
 800e65a:	e006      	b.n	800e66a <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0x66>
  for (; pos < num_events_; pos++) {
    TicksPerTag each_tag_entry = total_ticks_per_tag_[pos];
    if (each_tag_entry.tag == nullptr ||
        strcmp(each_tag_entry.tag, tag_name) == 0) {
 800e65c:	4639      	mov	r1, r7
 800e65e:	f7f1 fe3f 	bl	80002e0 <strcmp>
    if (each_tag_entry.tag == nullptr ||
 800e662:	b130      	cbz	r0, 800e672 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0x6e>
  for (; pos < num_events_; pos++) {
 800e664:	3401      	adds	r4, #1
 800e666:	4544      	cmp	r4, r8
 800e668:	d034      	beq.n	800e6d4 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xd0>
    TicksPerTag each_tag_entry = total_ticks_per_tag_[pos];
 800e66a:	f856 0034 	ldr.w	r0, [r6, r4, lsl #3]
    if (each_tag_entry.tag == nullptr ||
 800e66e:	2800      	cmp	r0, #0
 800e670:	d1f4      	bne.n	800e65c <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0x58>
    total_ticks_per_tag_[position].tag = tags_[i];
 800e672:	46ac      	mov	ip, r5
 800e674:	4625      	mov	r5, r4
  for (int i = 0; i < num_events_; ++i) {
 800e676:	45c2      	cmp	sl, r8
 800e678:	9a02      	ldr	r2, [sp, #8]
 800e67a:	eb0c 05c5 	add.w	r5, ip, r5, lsl #3
 800e67e:	9c01      	ldr	r4, [sp, #4]
    total_ticks += ticks;
 800e680:	44cb      	add	fp, r9
  for (int i = 0; i < num_events_; ++i) {
 800e682:	f10a 0001 	add.w	r0, sl, #1
    total_ticks_per_tag_[position].tag = tags_[i];
 800e686:	f505 4540 	add.w	r5, r5, #49152	@ 0xc000
        total_ticks_per_tag_[position].ticks + ticks;
 800e68a:	68eb      	ldr	r3, [r5, #12]
    total_ticks_per_tag_[position].tag = tags_[i];
 800e68c:	60af      	str	r7, [r5, #8]
        total_ticks_per_tag_[position].ticks + ticks;
 800e68e:	444b      	add	r3, r9
    total_ticks_per_tag_[position].ticks =
 800e690:	60eb      	str	r3, [r5, #12]
  for (int i = 0; i < num_events_; ++i) {
 800e692:	d001      	beq.n	800e698 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0x94>
 800e694:	4682      	mov	sl, r0
 800e696:	e7d1      	b.n	800e63c <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0x38>
 800e698:	f24c 080c 	movw	r8, #49164	@ 0xc00c
  for (int i = 0; i < num_events_; ++i) {
 800e69c:	9c03      	ldr	r4, [sp, #12]
 800e69e:	2500      	movs	r5, #0
    MicroPrintf("%s, %d", each_tag_entry.tag, each_tag_entry.ticks);
 800e6a0:	4f0e      	ldr	r7, [pc, #56]	@ (800e6dc <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xd8>)
 800e6a2:	44e0      	add	r8, ip
 800e6a4:	e006      	b.n	800e6b4 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xb0>
 800e6a6:	4638      	mov	r0, r7
  for (int i = 0; i < num_events_; ++i) {
 800e6a8:	3501      	adds	r5, #1
    MicroPrintf("%s, %d", each_tag_entry.tag, each_tag_entry.ticks);
 800e6aa:	f7ff ff03 	bl	800e4b4 <_Z11MicroPrintfPKcz>
  for (int i = 0; i < num_events_; ++i) {
 800e6ae:	6863      	ldr	r3, [r4, #4]
 800e6b0:	42ab      	cmp	r3, r5
 800e6b2:	dd05      	ble.n	800e6c0 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xbc>
    TicksPerTag each_tag_entry = total_ticks_per_tag_[i];
 800e6b4:	f856 1035 	ldr.w	r1, [r6, r5, lsl #3]
 800e6b8:	f858 2035 	ldr.w	r2, [r8, r5, lsl #3]
    if (each_tag_entry.tag == nullptr) {
 800e6bc:	2900      	cmp	r1, #0
 800e6be:	d1f2      	bne.n	800e6a6 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xa2>
  MicroPrintf("\"total number of ticks\", %d", total_ticks);
 800e6c0:	4659      	mov	r1, fp
 800e6c2:	4807      	ldr	r0, [pc, #28]	@ (800e6e0 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xdc>)
}
 800e6c4:	b005      	add	sp, #20
 800e6c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MicroPrintf("\"total number of ticks\", %d", total_ticks);
 800e6ca:	f7ff bef3 	b.w	800e4b4 <_Z11MicroPrintfPKcz>
  int total_ticks = 0;
 800e6ce:	f04f 0b00 	mov.w	fp, #0
 800e6d2:	e7f5      	b.n	800e6c0 <_ZN6tflite13MicroProfiler17LogTicksPerTagCsvEv+0xbc>
    TFLITE_DCHECK(tags_[i] != nullptr);
 800e6d4:	f005 f831 	bl	801373a <abort>
 800e6d8:	08017028 	.word	0x08017028
 800e6dc:	08017064 	.word	0x08017064
 800e6e0:	0801706c 	.word	0x0801706c

0800e6e4 <_ZN6tflite22MicroResourceVariables6CreateEPNS_14MicroAllocatorEi>:
namespace tflite {

namespace {}  // namespace

MicroResourceVariables* MicroResourceVariables::Create(
    MicroAllocator* allocator, int max_num_variables) {
 800e6e4:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(allocator != nullptr);
 800e6e6:	b198      	cbz	r0, 800e710 <_ZN6tflite22MicroResourceVariables6CreateEPNS_14MicroAllocatorEi+0x2c>

  uint8_t* allocator_buffer = static_cast<uint8_t*>(
      allocator->AllocatePersistentBuffer(sizeof(MicroResourceVariables)));
 800e6e8:	6803      	ldr	r3, [r0, #0]
 800e6ea:	4605      	mov	r5, r0
 800e6ec:	460e      	mov	r6, r1
 800e6ee:	210c      	movs	r1, #12
 800e6f0:	69db      	ldr	r3, [r3, #28]
 800e6f2:	4798      	blx	r3
  MicroResourceVariable* variable_array =
      static_cast<MicroResourceVariable*>(allocator->AllocatePersistentBuffer(
 800e6f4:	682b      	ldr	r3, [r5, #0]
 800e6f6:	eb06 0186 	add.w	r1, r6, r6, lsl #2
      allocator->AllocatePersistentBuffer(sizeof(MicroResourceVariables)));
 800e6fa:	4604      	mov	r4, r0
      static_cast<MicroResourceVariable*>(allocator->AllocatePersistentBuffer(
 800e6fc:	69db      	ldr	r3, [r3, #28]
 800e6fe:	4628      	mov	r0, r5
 800e700:	0089      	lsls	r1, r1, #2
 800e702:	4798      	blx	r3

  MicroResourceVariables(MicroResourceVariable* variables,
                         int max_variable_count)
      : resource_variables_(variables),
        max_variable_count_(max_variable_count),
        num_resource_variables_(0) {}
 800e704:	2300      	movs	r3, #0
      : resource_variables_(variables),
 800e706:	e9c4 0600 	strd	r0, r6, [r4]
        num_resource_variables_(0) {}
 800e70a:	60a3      	str	r3, [r4, #8]
          sizeof(MicroResourceVariable) * max_num_variables));
  MicroResourceVariables* variables = new (allocator_buffer)
      MicroResourceVariables(variable_array, max_num_variables);
  return variables;
}
 800e70c:	4620      	mov	r0, r4
 800e70e:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(allocator != nullptr);
 800e710:	f005 f813 	bl	801373a <abort>

0800e714 <_ZN6tflite22MicroResourceVariables8ResetAllEv>:
  memcpy(variable.resource_buffer, input_buffer, variable.bytes);
  return kTfLiteOk;
}

TfLiteStatus MicroResourceVariables::ResetAll() {
  for (int i = 0; i < num_resource_variables_; i++) {
 800e714:	6883      	ldr	r3, [r0, #8]
 800e716:	2b00      	cmp	r3, #0
 800e718:	dd12      	ble.n	800e740 <_ZN6tflite22MicroResourceVariables8ResetAllEv+0x2c>
TfLiteStatus MicroResourceVariables::ResetAll() {
 800e71a:	b570      	push	{r4, r5, r6, lr}
  for (int i = 0; i < num_resource_variables_; i++) {
 800e71c:	2400      	movs	r4, #0
 800e71e:	4606      	mov	r6, r0
 800e720:	4625      	mov	r5, r4
    MicroResourceVariable variable = resource_variables_[i];
 800e722:	6833      	ldr	r3, [r6, #0]
  for (int i = 0; i < num_resource_variables_; i++) {
 800e724:	3501      	adds	r5, #1
    MicroResourceVariable variable = resource_variables_[i];
 800e726:	4423      	add	r3, r4
  for (int i = 0; i < num_resource_variables_; i++) {
 800e728:	3414      	adds	r4, #20
    // TODO(b/269669735): Explains why casting zero_point to int8 and memset.
    memset(variable.resource_buffer, variable.default_value, variable.bytes);
 800e72a:	68da      	ldr	r2, [r3, #12]
 800e72c:	f993 1010 	ldrsb.w	r1, [r3, #16]
 800e730:	6898      	ldr	r0, [r3, #8]
 800e732:	f005 fa9b 	bl	8013c6c <memset>
  for (int i = 0; i < num_resource_variables_; i++) {
 800e736:	68b3      	ldr	r3, [r6, #8]
 800e738:	42ab      	cmp	r3, r5
 800e73a:	dcf2      	bgt.n	800e722 <_ZN6tflite22MicroResourceVariables8ResetAllEv+0xe>
  }
  return kTfLiteOk;
}
 800e73c:	2000      	movs	r0, #0
 800e73e:	bd70      	pop	{r4, r5, r6, pc}
 800e740:	2000      	movs	r0, #0
 800e742:	4770      	bx	lr

0800e744 <_ZN6tflite23RecordingMicroAllocatorD1Ev>:
// ErrorReporter by invoking LogAllocations(). This special allocator requires
// an instance of RecordingSingleArenaBufferAllocator to capture allocations in
// the head and tail. Arena allocation recording can be retrieved by type
// through the GetRecordedAllocation() function. This class should only be used
// for auditing memory usage or integration testing.
class RecordingMicroAllocator : public MicroAllocator {
 800e744:	4b03      	ldr	r3, [pc, #12]	@ (800e754 <_ZN6tflite23RecordingMicroAllocatorD1Ev+0x10>)
 800e746:	b510      	push	{r4, lr}
 800e748:	4604      	mov	r4, r0
 800e74a:	6003      	str	r3, [r0, #0]
 800e74c:	f7fd febc 	bl	800c4c8 <_ZN6tflite14MicroAllocatorD1Ev>
 800e750:	4620      	mov	r0, r4
 800e752:	bd10      	pop	{r4, pc}
 800e754:	0801eff8 	.word	0x0801eff8

0800e758 <_ZN6tflite23RecordingMicroAllocatorD0Ev>:
 800e758:	4b05      	ldr	r3, [pc, #20]	@ (800e770 <_ZN6tflite23RecordingMicroAllocatorD0Ev+0x18>)
 800e75a:	b510      	push	{r4, lr}
 800e75c:	4604      	mov	r4, r0
 800e75e:	6003      	str	r3, [r0, #0]
 800e760:	f7fd feb2 	bl	800c4c8 <_ZN6tflite14MicroAllocatorD1Ev>
 800e764:	217c      	movs	r1, #124	@ 0x7c
 800e766:	4620      	mov	r0, r4
 800e768:	f004 fece 	bl	8013508 <_ZdlPvj>
 800e76c:	4620      	mov	r0, r4
 800e76e:	bd10      	pop	{r4, pc}
 800e770:	0801eff8 	.word	0x0801eff8

0800e774 <_ZN6tflite23RecordingMicroAllocator6CreateEPhj>:
    MicroMemoryPlanner* memory_planner)
    : MicroAllocator(recording_memory_allocator, memory_planner),
      recording_memory_allocator_(recording_memory_allocator) {}

RecordingMicroAllocator* RecordingMicroAllocator::Create(uint8_t* tensor_arena,
                                                         size_t arena_size) {
 800e774:	b570      	push	{r4, r5, r6, lr}
  RecordingSingleArenaBufferAllocator* simple_memory_allocator =
      RecordingSingleArenaBufferAllocator::Create(tensor_arena, arena_size);
 800e776:	f7fc fddb 	bl	800b330 <_ZN6tflite35RecordingSingleArenaBufferAllocator6CreateEPhj>
  TFLITE_DCHECK(simple_memory_allocator != nullptr);
 800e77a:	b370      	cbz	r0, 800e7da <_ZN6tflite23RecordingMicroAllocator6CreateEPhj+0x66>

  uint8_t* memory_planner_buffer =
      simple_memory_allocator->AllocatePersistentBuffer(
 800e77c:	6803      	ldr	r3, [r0, #0]
 800e77e:	4605      	mov	r5, r0
 800e780:	2204      	movs	r2, #4
 800e782:	212c      	movs	r1, #44	@ 0x2c
 800e784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e786:	4798      	blx	r3
 800e788:	4606      	mov	r6, r0
          sizeof(GreedyMemoryPlanner), alignof(GreedyMemoryPlanner));
  GreedyMemoryPlanner* memory_planner =
      new (memory_planner_buffer) GreedyMemoryPlanner();
 800e78a:	f001 f919 	bl	800f9c0 <_ZN6tflite19GreedyMemoryPlannerC1Ev>

  uint8_t* allocator_buffer = simple_memory_allocator->AllocatePersistentBuffer(
 800e78e:	682b      	ldr	r3, [r5, #0]
 800e790:	2204      	movs	r2, #4
 800e792:	217c      	movs	r1, #124	@ 0x7c
 800e794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e796:	4628      	mov	r0, r5
 800e798:	4798      	blx	r3
      recording_memory_allocator_(recording_memory_allocator) {}
 800e79a:	4629      	mov	r1, r5
 800e79c:	4632      	mov	r2, r6
  uint8_t* allocator_buffer = simple_memory_allocator->AllocatePersistentBuffer(
 800e79e:	4604      	mov	r4, r0
      recording_memory_allocator_(recording_memory_allocator) {}
 800e7a0:	f7fe fc7e 	bl	800d0a0 <_ZN6tflite14MicroAllocatorC1EPNS_26SingleArenaBufferAllocatorEPNS_18MicroMemoryPlannerE>
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	490e      	ldr	r1, [pc, #56]	@ (800e7e0 <_ZN6tflite23RecordingMicroAllocator6CreateEPhj+0x6c>)
      sizeof(RecordingMicroAllocator), alignof(RecordingMicroAllocator));
  RecordingMicroAllocator* allocator = new (allocator_buffer)
      RecordingMicroAllocator(simple_memory_allocator, memory_planner);
  return allocator;
}
 800e7a8:	4620      	mov	r0, r4
      recording_memory_allocator_(recording_memory_allocator) {}
 800e7aa:	6265      	str	r5, [r4, #36]	@ 0x24
 800e7ac:	6021      	str	r1, [r4, #0]
 800e7ae:	67a3      	str	r3, [r4, #120]	@ 0x78
 800e7b0:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 800e7b4:	e9c4 330c 	strd	r3, r3, [r4, #48]	@ 0x30
 800e7b8:	e9c4 330e 	strd	r3, r3, [r4, #56]	@ 0x38
 800e7bc:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
 800e7c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 800e7c4:	e9c4 3314 	strd	r3, r3, [r4, #80]	@ 0x50
 800e7c8:	e9c4 3316 	strd	r3, r3, [r4, #88]	@ 0x58
 800e7cc:	e9c4 3318 	strd	r3, r3, [r4, #96]	@ 0x60
 800e7d0:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
 800e7d4:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
}
 800e7d8:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(simple_memory_allocator != nullptr);
 800e7da:	f004 ffae 	bl	801373a <abort>
 800e7de:	bf00      	nop
 800e7e0:	0801eff8 	.word	0x0801eff8

0800e7e4 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv>:
const RecordingSingleArenaBufferAllocator*
RecordingMicroAllocator::GetSimpleMemoryAllocator() const {
  return recording_memory_allocator_;
}

void RecordingMicroAllocator::PrintAllocations() const {
 800e7e4:	b530      	push	{r4, r5, lr}
 800e7e6:	4604      	mov	r4, r0
 800e7e8:	b083      	sub	sp, #12
  MicroPrintf("[RecordingMicroAllocator] Arena allocation total %d bytes",
 800e7ea:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800e7ec:	f7fc fdf6 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
 800e7f0:	4601      	mov	r1, r0
 800e7f2:	4838      	ldr	r0, [pc, #224]	@ (800e8d4 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xf0>)
 800e7f4:	f7ff fe5e 	bl	800e4b4 <_Z11MicroPrintfPKcz>
              recording_memory_allocator_->GetUsedBytes());
  MicroPrintf("[RecordingMicroAllocator] Arena allocation head %d bytes",
              recording_memory_allocator_->GetNonPersistentUsedBytes());
 800e7f8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e7fa:	6803      	ldr	r3, [r0, #0]
  MicroPrintf("[RecordingMicroAllocator] Arena allocation head %d bytes",
 800e7fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7fe:	4798      	blx	r3
 800e800:	4601      	mov	r1, r0
 800e802:	4835      	ldr	r0, [pc, #212]	@ (800e8d8 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xf4>)
 800e804:	f7ff fe56 	bl	800e4b4 <_Z11MicroPrintfPKcz>
  MicroPrintf("[RecordingMicroAllocator] Arena allocation tail %d bytes",
              recording_memory_allocator_->GetPersistentUsedBytes());
 800e808:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e80a:	6803      	ldr	r3, [r0, #0]
  MicroPrintf("[RecordingMicroAllocator] Arena allocation tail %d bytes",
 800e80c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e80e:	4798      	blx	r3
 800e810:	4601      	mov	r1, r0
 800e812:	4832      	ldr	r0, [pc, #200]	@ (800e8dc <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xf8>)
 800e814:	f7ff fe4e 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return recorded_tflite_eval_tensor_data_;
 800e818:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	@ 0x28
void RecordingMicroAllocator::PrintRecordedAllocation(
    RecordedAllocationType allocation_type, const char* allocation_name,
    const char* allocation_description) const {
#ifndef TF_LITE_STRIP_ERROR_STRINGS
  RecordedAllocation allocation = GetRecordedAllocation(allocation_type);
  if (allocation.used_bytes > 0 || allocation.requested_bytes > 0) {
 800e81c:	ea53 0102 	orrs.w	r1, r3, r2
 800e820:	d007      	beq.n	800e832 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x4e>
    MicroPrintf(
 800e822:	482f      	ldr	r0, [pc, #188]	@ (800e8e0 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xfc>)
 800e824:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e826:	e9cd 1000 	strd	r1, r0, [sp]
 800e82a:	492e      	ldr	r1, [pc, #184]	@ (800e8e4 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x100>)
 800e82c:	482e      	ldr	r0, [pc, #184]	@ (800e8e8 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x104>)
 800e82e:	f7ff fe41 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return recorded_persistent_tflite_tensor_data_;
 800e832:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
  if (allocation.used_bytes > 0 || allocation.requested_bytes > 0) {
 800e836:	ea53 0102 	orrs.w	r1, r3, r2
 800e83a:	d007      	beq.n	800e84c <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x68>
    MicroPrintf(
 800e83c:	482b      	ldr	r0, [pc, #172]	@ (800e8ec <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x108>)
 800e83e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800e840:	e9cd 1000 	strd	r1, r0, [sp]
 800e844:	492a      	ldr	r1, [pc, #168]	@ (800e8f0 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x10c>)
 800e846:	4828      	ldr	r0, [pc, #160]	@ (800e8e8 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x104>)
 800e848:	f7ff fe34 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return recorded_persistent_tflite_tensor_quantization_data_;
 800e84c:	e9d4 3210 	ldrd	r3, r2, [r4, #64]	@ 0x40
  if (allocation.used_bytes > 0 || allocation.requested_bytes > 0) {
 800e850:	ea53 0102 	orrs.w	r1, r3, r2
 800e854:	d007      	beq.n	800e866 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x82>
    MicroPrintf(
 800e856:	4822      	ldr	r0, [pc, #136]	@ (800e8e0 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xfc>)
 800e858:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e85a:	e9cd 1000 	strd	r1, r0, [sp]
 800e85e:	4925      	ldr	r1, [pc, #148]	@ (800e8f4 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x110>)
 800e860:	4821      	ldr	r0, [pc, #132]	@ (800e8e8 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x104>)
 800e862:	f7ff fe27 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return recorded_persistent_buffer_data_;
 800e866:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
  if (allocation.used_bytes > 0 || allocation.requested_bytes > 0) {
 800e86a:	ea53 0102 	orrs.w	r1, r3, r2
 800e86e:	d007      	beq.n	800e880 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x9c>
    MicroPrintf(
 800e870:	481b      	ldr	r0, [pc, #108]	@ (800e8e0 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xfc>)
 800e872:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800e874:	e9cd 1000 	strd	r1, r0, [sp]
 800e878:	491f      	ldr	r1, [pc, #124]	@ (800e8f8 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x114>)
 800e87a:	481b      	ldr	r0, [pc, #108]	@ (800e8e8 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x104>)
 800e87c:	f7ff fe1a 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return recorded_tflite_tensor_variable_buffer_data_;
 800e880:	e9d4 3216 	ldrd	r3, r2, [r4, #88]	@ 0x58
  if (allocation.used_bytes > 0 || allocation.requested_bytes > 0) {
 800e884:	ea53 0102 	orrs.w	r1, r3, r2
 800e888:	d007      	beq.n	800e89a <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xb6>
    MicroPrintf(
 800e88a:	4815      	ldr	r0, [pc, #84]	@ (800e8e0 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xfc>)
 800e88c:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800e88e:	e9cd 1000 	strd	r1, r0, [sp]
 800e892:	491a      	ldr	r1, [pc, #104]	@ (800e8fc <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x118>)
 800e894:	4814      	ldr	r0, [pc, #80]	@ (800e8e8 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x104>)
 800e896:	f7ff fe0d 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return recorded_node_and_registration_array_data_;
 800e89a:	e9d4 3219 	ldrd	r3, r2, [r4, #100]	@ 0x64
  if (allocation.used_bytes > 0 || allocation.requested_bytes > 0) {
 800e89e:	ea53 0102 	orrs.w	r1, r3, r2
 800e8a2:	d007      	beq.n	800e8b4 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xd0>
    MicroPrintf(
 800e8a4:	4816      	ldr	r0, [pc, #88]	@ (800e900 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x11c>)
 800e8a6:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 800e8a8:	e9cd 1000 	strd	r1, r0, [sp]
 800e8ac:	4915      	ldr	r1, [pc, #84]	@ (800e904 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x120>)
 800e8ae:	480e      	ldr	r0, [pc, #56]	@ (800e8e8 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x104>)
 800e8b0:	f7ff fe00 	bl	800e4b4 <_Z11MicroPrintfPKcz>
      return recorded_op_data_;
 800e8b4:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	@ 0x70
  if (allocation.used_bytes > 0 || allocation.requested_bytes > 0) {
 800e8b8:	ea53 0102 	orrs.w	r1, r3, r2
 800e8bc:	d007      	beq.n	800e8ce <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0xea>
    MicroPrintf(
 800e8be:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800e8c0:	4d11      	ldr	r5, [pc, #68]	@ (800e908 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x124>)
 800e8c2:	4912      	ldr	r1, [pc, #72]	@ (800e90c <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x128>)
 800e8c4:	e9cd 0500 	strd	r0, r5, [sp]
 800e8c8:	4807      	ldr	r0, [pc, #28]	@ (800e8e8 <_ZNK6tflite23RecordingMicroAllocator16PrintAllocationsEv+0x104>)
 800e8ca:	f7ff fdf3 	bl	800e4b4 <_Z11MicroPrintfPKcz>
}
 800e8ce:	b003      	add	sp, #12
 800e8d0:	bd30      	pop	{r4, r5, pc}
 800e8d2:	bf00      	nop
 800e8d4:	08017088 	.word	0x08017088
 800e8d8:	080170c4 	.word	0x080170c4
 800e8dc:	08017100 	.word	0x08017100
 800e8e0:	080171b8 	.word	0x080171b8
 800e8e4:	0801713c 	.word	0x0801713c
 800e8e8:	08017154 	.word	0x08017154
 800e8ec:	080171e4 	.word	0x080171e4
 800e8f0:	080171c4 	.word	0x080171c4
 800e8f4:	080171ec 	.word	0x080171ec
 800e8f8:	08017218 	.word	0x08017218
 800e8fc:	08017230 	.word	0x08017230
 800e900:	08017270 	.word	0x08017270
 800e904:	08017254 	.word	0x08017254
 800e908:	080172a4 	.word	0x080172a4
 800e90c:	0801728c 	.word	0x0801728c

0800e910 <_ZN6tflite23RecordingMicroAllocator24AllocatePersistentBufferEj>:
void* RecordingMicroAllocator::AllocatePersistentBuffer(size_t bytes) {
 800e910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e914:	4604      	mov	r4, r0
}

#endif  // USE_TFLM_COMPRESSION

RecordedAllocation RecordingMicroAllocator::SnapshotAllocationUsage() const {
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800e916:	6a40      	ldr	r0, [r0, #36]	@ 0x24
void* RecordingMicroAllocator::AllocatePersistentBuffer(size_t bytes) {
 800e918:	460d      	mov	r5, r1
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800e91a:	f7fc fd5b 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
 800e91e:	4680      	mov	r8, r0
          /*used_bytes=*/recording_memory_allocator_->GetUsedBytes(),
 800e920:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e922:	f7fc fd5b 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
 800e926:	4607      	mov	r7, r0
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800e928:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e92a:	f7fc fd59 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
  void* buffer = MicroAllocator::AllocatePersistentBuffer(bytes);
 800e92e:	4629      	mov	r1, r5
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800e930:	4606      	mov	r6, r0
  void* buffer = MicroAllocator::AllocatePersistentBuffer(bytes);
 800e932:	4620      	mov	r0, r4
 800e934:	f7fd fdca 	bl	800c4cc <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>
 800e938:	4605      	mov	r5, r0

void RecordingMicroAllocator::RecordAllocationUsage(
    const RecordedAllocation& snapshotted_allocation,
    RecordedAllocation& recorded_allocation) {
  recorded_allocation.requested_bytes +=
      recording_memory_allocator_->GetRequestedBytes() -
 800e93a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e93c:	f7fc fd4a 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
  recorded_allocation.requested_bytes +=
 800e940:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800e942:	4403      	add	r3, r0
      snapshotted_allocation.requested_bytes;
  recorded_allocation.used_bytes +=
      recording_memory_allocator_->GetUsedBytes() -
 800e944:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.requested_bytes +=
 800e946:	eba3 0308 	sub.w	r3, r3, r8
 800e94a:	64e3      	str	r3, [r4, #76]	@ 0x4c
      recording_memory_allocator_->GetUsedBytes() -
 800e94c:	f7fc fd46 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
  recorded_allocation.used_bytes +=
 800e950:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800e952:	4403      	add	r3, r0
      snapshotted_allocation.used_bytes;
  recorded_allocation.count +=
      recording_memory_allocator_->GetAllocatedCount() -
 800e954:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.used_bytes +=
 800e956:	1bdb      	subs	r3, r3, r7
 800e958:	6523      	str	r3, [r4, #80]	@ 0x50
      recording_memory_allocator_->GetAllocatedCount() -
 800e95a:	f7fc fd41 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
  recorded_allocation.count +=
 800e95e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
      recording_memory_allocator_->GetAllocatedCount() -
 800e960:	4603      	mov	r3, r0
}
 800e962:	4628      	mov	r0, r5
  recorded_allocation.count +=
 800e964:	4413      	add	r3, r2
 800e966:	1b9b      	subs	r3, r3, r6
 800e968:	6563      	str	r3, [r4, #84]	@ 0x54
}
 800e96a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e96e:	bf00      	nop

0800e970 <_ZN6tflite23RecordingMicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800e970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e974:	4604      	mov	r4, r0
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800e976:	6a40      	ldr	r0, [r0, #36]	@ 0x24
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800e978:	460e      	mov	r6, r1
 800e97a:	4615      	mov	r5, r2
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800e97c:	f7fc fd2a 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
 800e980:	4681      	mov	r9, r0
          /*used_bytes=*/recording_memory_allocator_->GetUsedBytes(),
 800e982:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e984:	f7fc fd2a 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
 800e988:	4680      	mov	r8, r0
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800e98a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e98c:	f7fc fd28 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
      MicroAllocator::AllocateNodeAndRegistrations(model, subgraph_allocations);
 800e990:	462a      	mov	r2, r5
 800e992:	4631      	mov	r1, r6
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800e994:	4607      	mov	r7, r0
      MicroAllocator::AllocateNodeAndRegistrations(model, subgraph_allocations);
 800e996:	4620      	mov	r0, r4
 800e998:	f7fd ff8c 	bl	800c8b4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE>
 800e99c:	4605      	mov	r5, r0
      recording_memory_allocator_->GetRequestedBytes() -
 800e99e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e9a0:	f7fc fd18 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
  recorded_allocation.requested_bytes +=
 800e9a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e9a6:	4403      	add	r3, r0
      recording_memory_allocator_->GetUsedBytes() -
 800e9a8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.requested_bytes +=
 800e9aa:	eba3 0309 	sub.w	r3, r3, r9
 800e9ae:	6663      	str	r3, [r4, #100]	@ 0x64
      recording_memory_allocator_->GetUsedBytes() -
 800e9b0:	f7fc fd14 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
  recorded_allocation.used_bytes +=
 800e9b4:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800e9b6:	4403      	add	r3, r0
      recording_memory_allocator_->GetAllocatedCount() -
 800e9b8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.used_bytes +=
 800e9ba:	eba3 0308 	sub.w	r3, r3, r8
 800e9be:	66a3      	str	r3, [r4, #104]	@ 0x68
      recording_memory_allocator_->GetAllocatedCount() -
 800e9c0:	f7fc fd0e 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
  recorded_allocation.count +=
 800e9c4:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800e9c6:	4403      	add	r3, r0
 800e9c8:	1bdf      	subs	r7, r3, r7
    return data_ - ReadScalar<soffset_t>(data_);
 800e9ca:	6833      	ldr	r3, [r6, #0]
 800e9cc:	1af3      	subs	r3, r6, r3
 800e9ce:	66e7      	str	r7, [r4, #108]	@ 0x6c
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800e9d0:	881a      	ldrh	r2, [r3, #0]
 800e9d2:	2a08      	cmp	r2, #8
 800e9d4:	d901      	bls.n	800e9da <_ZN6tflite23RecordingMicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x6a>
  return EndianScalar(*reinterpret_cast<const T *>(p));
 800e9d6:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e9d8:	b911      	cbnz	r1, 800e9e0 <_ZN6tflite23RecordingMicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x70>
  SizeT size() const { return EndianScalar(length_); }
 800e9da:	2300      	movs	r3, #0
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	deff      	udf	#255	@ 0xff
    auto p = data_ + field_offset;
 800e9e0:	4431      	add	r1, r6
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	680b      	ldr	r3, [r1, #0]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800e9e6:	4419      	add	r1, r3
 800e9e8:	e008      	b.n	800e9fc <_ZN6tflite23RecordingMicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x8c>
 800e9ea:	895b      	ldrh	r3, [r3, #10]
 800e9ec:	b1a3      	cbz	r3, 800ea18 <_ZN6tflite23RecordingMicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa8>
    auto p = data_ + field_offset;
 800e9ee:	18f0      	adds	r0, r6, r3
 800e9f0:	58f3      	ldr	r3, [r6, r3]
      recorded_node_and_registration_array_data_.count +=
 800e9f2:	58c0      	ldr	r0, [r0, r3]
 800e9f4:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800e9f6:	3b01      	subs	r3, #1
 800e9f8:	4403      	add	r3, r0
      recorded_node_and_registration_array_data_.count -= 1;
 800e9fa:	66e3      	str	r3, [r4, #108]	@ 0x6c
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800e9fc:	680b      	ldr	r3, [r1, #0]
 800e9fe:	429a      	cmp	r2, r3
 800ea00:	d20d      	bcs.n	800ea1e <_ZN6tflite23RecordingMicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xae>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800ea02:	3201      	adds	r2, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800ea04:	eb01 0082 	add.w	r0, r1, r2, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800ea08:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 800ea0c:	18c6      	adds	r6, r0, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800ea0e:	58c3      	ldr	r3, [r0, r3]
 800ea10:	1af3      	subs	r3, r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800ea12:	8818      	ldrh	r0, [r3, #0]
 800ea14:	280a      	cmp	r0, #10
 800ea16:	d8e8      	bhi.n	800e9ea <_ZN6tflite23RecordingMicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x7a>
      recorded_node_and_registration_array_data_.count -= 1;
 800ea18:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800ea1a:	3b01      	subs	r3, #1
 800ea1c:	e7ed      	b.n	800e9fa <_ZN6tflite23RecordingMicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x8a>
}
 800ea1e:	4628      	mov	r0, r5
 800ea20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800ea24 <_ZN6tflite23RecordingMicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>:
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800ea24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea28:	4604      	mov	r4, r0
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800ea2a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
    const Model* model, SubgraphAllocations* subgraph_allocations) {
 800ea2c:	460d      	mov	r5, r1
 800ea2e:	4616      	mov	r6, r2
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800ea30:	f7fc fcd0 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
 800ea34:	4681      	mov	r9, r0
          /*used_bytes=*/recording_memory_allocator_->GetUsedBytes(),
 800ea36:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ea38:	f7fc fcd0 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
 800ea3c:	4680      	mov	r8, r0
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800ea3e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ea40:	f7fc fcce 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
      MicroAllocator::AllocateTfLiteEvalTensors(model, subgraph_allocations);
 800ea44:	4632      	mov	r2, r6
 800ea46:	4629      	mov	r1, r5
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800ea48:	4607      	mov	r7, r0
      MicroAllocator::AllocateTfLiteEvalTensors(model, subgraph_allocations);
 800ea4a:	4620      	mov	r0, r4
 800ea4c:	f7fe f864 	bl	800cb18 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE>
 800ea50:	4606      	mov	r6, r0
      recording_memory_allocator_->GetRequestedBytes() -
 800ea52:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ea54:	f7fc fcbe 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
  recorded_allocation.requested_bytes +=
 800ea58:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800ea5a:	4403      	add	r3, r0
      recording_memory_allocator_->GetUsedBytes() -
 800ea5c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.requested_bytes +=
 800ea5e:	eba3 0309 	sub.w	r3, r3, r9
 800ea62:	62a3      	str	r3, [r4, #40]	@ 0x28
      recording_memory_allocator_->GetUsedBytes() -
 800ea64:	f7fc fcba 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
  recorded_allocation.used_bytes +=
 800ea68:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800ea6a:	4403      	add	r3, r0
      recording_memory_allocator_->GetAllocatedCount() -
 800ea6c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.used_bytes +=
 800ea6e:	eba3 0308 	sub.w	r3, r3, r8
 800ea72:	62e3      	str	r3, [r4, #44]	@ 0x2c
      recording_memory_allocator_->GetAllocatedCount() -
 800ea74:	f7fc fcb4 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
  recorded_allocation.count +=
 800ea78:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ea7a:	4403      	add	r3, r0
 800ea7c:	1bdf      	subs	r7, r3, r7
    return data_ - ReadScalar<soffset_t>(data_);
 800ea7e:	682b      	ldr	r3, [r5, #0]
 800ea80:	1aeb      	subs	r3, r5, r3
 800ea82:	6327      	str	r7, [r4, #48]	@ 0x30
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800ea84:	881a      	ldrh	r2, [r3, #0]
 800ea86:	2a08      	cmp	r2, #8
 800ea88:	d901      	bls.n	800ea8e <_ZN6tflite23RecordingMicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x6a>
 800ea8a:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ea8c:	b911      	cbnz	r1, 800ea94 <_ZN6tflite23RecordingMicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x70>
 800ea8e:	2300      	movs	r3, #0
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	deff      	udf	#255	@ 0xff
    auto p = data_ + field_offset;
 800ea94:	4429      	add	r1, r5
 800ea96:	2200      	movs	r2, #0
 800ea98:	680b      	ldr	r3, [r1, #0]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800ea9a:	4419      	add	r1, r3
 800ea9c:	e014      	b.n	800eac8 <_ZN6tflite23RecordingMicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0xa4>
  static return_type Read(const uint8_t *const p, const offset_type i) {
 800ea9e:	3201      	adds	r2, #1
    const uint8_t *const offset_location = p + i * element_stride;
 800eaa0:	eb01 0082 	add.w	r0, r1, r2, lsl #2
        offset_location + ReadScalar<offset_type>(offset_location));
 800eaa4:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 800eaa8:	18c5      	adds	r5, r0, r3
    return data_ - ReadScalar<soffset_t>(data_);
 800eaaa:	58c3      	ldr	r3, [r0, r3]
 800eaac:	1aeb      	subs	r3, r5, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800eaae:	8818      	ldrh	r0, [r3, #0]
 800eab0:	2804      	cmp	r0, #4
 800eab2:	d9ec      	bls.n	800ea8e <_ZN6tflite23RecordingMicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x6a>
 800eab4:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<OffsetSize>(p))
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d0e9      	beq.n	800ea8e <_ZN6tflite23RecordingMicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x6a>
 800eaba:	58ef      	ldr	r7, [r5, r3]
    auto p = data_ + field_offset;
 800eabc:	441d      	add	r5, r3
    recorded_tflite_eval_tensor_data_.count +=
 800eabe:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800eac0:	59eb      	ldr	r3, [r5, r7]
 800eac2:	3801      	subs	r0, #1
 800eac4:	4403      	add	r3, r0
 800eac6:	6323      	str	r3, [r4, #48]	@ 0x30
  for (size_t subgraph_idx = 0; subgraph_idx < model->subgraphs()->size();
 800eac8:	680b      	ldr	r3, [r1, #0]
 800eaca:	4293      	cmp	r3, r2
 800eacc:	d8e7      	bhi.n	800ea9e <_ZN6tflite23RecordingMicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPNS_19SubgraphAllocationsE+0x7a>
}
 800eace:	4630      	mov	r0, r6
 800ead0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800ead4 <_ZN6tflite23RecordingMicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl>:
    const int32_t* offline_planner_offsets) {
 800ead4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ead8:	4604      	mov	r4, r0
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800eada:	6a40      	ldr	r0, [r0, #36]	@ 0x24
    const int32_t* offline_planner_offsets) {
 800eadc:	460e      	mov	r6, r1
 800eade:	4691      	mov	r9, r2
 800eae0:	469a      	mov	sl, r3
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800eae2:	f7fc fc77 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
 800eae6:	4680      	mov	r8, r0
          /*used_bytes=*/recording_memory_allocator_->GetUsedBytes(),
 800eae8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800eaea:	f7fc fc77 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
 800eaee:	4607      	mov	r7, r0
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800eaf0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800eaf2:	f7fc fc75 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
  TfLiteStatus status = MicroAllocator::AllocateVariables(
 800eaf6:	464a      	mov	r2, r9
 800eaf8:	4631      	mov	r1, r6
 800eafa:	4653      	mov	r3, sl
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800eafc:	4605      	mov	r5, r0
  TfLiteStatus status = MicroAllocator::AllocateVariables(
 800eafe:	4620      	mov	r0, r4
 800eb00:	f7fd fe58 	bl	800c7b4 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensorPKl>
 800eb04:	4606      	mov	r6, r0
      recording_memory_allocator_->GetRequestedBytes() -
 800eb06:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800eb08:	f7fc fc64 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
  recorded_allocation.requested_bytes +=
 800eb0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eb0e:	4403      	add	r3, r0
      recording_memory_allocator_->GetUsedBytes() -
 800eb10:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.requested_bytes +=
 800eb12:	eba3 0308 	sub.w	r3, r3, r8
 800eb16:	65a3      	str	r3, [r4, #88]	@ 0x58
      recording_memory_allocator_->GetUsedBytes() -
 800eb18:	f7fc fc60 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
  recorded_allocation.used_bytes +=
 800eb1c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800eb1e:	4403      	add	r3, r0
      recording_memory_allocator_->GetAllocatedCount() -
 800eb20:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.used_bytes +=
 800eb22:	1bdb      	subs	r3, r3, r7
 800eb24:	65e3      	str	r3, [r4, #92]	@ 0x5c
      recording_memory_allocator_->GetAllocatedCount() -
 800eb26:	f7fc fc5b 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
  recorded_allocation.count +=
 800eb2a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
      recording_memory_allocator_->GetAllocatedCount() -
 800eb2c:	4603      	mov	r3, r0
}
 800eb2e:	4630      	mov	r0, r6
  recorded_allocation.count +=
 800eb30:	4413      	add	r3, r2
 800eb32:	1b5b      	subs	r3, r3, r5
 800eb34:	6623      	str	r3, [r4, #96]	@ 0x60
}
 800eb36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb3a:	bf00      	nop

0800eb3c <_ZN6tflite23RecordingMicroAllocator38AllocatePersistentTfLiteTensorInternalEv>:
RecordingMicroAllocator::AllocatePersistentTfLiteTensorInternal() {
 800eb3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb40:	4604      	mov	r4, r0
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800eb42:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800eb44:	f7fc fc46 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
 800eb48:	4680      	mov	r8, r0
          /*used_bytes=*/recording_memory_allocator_->GetUsedBytes(),
 800eb4a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800eb4c:	f7fc fc46 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
 800eb50:	4607      	mov	r7, r0
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800eb52:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800eb54:	f7fc fc44 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
 800eb58:	4606      	mov	r6, r0
      MicroAllocator::AllocatePersistentTfLiteTensorInternal();
 800eb5a:	4620      	mov	r0, r4
 800eb5c:	f7fd fccc 	bl	800c4f8 <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEv>
 800eb60:	4605      	mov	r5, r0
      recording_memory_allocator_->GetRequestedBytes() -
 800eb62:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800eb64:	f7fc fc36 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
  recorded_allocation.requested_bytes +=
 800eb68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eb6a:	4403      	add	r3, r0
      recording_memory_allocator_->GetUsedBytes() -
 800eb6c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.requested_bytes +=
 800eb6e:	eba3 0308 	sub.w	r3, r3, r8
 800eb72:	6363      	str	r3, [r4, #52]	@ 0x34
      recording_memory_allocator_->GetUsedBytes() -
 800eb74:	f7fc fc32 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
  recorded_allocation.used_bytes +=
 800eb78:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800eb7a:	4403      	add	r3, r0
      recording_memory_allocator_->GetAllocatedCount() -
 800eb7c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.used_bytes +=
 800eb7e:	1bdb      	subs	r3, r3, r7
 800eb80:	63a3      	str	r3, [r4, #56]	@ 0x38
      recording_memory_allocator_->GetAllocatedCount() -
 800eb82:	f7fc fc2d 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
  recorded_allocation.count +=
 800eb86:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
      recording_memory_allocator_->GetAllocatedCount() -
 800eb88:	4603      	mov	r3, r0
}
 800eb8a:	4628      	mov	r0, r5
  recorded_allocation.count +=
 800eb8c:	4413      	add	r3, r2
 800eb8e:	1b9b      	subs	r3, r3, r6
 800eb90:	63e3      	str	r3, [r4, #60]	@ 0x3c
}
 800eb92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb96:	bf00      	nop

0800eb98 <_ZN6tflite23RecordingMicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>:
    int subgraph_index, bool allocate_temp) {
 800eb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb9c:	4604      	mov	r4, r0
 800eb9e:	b083      	sub	sp, #12
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800eba0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
    int subgraph_index, bool allocate_temp) {
 800eba2:	4689      	mov	r9, r1
 800eba4:	4692      	mov	sl, r2
 800eba6:	469b      	mov	fp, r3
 800eba8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ebaa:	f89d 5034 	ldrb.w	r5, [sp, #52]	@ 0x34
  return {/*requested_bytes=*/recording_memory_allocator_->GetRequestedBytes(),
 800ebae:	f7fc fc11 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
 800ebb2:	4680      	mov	r8, r0
          /*used_bytes=*/recording_memory_allocator_->GetUsedBytes(),
 800ebb4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ebb6:	f7fc fc11 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
 800ebba:	4607      	mov	r7, r0
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800ebbc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ebbe:	f7fc fc0f 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
  TfLiteStatus status = MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
 800ebc2:	4652      	mov	r2, sl
 800ebc4:	4649      	mov	r1, r9
 800ebc6:	465b      	mov	r3, fp
 800ebc8:	e9cd 6500 	strd	r6, r5, [sp]
          /*count=*/recording_memory_allocator_->GetAllocatedCount()};
 800ebcc:	4605      	mov	r5, r0
  TfLiteStatus status = MicroAllocator::PopulateTfLiteTensorFromFlatbuffer(
 800ebce:	4620      	mov	r0, r4
 800ebd0:	f7fe f9f8 	bl	800cfc4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEP12TfLiteTensoriib>
 800ebd4:	4606      	mov	r6, r0
      recording_memory_allocator_->GetRequestedBytes() -
 800ebd6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ebd8:	f7fc fbfc 	bl	800b3d4 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetRequestedBytesEv>
  recorded_allocation.requested_bytes +=
 800ebdc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ebde:	4403      	add	r3, r0
      recording_memory_allocator_->GetUsedBytes() -
 800ebe0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.requested_bytes +=
 800ebe2:	eba3 0308 	sub.w	r3, r3, r8
 800ebe6:	6423      	str	r3, [r4, #64]	@ 0x40
      recording_memory_allocator_->GetUsedBytes() -
 800ebe8:	f7fc fbf8 	bl	800b3dc <_ZNK6tflite35RecordingSingleArenaBufferAllocator12GetUsedBytesEv>
  recorded_allocation.used_bytes +=
 800ebec:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800ebee:	4403      	add	r3, r0
      recording_memory_allocator_->GetAllocatedCount() -
 800ebf0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  recorded_allocation.used_bytes +=
 800ebf2:	1bdb      	subs	r3, r3, r7
 800ebf4:	6463      	str	r3, [r4, #68]	@ 0x44
      recording_memory_allocator_->GetAllocatedCount() -
 800ebf6:	f7fc fbf3 	bl	800b3e0 <_ZNK6tflite35RecordingSingleArenaBufferAllocator17GetAllocatedCountEv>
  recorded_allocation.count +=
 800ebfa:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
      recording_memory_allocator_->GetAllocatedCount() -
 800ebfc:	4603      	mov	r3, r0
}
 800ebfe:	4630      	mov	r0, r6
  recorded_allocation.count +=
 800ec00:	4413      	add	r3, r2
 800ec02:	1b5b      	subs	r3, r3, r5
 800ec04:	64a3      	str	r3, [r4, #72]	@ 0x48
}
 800ec06:	b003      	add	sp, #12
 800ec08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ec0c <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>:
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
 800ec0c:	2901      	cmp	r1, #1
 800ec0e:	d01c      	beq.n	800ec4a <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x3e>
    *activation_min = 0;
    *activation_max = std::numeric_limits<T>::max();
  } else if (activation == kTfLiteActRelu6) {
 800ec10:	2903      	cmp	r1, #3
 800ec12:	d011      	beq.n	800ec38 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x2c>
    *activation_min = 0;
    *activation_max = 6;
  } else if (activation == kTfLiteActReluN1To1) {
 800ec14:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ec18:	2902      	cmp	r1, #2
 800ec1a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ec1e:	ed9f 6a0f 	vldr	s12, [pc, #60]	@ 800ec5c <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x50>
 800ec22:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 800ec60 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x54>
 800ec26:	fe07 7a06 	vseleq.f32	s14, s14, s12
    *activation_min = 0;
 800ec2a:	ed80 7a07 	vstr	s14, [r0, #28]
  } else if (activation == kTfLiteActReluN1To1) {
 800ec2e:	fe47 7aa6 	vseleq.f32	s15, s15, s13
    *activation_max = std::numeric_limits<T>::max();
 800ec32:	edc0 7a08 	vstr	s15, [r0, #32]
    TfLiteFusedActivation activation) {
  FullyConnectedParams op_params;
  CalculateActivationRange(activation, &op_params.float_activation_min,
                           &op_params.float_activation_max);
  return op_params;
}
 800ec36:	4770      	bx	lr
 800ec38:	eef1 7a08 	vmov.f32	s15, #24	@ 0x40c00000  6.0
 800ec3c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800ec64 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x58>
    *activation_min = 0;
 800ec40:	ed80 7a07 	vstr	s14, [r0, #28]
    *activation_max = std::numeric_limits<T>::max();
 800ec44:	edc0 7a08 	vstr	s15, [r0, #32]
 800ec48:	4770      	bx	lr
 800ec4a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800ec64 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x58>
 800ec4e:	eddf 7a04 	vldr	s15, [pc, #16]	@ 800ec60 <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation+0x54>
    *activation_min = 0;
 800ec52:	ed80 7a07 	vstr	s14, [r0, #28]
    *activation_max = std::numeric_limits<T>::max();
 800ec56:	edc0 7a08 	vstr	s15, [r0, #32]
 800ec5a:	4770      	bx	lr
 800ec5c:	ff7fffff 	.word	0xff7fffff
 800ec60:	7f7fffff 	.word	0x7f7fffff
 800ec64:	00000000 	.word	0x00000000

0800ec68 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>:

TfLiteStatus CalculateOpDataFullyConnected(
    TfLiteContext* context, TfLiteFusedActivation activation,
    TfLiteType data_type, const TfLiteTensor* input, const TfLiteTensor* filter,
    const TfLiteTensor* bias, TfLiteTensor* output,
    OpDataFullyConnected* data) {
 800ec68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec6c:	ed2d 8b04 	vpush	{d8-d9}
 800ec70:	b08b      	sub	sp, #44	@ 0x2c
#ifndef HEXAGON
  data->is_per_channel = false;
 800ec72:	f04f 0c00 	mov.w	ip, #0
#endif

  if (data_type == kTfLiteFloat32) {
 800ec76:	2a01      	cmp	r2, #1
    OpDataFullyConnected* data) {
 800ec78:	461e      	mov	r6, r3
 800ec7a:	9c1b      	ldr	r4, [sp, #108]	@ 0x6c
 800ec7c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
  data->is_per_channel = false;
 800ec80:	f884 c02c 	strb.w	ip, [r4, #44]	@ 0x2c
    OpDataFullyConnected* data) {
 800ec84:	e9dd 9318 	ldrd	r9, r3, [sp, #96]	@ 0x60
  if (data_type == kTfLiteFloat32) {
 800ec88:	d058      	beq.n	800ed3c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xd4>
 800ec8a:	460f      	mov	r7, r1
    return kTfLiteOk;
  }

  bool is_per_channel = false;
  if (filter->quantization.type == kTfLiteAffineQuantization &&
 800ec8c:	f8d9 1030 	ldr.w	r1, [r9, #48]	@ 0x30
 800ec90:	4605      	mov	r5, r0
 800ec92:	2901      	cmp	r1, #1
 800ec94:	d122      	bne.n	800ecdc <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x74>
      filter->quantization.params != nullptr) {
 800ec96:	f8d9 2034 	ldr.w	r2, [r9, #52]	@ 0x34
  if (filter->quantization.type == kTfLiteAffineQuantization &&
 800ec9a:	b1fa      	cbz	r2, 800ecdc <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x74>
    const auto* affine_quantization =
        reinterpret_cast<TfLiteAffineQuantization*>(
            filter->quantization.params);
    TF_LITE_ENSURE(context, affine_quantization);
    TF_LITE_ENSURE(context, affine_quantization->scale);
 800ec9c:	f8d2 c000 	ldr.w	ip, [r2]
 800eca0:	f1bc 0f00 	cmp.w	ip, #0
 800eca4:	f000 8091 	beq.w	800edca <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x162>
    is_per_channel = affine_quantization->scale->size > 1;
 800eca8:	f8dc a000 	ldr.w	sl, [ip]
  }

  if (is_per_channel) {
 800ecac:	f1ba 0f01 	cmp.w	sl, #1
 800ecb0:	dd14      	ble.n	800ecdc <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x74>
        reinterpret_cast<TfLiteAffineQuantization*>(
            filter->quantization.params);
    const int per_channel_quantization_size = affine_quantization->scale->size;

    //  Currently only Int8/Int16 are supported for per channel quantization.
    TF_LITE_ENSURE(
 800ecb2:	7833      	ldrb	r3, [r6, #0]
    data->is_per_channel = is_per_channel;
 800ecb4:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
    TF_LITE_ENSURE(
 800ecb8:	2b09      	cmp	r3, #9
 800ecba:	d045      	beq.n	800ed48 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xe0>
 800ecbc:	2b07      	cmp	r3, #7
 800ecbe:	d043      	beq.n	800ed48 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xe0>
 800ecc0:	494d      	ldr	r1, [pc, #308]	@ (800edf8 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x190>)
 800ecc2:	2363      	movs	r3, #99	@ 0x63
 800ecc4:	696c      	ldr	r4, [r5, #20]
 800ecc6:	4628      	mov	r0, r5
 800ecc8:	9100      	str	r1, [sp, #0]
 800ecca:	4a4c      	ldr	r2, [pc, #304]	@ (800edfc <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x194>)
 800eccc:	494c      	ldr	r1, [pc, #304]	@ (800ee00 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x198>)
 800ecce:	47a0      	blx	r4
    TF_LITE_ENSURE(context, affine_quantization->scale);
 800ecd0:	2001      	movs	r0, #1
  data->output_zero_point = output->params.zero_point;

  return CalculateActivationRangeQuantized(context, activation, output,
                                           &data->output_activation_min,
                                           &data->output_activation_max);
}
 800ecd2:	b00b      	add	sp, #44	@ 0x2c
 800ecd4:	ecbd 8b04 	vpop	{d8-d9}
 800ecd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800ecdc:	aa08      	add	r2, sp, #32
    double real_multiplier = 0.0;
 800ecde:	f04f 0a00 	mov.w	sl, #0
 800ece2:	f04f 0b00 	mov.w	fp, #0
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800ece6:	4631      	mov	r1, r6
 800ece8:	9201      	str	r2, [sp, #4]
 800ecea:	4628      	mov	r0, r5
 800ecec:	464a      	mov	r2, r9
 800ecee:	f8cd 8000 	str.w	r8, [sp]
    double real_multiplier = 0.0;
 800ecf2:	e9cd ab08 	strd	sl, fp, [sp, #32]
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800ecf6:	f7fc f94f 	bl	800af98 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 800ecfa:	2800      	cmp	r0, #0
 800ecfc:	d1e9      	bne.n	800ecd2 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x6a>
    QuantizeMultiplier(real_multiplier, &data->output_multiplier,
 800ecfe:	1d21      	adds	r1, r4, #4
 800ed00:	4620      	mov	r0, r4
 800ed02:	ed9d 0b08 	vldr	d0, [sp, #32]
 800ed06:	f7fc f8f7 	bl	800aef8 <_ZN6tflite18QuantizeMultiplierEdPlPi>
  TFLITE_DCHECK(filter->params.zero_point == 0);
 800ed0a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d170      	bne.n	800edf4 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x18c>
  data->input_zero_point = input->params.zero_point;
 800ed12:	6932      	ldr	r2, [r6, #16]
  return CalculateActivationRangeQuantized(context, activation, output,
 800ed14:	4628      	mov	r0, r5
 800ed16:	4639      	mov	r1, r7
 800ed18:	f104 050c 	add.w	r5, r4, #12
  data->input_zero_point = input->params.zero_point;
 800ed1c:	e9c4 2305 	strd	r2, r3, [r4, #20]
  data->output_zero_point = output->params.zero_point;
 800ed20:	f8d8 3010 	ldr.w	r3, [r8, #16]
  return CalculateActivationRangeQuantized(context, activation, output,
 800ed24:	4642      	mov	r2, r8
  data->output_zero_point = output->params.zero_point;
 800ed26:	61e3      	str	r3, [r4, #28]
  return CalculateActivationRangeQuantized(context, activation, output,
 800ed28:	f104 0308 	add.w	r3, r4, #8
 800ed2c:	9518      	str	r5, [sp, #96]	@ 0x60
}
 800ed2e:	b00b      	add	sp, #44	@ 0x2c
 800ed30:	ecbd 8b04 	vpop	{d8-d9}
 800ed34:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return CalculateActivationRangeQuantized(context, activation, output,
 800ed38:	f7fc b986 	b.w	800b048 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
    return kTfLiteOk;
 800ed3c:	4660      	mov	r0, ip
}
 800ed3e:	b00b      	add	sp, #44	@ 0x2c
 800ed40:	ecbd 8b04 	vpop	{d8-d9}
 800ed44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_ENSURE(
 800ed48:	f899 3000 	ldrb.w	r3, [r9]
 800ed4c:	2b12      	cmp	r3, #18
 800ed4e:	d0b7      	beq.n	800ecc0 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x58>
    TF_LITE_ENSURE_EQ(
 800ed50:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ed54:	6891      	ldr	r1, [r2, #8]
 800ed56:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800ed5a:	685b      	ldr	r3, [r3, #4]
 800ed5c:	459a      	cmp	sl, r3
 800ed5e:	d13c      	bne.n	800edda <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x172>
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 800ed60:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
 800ed64:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 800ed66:	4628      	mov	r0, r5
 800ed68:	9205      	str	r2, [sp, #20]
 800ed6a:	4659      	mov	r1, fp
 800ed6c:	4798      	blx	r3
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 800ed6e:	4659      	mov	r1, fp
 800ed70:	6bab      	ldr	r3, [r5, #56]	@ 0x38
    for (int i = 0; i < per_channel_quantization_size; ++i) {
 800ed72:	f04f 0b00 	mov.w	fp, #0
    data->per_channel_output_multiplier =
 800ed76:	6260      	str	r0, [r4, #36]	@ 0x24
        static_cast<int32_t*>(context->AllocatePersistentBuffer(
 800ed78:	4628      	mov	r0, r5
 800ed7a:	4798      	blx	r3
 800ed7c:	9a05      	ldr	r2, [sp, #20]
      const double effective_output_scale = static_cast<double>(input_scale) *
 800ed7e:	ed96 9a03 	vldr	s18, [r6, #12]
                                            static_cast<double>(output_scale);
 800ed82:	ed98 8a03 	vldr	s16, [r8, #12]
 800ed86:	6813      	ldr	r3, [r2, #0]
      const double effective_output_scale = static_cast<double>(input_scale) *
 800ed88:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
                                            static_cast<double>(output_scale);
 800ed8c:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
    data->per_channel_output_shift =
 800ed90:	62a0      	str	r0, [r4, #40]	@ 0x28
    for (int i = 0; i < per_channel_quantization_size; ++i) {
 800ed92:	3304      	adds	r3, #4
      const float scale = filter_scales[i];
 800ed94:	ecb3 0a01 	vldmia	r3!, {s0}
      QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 800ed98:	a908      	add	r1, sp, #32
 800ed9a:	a807      	add	r0, sp, #28
      const double filter_scale = static_cast<double>(scale);
 800ed9c:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
      const float scale = filter_scales[i];
 800eda0:	9305      	str	r3, [sp, #20]
      const double effective_output_scale = static_cast<double>(input_scale) *
 800eda2:	ee20 0b09 	vmul.f64	d0, d0, d9
      QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 800eda6:	ee80 0b08 	vdiv.f64	d0, d0, d8
 800edaa:	f7fc f8a5 	bl	800aef8 <_ZN6tflite18QuantizeMultiplierEdPlPi>
      data->per_channel_output_multiplier[i] = significand;
 800edae:	9907      	ldr	r1, [sp, #28]
 800edb0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    for (int i = 0; i < per_channel_quantization_size; ++i) {
 800edb2:	9b05      	ldr	r3, [sp, #20]
      data->per_channel_output_multiplier[i] = significand;
 800edb4:	f842 102b 	str.w	r1, [r2, fp, lsl #2]
      data->per_channel_output_shift[i] = channel_shift;
 800edb8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800edba:	9908      	ldr	r1, [sp, #32]
 800edbc:	f842 102b 	str.w	r1, [r2, fp, lsl #2]
    for (int i = 0; i < per_channel_quantization_size; ++i) {
 800edc0:	f10b 0b01 	add.w	fp, fp, #1
 800edc4:	45da      	cmp	sl, fp
 800edc6:	d1e5      	bne.n	800ed94 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x12c>
 800edc8:	e79f      	b.n	800ed0a <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0xa2>
    TF_LITE_ENSURE(context, affine_quantization->scale);
 800edca:	490e      	ldr	r1, [pc, #56]	@ (800ee04 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x19c>)
 800edcc:	234b      	movs	r3, #75	@ 0x4b
 800edce:	6944      	ldr	r4, [r0, #20]
 800edd0:	4a0a      	ldr	r2, [pc, #40]	@ (800edfc <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x194>)
 800edd2:	9100      	str	r1, [sp, #0]
 800edd4:	490a      	ldr	r1, [pc, #40]	@ (800ee00 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x198>)
 800edd6:	47a0      	blx	r4
 800edd8:	e77a      	b.n	800ecd0 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x68>
    TF_LITE_ENSURE_EQ(
 800edda:	490b      	ldr	r1, [pc, #44]	@ (800ee08 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x1a0>)
 800eddc:	4628      	mov	r0, r5
 800edde:	4a0b      	ldr	r2, [pc, #44]	@ (800ee0c <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x1a4>)
 800ede0:	e9cd a302 	strd	sl, r3, [sp, #8]
 800ede4:	236b      	movs	r3, #107	@ 0x6b
 800ede6:	696c      	ldr	r4, [r5, #20]
 800ede8:	e9cd 2100 	strd	r2, r1, [sp]
 800edec:	4a03      	ldr	r2, [pc, #12]	@ (800edfc <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x194>)
 800edee:	4908      	ldr	r1, [pc, #32]	@ (800ee10 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x1a8>)
 800edf0:	47a0      	blx	r4
 800edf2:	e76d      	b.n	800ecd0 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE+0x68>
  TFLITE_DCHECK(filter->params.zero_point == 0);
 800edf4:	f004 fca1 	bl	801373a <abort>
 800edf8:	08017310 	.word	0x08017310
 800edfc:	080172b4 	.word	0x080172b4
 800ee00:	080155bc 	.word	0x080155bc
 800ee04:	080172f4 	.word	0x080172f4
 800ee08:	080173a8 	.word	0x080173a8
 800ee0c:	080173e8 	.word	0x080173e8
 800ee10:	0801738c 	.word	0x0801738c

0800ee14 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>:
          /*free=*/free,
          /*prepare=*/prepare,
          /*invoke=*/invoke,
          /*reset*/ reset,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr};
 800ee14:	6001      	str	r1, [r0, #0]
 800ee16:	2100      	movs	r1, #0
 800ee18:	e9c0 2302 	strd	r2, r3, [r0, #8]
    void (*reset)(TfLiteContext* context, void* buffer)) {
 800ee1c:	e9dd 2300 	ldrd	r2, r3, [sp]
          /*custom_name=*/nullptr};
 800ee20:	e9c0 1105 	strd	r1, r1, [r0, #20]
 800ee24:	6042      	str	r2, [r0, #4]
 800ee26:	6103      	str	r3, [r0, #16]
}
 800ee28:	4770      	bx	lr
 800ee2a:	bf00      	nop

0800ee2c <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>:
  return context->GetEvalTensor(context, node->inputs->data[index]);
}

// Returns the TfLiteEvalTensor struct for a given input index in a node.
const TfLiteEvalTensor* GetEvalInput(const TfLiteContext* context,
                                     const TfLiteNode* node, int index) {
 800ee2c:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context != nullptr);
 800ee2e:	b1a8      	cbz	r0, 800ee5c <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x30>
  TFLITE_DCHECK(node != nullptr);
 800ee30:	b1a1      	cbz	r1, 800ee5c <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x30>
      context, index, node->inputs->size, node->inputs->data);
 800ee32:	6809      	ldr	r1, [r1, #0]
 800ee34:	468c      	mov	ip, r1
  if (index >= 0 && index < max_size) {
 800ee36:	f85c 4b04 	ldr.w	r4, [ip], #4
 800ee3a:	42a2      	cmp	r2, r4
 800ee3c:	da0c      	bge.n	800ee58 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x2c>
 800ee3e:	2a00      	cmp	r2, #0
 800ee40:	db0a      	blt.n	800ee58 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x2c>
  if (tensor_index < 0) {
 800ee42:	f85c 4022 	ldr.w	r4, [ip, r2, lsl #2]
 800ee46:	2c00      	cmp	r4, #0
 800ee48:	db06      	blt.n	800ee58 <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei+0x2c>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800ee4a:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ee4e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800ee50:	6849      	ldr	r1, [r1, #4]
  return GetMutableEvalInput(context, node, index);
}
 800ee52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800ee56:	4718      	bx	r3
}
 800ee58:	2000      	movs	r0, #0
 800ee5a:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(context != nullptr);
 800ee5c:	f004 fc6d 	bl	801373a <abort>

0800ee60 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>:

// Returns the TfLiteEvalTensor struct for a given output index in a node.
TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                const TfLiteNode* node, int index) {
  TFLITE_DCHECK(context != nullptr);
 800ee60:	b130      	cbz	r0, 800ee70 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x10>
  TFLITE_DCHECK(node != nullptr);
 800ee62:	b129      	cbz	r1, 800ee70 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei+0x10>
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800ee64:	6849      	ldr	r1, [r1, #4]
 800ee66:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800ee68:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ee6c:	6851      	ldr	r1, [r2, #4]
 800ee6e:	4718      	bx	r3
                                const TfLiteNode* node, int index) {
 800ee70:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context != nullptr);
 800ee72:	f004 fc62 	bl	801373a <abort>
 800ee76:	bf00      	nop

0800ee78 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
 800ee78:	b510      	push	{r4, lr}
 800ee7a:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
 800ee7c:	b161      	cbz	r1, 800ee98 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x20>
 800ee7e:	6849      	ldr	r1, [r1, #4]
 800ee80:	b151      	cbz	r1, 800ee98 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x20>
    return RuntimeShape();
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
 800ee82:	f851 2b04 	ldr.w	r2, [r1], #4
 800ee86:	2a06      	cmp	r2, #6
      : size_(dimensions_count) {
 800ee88:	6002      	str	r2, [r0, #0]
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800ee8a:	dc09      	bgt.n	800eea0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x28>
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800ee8c:	0092      	lsls	r2, r2, #2
 800ee8e:	3004      	adds	r0, #4
 800ee90:	f004 ff73 	bl	8013d7a <memcpy>
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
 800ee94:	4620      	mov	r0, r4
 800ee96:	bd10      	pop	{r4, pc}
  RuntimeShape() : size_(0) {}
 800ee98:	2300      	movs	r3, #0
 800ee9a:	4620      	mov	r0, r4
 800ee9c:	6023      	str	r3, [r4, #0]
 800ee9e:	bd10      	pop	{r4, pc}
    TFLITE_DCHECK_LE(dimensions_count, kMaxSmallSize);
 800eea0:	f004 fc4b 	bl	801373a <abort>

0800eea4 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
  int32_t accum_depth;
  int32_t output_depth;
};

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800eea4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800eea6:	b10b      	cbz	r3, 800eeac <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 800eea8:	2148      	movs	r1, #72	@ 0x48
 800eeaa:	4718      	bx	r3
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 800eeac:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800eeae:	f004 fc44 	bl	801373a <abort>
 800eeb2:	bf00      	nop

0800eeb4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 800eeb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 800eeb8:	f8d1 8010 	ldr.w	r8, [r1, #16]
TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 800eebc:	b09d      	sub	sp, #116	@ 0x74
  TFLITE_DCHECK(node->user_data != nullptr);
 800eebe:	f1b8 0f00 	cmp.w	r8, #0
 800eec2:	f000 8136 	beq.w	800f132 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27e>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800eec6:	f8d1 a014 	ldr.w	sl, [r1, #20]
 800eeca:	4689      	mov	r9, r1
 800eecc:	f1ba 0f00 	cmp.w	sl, #0
 800eed0:	f000 812f 	beq.w	800f132 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27e>
  return reinterpret_cast<MicroContext*>(context->impl_);
 800eed4:	68c6      	ldr	r6, [r0, #12]
  OpData* data = static_cast<OpData*>(node->user_data);
  const auto params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  MicroContext* micro_context = GetMicroContext(context);
  TfLiteTensor* input =
 800eed6:	4604      	mov	r4, r0
      micro_context->AllocateTempInputTensor(node, kFullyConnectedInputTensor);
 800eed8:	4b97      	ldr	r3, [pc, #604]	@ (800f138 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x284>)
 800eeda:	4630      	mov	r0, r6
 800eedc:	681a      	ldr	r2, [r3, #0]
 800eede:	f7fe fa27 	bl	800d330 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 800eee2:	4605      	mov	r5, r0
 800eee4:	2800      	cmp	r0, #0
 800eee6:	d035      	beq.n	800ef54 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa0>
  TfLiteTensor* filter = micro_context->AllocateTempInputTensor(
 800eee8:	4b94      	ldr	r3, [pc, #592]	@ (800f13c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x288>)
 800eeea:	4649      	mov	r1, r9
 800eeec:	4630      	mov	r0, r6
 800eeee:	681a      	ldr	r2, [r3, #0]
 800eef0:	f7fe fa1e 	bl	800d330 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
      node, kFullyConnectedWeightsTensor);
  TF_LITE_ENSURE(context, filter != nullptr);
 800eef4:	4607      	mov	r7, r0
 800eef6:	b1f8      	cbz	r0, 800ef38 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x84>
  TfLiteTensor* bias =
      micro_context->AllocateTempInputTensor(node, kFullyConnectedBiasTensor);
 800eef8:	4b91      	ldr	r3, [pc, #580]	@ (800f140 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x28c>)
 800eefa:	4649      	mov	r1, r9
 800eefc:	4630      	mov	r0, r6
 800eefe:	681a      	ldr	r2, [r3, #0]
 800ef00:	f7fe fa16 	bl	800d330 <_ZN6tflite12MicroContext23AllocateTempInputTensorEPK10TfLiteNodei>
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(
 800ef04:	4b8f      	ldr	r3, [pc, #572]	@ (800f144 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x290>)
 800ef06:	4649      	mov	r1, r9
      micro_context->AllocateTempInputTensor(node, kFullyConnectedBiasTensor);
 800ef08:	4683      	mov	fp, r0
  TfLiteTensor* output = micro_context->AllocateTempOutputTensor(
 800ef0a:	681a      	ldr	r2, [r3, #0]
 800ef0c:	4630      	mov	r0, r6
 800ef0e:	f7fe fa1f 	bl	800d350 <_ZN6tflite12MicroContext24AllocateTempOutputTensorEPK10TfLiteNodei>
      node, kFullyConnectedOutputTensor);
  TF_LITE_ENSURE(context, output != nullptr);
 800ef12:	4681      	mov	r9, r0
 800ef14:	2800      	cmp	r0, #0
 800ef16:	f000 80c2 	beq.w	800f09e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ea>

  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 800ef1a:	782b      	ldrb	r3, [r5, #0]
 800ef1c:	7802      	ldrb	r2, [r0, #0]
 800ef1e:	4293      	cmp	r3, r2
 800ef20:	d11c      	bne.n	800ef5c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xa8>
  TF_LITE_ENSURE_MSG(context,
 800ef22:	2b01      	cmp	r3, #1
 800ef24:	d031      	beq.n	800ef8a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xd6>
 800ef26:	2b07      	cmp	r3, #7
 800ef28:	d02f      	beq.n	800ef8a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xd6>
 800ef2a:	2b09      	cmp	r3, #9
 800ef2c:	d023      	beq.n	800ef76 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xc2>
 800ef2e:	6963      	ldr	r3, [r4, #20]
 800ef30:	4620      	mov	r0, r4
 800ef32:	4985      	ldr	r1, [pc, #532]	@ (800f148 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x294>)
 800ef34:	4798      	blx	r3
 800ef36:	e007      	b.n	800ef48 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x94>
  TF_LITE_ENSURE(context, filter != nullptr);
 800ef38:	4984      	ldr	r1, [pc, #528]	@ (800f14c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x298>)
 800ef3a:	2344      	movs	r3, #68	@ 0x44
 800ef3c:	6965      	ldr	r5, [r4, #20]
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
      context, params->activation, input->type, input, filter, bias, output,
      &(data->reference_op_data)));

  //  Currently only Int8 is supported for per channel quantization.
  TF_LITE_ENSURE(
 800ef3e:	9100      	str	r1, [sp, #0]
 800ef40:	4620      	mov	r0, r4
 800ef42:	4a83      	ldr	r2, [pc, #524]	@ (800f150 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x29c>)
 800ef44:	4983      	ldr	r1, [pc, #524]	@ (800f154 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a0>)
 800ef46:	47a8      	blx	r5
 800ef48:	f04f 0a01 	mov.w	sl, #1
  if (bias != nullptr) {
    micro_context->DeallocateTempTfLiteTensor(bias);
  }

  return kTfLiteOk;
}
 800ef4c:	4650      	mov	r0, sl
 800ef4e:	b01d      	add	sp, #116	@ 0x74
 800ef50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE(context, input != nullptr);
 800ef54:	4980      	ldr	r1, [pc, #512]	@ (800f158 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a4>)
 800ef56:	2341      	movs	r3, #65	@ 0x41
 800ef58:	6965      	ldr	r5, [r4, #20]
 800ef5a:	e7f0      	b.n	800ef3e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  TF_LITE_ENSURE_EQ(context, input->type, output->type);
 800ef5c:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800ef60:	4e7e      	ldr	r6, [pc, #504]	@ (800f15c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2a8>)
 800ef62:	234b      	movs	r3, #75	@ 0x4b
 800ef64:	497e      	ldr	r1, [pc, #504]	@ (800f160 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2ac>)
 800ef66:	6965      	ldr	r5, [r4, #20]
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 800ef68:	4620      	mov	r0, r4
 800ef6a:	4a79      	ldr	r2, [pc, #484]	@ (800f150 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x29c>)
 800ef6c:	e9cd 1600 	strd	r1, r6, [sp]
 800ef70:	497c      	ldr	r1, [pc, #496]	@ (800f164 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2b0>)
 800ef72:	47a8      	blx	r5
 800ef74:	e7e8      	b.n	800ef48 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x94>
  TF_LITE_ENSURE_MSG(
 800ef76:	783b      	ldrb	r3, [r7, #0]
 800ef78:	2b12      	cmp	r3, #18
 800ef7a:	d00c      	beq.n	800ef96 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xe2>
 800ef7c:	2b09      	cmp	r3, #9
 800ef7e:	d00a      	beq.n	800ef96 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xe2>
 800ef80:	6963      	ldr	r3, [r4, #20]
 800ef82:	4620      	mov	r0, r4
 800ef84:	4978      	ldr	r1, [pc, #480]	@ (800f168 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2b4>)
 800ef86:	4798      	blx	r3
 800ef88:	e7de      	b.n	800ef48 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x94>
 800ef8a:	2b01      	cmp	r3, #1
 800ef8c:	783a      	ldrb	r2, [r7, #0]
 800ef8e:	f040 808a 	bne.w	800f0a6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1f2>
 800ef92:	2a01      	cmp	r2, #1
 800ef94:	d1f4      	bne.n	800ef80 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xcc>
  const RuntimeShape filter_shape = GetTensorShape(filter);
 800ef96:	4639      	mov	r1, r7
 800ef98:	a80e      	add	r0, sp, #56	@ 0x38
 800ef9a:	f7fb ffe9 	bl	800af70 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  const RuntimeShape output_shape = GetTensorShape(output);
 800ef9e:	4649      	mov	r1, r9
 800efa0:	a815      	add	r0, sp, #84	@ 0x54
 800efa2:	f7fb ffe5 	bl	800af70 <_ZN6tflite14GetTensorShapeEPK12TfLiteTensor>
  int32_t DimensionsCount() const { return size_; }
 800efa6:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800efa8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
  TFLITE_DCHECK_GE(output_dim_count, 2);
 800efaa:	1e8a      	subs	r2, r1, #2
 800efac:	9105      	str	r1, [sp, #20]
 800efae:	2a02      	cmp	r2, #2
 800efb0:	f200 80bf 	bhi.w	800f132 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27e>
    TFLITE_DCHECK_GE(i, 0);
 800efb4:	3b01      	subs	r3, #1
 800efb6:	f100 80bc 	bmi.w	800f132 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27e>
    return dims_[i];
 800efba:	aa1c      	add	r2, sp, #112	@ 0x70
 800efbc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  filter_dims.c = output_shape.Dims(output_dim_count - 1);
 800efc0:	1e4a      	subs	r2, r1, #1
 800efc2:	f853 3c34 	ldr.w	r3, [r3, #-52]
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800efc6:	2a01      	cmp	r2, #1
  filter_dims.n = filter_shape.Dims(filter_dim_count - 1);
 800efc8:	9306      	str	r3, [sp, #24]
  data->accum_depth = filter_shape.Dims(filter_dim_count - 1);
 800efca:	f8c8 3040 	str.w	r3, [r8, #64]	@ 0x40
  filter_dims.h = 1;
 800efce:	f04f 0301 	mov.w	r3, #1
  filter_dims.w = 1;
 800efd2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800efd6:	ab1c      	add	r3, sp, #112	@ 0x70
 800efd8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800efdc:	f853 1c18 	ldr.w	r1, [r3, #-24]
 800efe0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
  filter_dims.c = output_shape.Dims(output_dim_count - 1);
 800efe2:	9109      	str	r1, [sp, #36]	@ 0x24
 800efe4:	d007      	beq.n	800eff6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x142>
 800efe6:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800efe8:	2a02      	cmp	r2, #2
 800efea:	fb00 f303 	mul.w	r3, r0, r3
 800efee:	d002      	beq.n	800eff6 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x142>
 800eff0:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800eff2:	fb02 f303 	mul.w	r3, r2, r3
  data->batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 800eff6:	f8c8 303c 	str.w	r3, [r8, #60]	@ 0x3c
  data->buffer_conv_1x1_idx = -1;
 800effa:	f04f 33ff 	mov.w	r3, #4294967295
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
 800effe:	782a      	ldrb	r2, [r5, #0]
 800f000:	4620      	mov	r0, r4
  data->output_depth = output_shape.Dims(output_dim_count - 1);
 800f002:	f8c8 1044 	str.w	r1, [r8, #68]	@ 0x44
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
 800f006:	f89a 1000 	ldrb.w	r1, [sl]
  data->buffer_conv_1x1_idx = -1;
 800f00a:	e9c8 330c 	strd	r3, r3, [r8, #48]	@ 0x30
  TF_LITE_ENSURE_STATUS(CalculateOpDataFullyConnected(
 800f00e:	462b      	mov	r3, r5
 800f010:	e9cd 9802 	strd	r9, r8, [sp, #8]
 800f014:	e9cd 7b00 	strd	r7, fp, [sp]
 800f018:	f7ff fe26 	bl	800ec68 <_ZN6tflite29CalculateOpDataFullyConnectedEP13TfLiteContext21TfLiteFusedActivation10TfLiteTypePK12TfLiteTensorS6_S6_PS4_PNS_20OpDataFullyConnectedE>
 800f01c:	4682      	mov	sl, r0
 800f01e:	2800      	cmp	r0, #0
 800f020:	d194      	bne.n	800ef4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
  TF_LITE_ENSURE(
 800f022:	f898 202c 	ldrb.w	r2, [r8, #44]	@ 0x2c
 800f026:	782b      	ldrb	r3, [r5, #0]
 800f028:	2a00      	cmp	r2, #0
 800f02a:	d040      	beq.n	800f0ae <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1fa>
 800f02c:	2b09      	cmp	r3, #9
 800f02e:	d158      	bne.n	800f0e2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22e>
 800f030:	783b      	ldrb	r3, [r7, #0]
 800f032:	2b12      	cmp	r3, #18
 800f034:	d055      	beq.n	800f0e2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22e>
        output_dim_count > 2 && data->accum_depth % 4 == 0;
 800f036:	9b05      	ldr	r3, [sp, #20]
 800f038:	2b02      	cmp	r3, #2
 800f03a:	d06e      	beq.n	800f11a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x266>
 800f03c:	f8d8 3040 	ldr.w	r3, [r8, #64]	@ 0x40
 800f040:	079a      	lsls	r2, r3, #30
 800f042:	d16a      	bne.n	800f11a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x266>
      input_dims.c = data->accum_depth;
 800f044:	930d      	str	r3, [sp, #52]	@ 0x34
      input_dims.h = 1;
 800f046:	2301      	movs	r3, #1
      buf_size = arm_convolve_1x1_s8_fast_get_buffer_size(&input_dims);
 800f048:	a80a      	add	r0, sp, #40	@ 0x28
      input_dims.w = 1;
 800f04a:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
      input_dims.n = data->batches;
 800f04e:	f8d8 303c 	ldr.w	r3, [r8, #60]	@ 0x3c
 800f052:	930a      	str	r3, [sp, #40]	@ 0x28
      buf_size = arm_convolve_1x1_s8_fast_get_buffer_size(&input_dims);
 800f054:	f001 f8b0 	bl	80101b8 <arm_convolve_1x1_s8_fast_get_buffer_size>
 800f058:	4601      	mov	r1, r0
  if (buf_size > 0) {
 800f05a:	2900      	cmp	r1, #0
 800f05c:	dd06      	ble.n	800f06c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
    TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 800f05e:	f108 0234 	add.w	r2, r8, #52	@ 0x34
 800f062:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f064:	4620      	mov	r0, r4
 800f066:	4798      	blx	r3
 800f068:	2800      	cmp	r0, #0
 800f06a:	d15e      	bne.n	800f12a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x276>
  micro_context->DeallocateTempTfLiteTensor(output);
 800f06c:	6833      	ldr	r3, [r6, #0]
 800f06e:	4649      	mov	r1, r9
 800f070:	4630      	mov	r0, r6
 800f072:	699b      	ldr	r3, [r3, #24]
 800f074:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(input);
 800f076:	6833      	ldr	r3, [r6, #0]
 800f078:	4629      	mov	r1, r5
 800f07a:	4630      	mov	r0, r6
 800f07c:	699b      	ldr	r3, [r3, #24]
 800f07e:	4798      	blx	r3
  micro_context->DeallocateTempTfLiteTensor(filter);
 800f080:	6833      	ldr	r3, [r6, #0]
 800f082:	4639      	mov	r1, r7
 800f084:	4630      	mov	r0, r6
 800f086:	699b      	ldr	r3, [r3, #24]
 800f088:	4798      	blx	r3
  if (bias != nullptr) {
 800f08a:	f1bb 0f00 	cmp.w	fp, #0
 800f08e:	f43f af5d 	beq.w	800ef4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
    micro_context->DeallocateTempTfLiteTensor(bias);
 800f092:	6833      	ldr	r3, [r6, #0]
 800f094:	4659      	mov	r1, fp
 800f096:	4630      	mov	r0, r6
 800f098:	699b      	ldr	r3, [r3, #24]
 800f09a:	4798      	blx	r3
 800f09c:	e756      	b.n	800ef4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
  TF_LITE_ENSURE(context, output != nullptr);
 800f09e:	4933      	ldr	r1, [pc, #204]	@ (800f16c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2b8>)
 800f0a0:	2349      	movs	r3, #73	@ 0x49
 800f0a2:	6965      	ldr	r5, [r4, #20]
 800f0a4:	e74b      	b.n	800ef3e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
  TF_LITE_ENSURE_MSG(
 800f0a6:	2a09      	cmp	r2, #9
 800f0a8:	f47f af6a 	bne.w	800ef80 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xcc>
 800f0ac:	e773      	b.n	800ef96 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xe2>
  if (input->type == kTfLiteInt16) {
 800f0ae:	2b07      	cmp	r3, #7
 800f0b0:	d01b      	beq.n	800f0ea <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x236>
  } else if (input->type == kTfLiteInt8 && filter->type != kTfLiteInt4) {
 800f0b2:	2b09      	cmp	r3, #9
 800f0b4:	d1da      	bne.n	800f06c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
 800f0b6:	783b      	ldrb	r3, [r7, #0]
 800f0b8:	2b12      	cmp	r3, #18
 800f0ba:	d0d7      	beq.n	800f06c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1b8>
        output_dim_count > 2 && data->accum_depth % 4 == 0;
 800f0bc:	9b05      	ldr	r3, [sp, #20]
 800f0be:	2b02      	cmp	r3, #2
 800f0c0:	d02b      	beq.n	800f11a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x266>
 800f0c2:	f8d8 3040 	ldr.w	r3, [r8, #64]	@ 0x40
 800f0c6:	0799      	lsls	r1, r3, #30
 800f0c8:	d127      	bne.n	800f11a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x266>
            data->output_depth * sizeof(int32_t) * 2;
 800f0ca:	f8d8 1044 	ldr.w	r1, [r8, #68]	@ 0x44
        TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 800f0ce:	f108 0230 	add.w	r2, r8, #48	@ 0x30
 800f0d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f0d4:	4620      	mov	r0, r4
 800f0d6:	00c9      	lsls	r1, r1, #3
 800f0d8:	4798      	blx	r3
 800f0da:	bb40      	cbnz	r0, 800f12e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x27a>
 800f0dc:	f8d8 3040 	ldr.w	r3, [r8, #64]	@ 0x40
 800f0e0:	e7b0      	b.n	800f044 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x190>
  TF_LITE_ENSURE(
 800f0e2:	4923      	ldr	r1, [pc, #140]	@ (800f170 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2bc>)
 800f0e4:	2374      	movs	r3, #116	@ 0x74
 800f0e6:	6965      	ldr	r5, [r4, #20]
 800f0e8:	e729      	b.n	800ef3e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8a>
    TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 800f0ea:	692b      	ldr	r3, [r5, #16]
 800f0ec:	b94b      	cbnz	r3, 800f102 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x24e>
    TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 800f0ee:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800f0f2:	b16a      	cbz	r2, 800f110 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x25c>
 800f0f4:	4e1f      	ldr	r6, [pc, #124]	@ (800f174 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
 800f0f6:	4920      	ldr	r1, [pc, #128]	@ (800f178 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c4>)
 800f0f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f0fc:	237d      	movs	r3, #125	@ 0x7d
 800f0fe:	6965      	ldr	r5, [r4, #20]
 800f100:	e732      	b.n	800ef68 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb4>
    TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
 800f102:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800f106:	4e1b      	ldr	r6, [pc, #108]	@ (800f174 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c0>)
 800f108:	237c      	movs	r3, #124	@ 0x7c
 800f10a:	491c      	ldr	r1, [pc, #112]	@ (800f17c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x2c8>)
 800f10c:	6965      	ldr	r5, [r4, #20]
 800f10e:	e72b      	b.n	800ef68 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xb4>
    buf_size = arm_fully_connected_s16_get_buffer_size(&filter_dims);
 800f110:	a806      	add	r0, sp, #24
 800f112:	f001 f853 	bl	80101bc <arm_fully_connected_s16_get_buffer_size>
 800f116:	4601      	mov	r1, r0
 800f118:	e79f      	b.n	800f05a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a6>
      buf_size = arm_fully_connected_s8_get_buffer_size(&filter_dims);
 800f11a:	a806      	add	r0, sp, #24
 800f11c:	f001 f850 	bl	80101c0 <arm_fully_connected_s8_get_buffer_size>
      data->kernel_sums = nullptr;
 800f120:	2300      	movs	r3, #0
      buf_size = arm_fully_connected_s8_get_buffer_size(&filter_dims);
 800f122:	4601      	mov	r1, r0
      data->kernel_sums = nullptr;
 800f124:	f8c8 3038 	str.w	r3, [r8, #56]	@ 0x38
 800f128:	e797      	b.n	800f05a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a6>
    TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 800f12a:	4682      	mov	sl, r0
  ~RuntimeShape() {}
 800f12c:	e70e      	b.n	800ef4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
        TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 800f12e:	4682      	mov	sl, r0
 800f130:	e70c      	b.n	800ef4c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x98>
  TFLITE_DCHECK(node->user_data != nullptr);
 800f132:	f004 fb02 	bl	801373a <abort>
 800f136:	bf00      	nop
 800f138:	0801f048 	.word	0x0801f048
 800f13c:	0801f044 	.word	0x0801f044
 800f140:	0801f040 	.word	0x0801f040
 800f144:	0801f03c 	.word	0x0801f03c
 800f148:	080174a4 	.word	0x080174a4
 800f14c:	08017460 	.word	0x08017460
 800f150:	08017408 	.word	0x08017408
 800f154:	080155bc 	.word	0x080155bc
 800f158:	0801744c 	.word	0x0801744c
 800f15c:	08017488 	.word	0x08017488
 800f160:	08017498 	.word	0x08017498
 800f164:	0801738c 	.word	0x0801738c
 800f168:	08017504 	.word	0x08017504
 800f16c:	08017474 	.word	0x08017474
 800f170:	08017578 	.word	0x08017578
 800f174:	0801760c 	.word	0x0801760c
 800f178:	0801762c 	.word	0x0801762c
 800f17c:	08017610 	.word	0x08017610

0800f180 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>:
        ARM_CMSIS_NN_SUCCESS);
  }
  return kTfLiteOk;
}

TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 800f180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f184:	460c      	mov	r4, r1
 800f186:	b0a2      	sub	sp, #136	@ 0x88
 800f188:	461e      	mov	r6, r3
  input_dims->h = 1;
 800f18a:	2101      	movs	r1, #1
  filter_dims->c = data.output_depth;
 800f18c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 800f18e:	4680      	mov	r8, r0
  bias_dims->w = 1;
 800f190:	9117      	str	r1, [sp, #92]	@ 0x5c
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 800f192:	4615      	mov	r5, r2
  filter_dims->c = data.output_depth;
 800f194:	9314      	str	r3, [sp, #80]	@ 0x50
  bias_dims->c = data.output_depth;
 800f196:	9318      	str	r3, [sp, #96]	@ 0x60
  output_dims->c = data.output_depth;
 800f198:	931c      	str	r3, [sp, #112]	@ 0x70
  input_dims->n = data.batches;
 800f19a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800f19c:	930d      	str	r3, [sp, #52]	@ 0x34
  output_dims->n = data.batches;
 800f19e:	9319      	str	r3, [sp, #100]	@ 0x64
  input_dims->c = data.accum_depth;
 800f1a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  filter_dims->n = data.accum_depth;
 800f1a2:	e9cd 3310 	strd	r3, r3, [sp, #64]	@ 0x40
  ctx->buf = nullptr;
 800f1a6:	2300      	movs	r3, #0
  input_dims->w = 1;
 800f1a8:	e9cd 110e 	strd	r1, r1, [sp, #56]	@ 0x38
  filter_dims->w = 1;
 800f1ac:	e9cd 1112 	strd	r1, r1, [sp, #72]	@ 0x48
  bias_dims->h = 1;
 800f1b0:	e9cd 1115 	strd	r1, r1, [sp, #84]	@ 0x54
  output_dims->w = 1;
 800f1b4:	e9cd 111a 	strd	r1, r1, [sp, #104]	@ 0x68
  ctx->size = 0;
 800f1b8:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  if (data.buffer_idx > -1) {
 800f1bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 800f1be:	6863      	ldr	r3, [r4, #4]
  if (data.buffer_idx > -1) {
 800f1c0:	2900      	cmp	r1, #0
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 800f1c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800f1c4:	6823      	ldr	r3, [r4, #0]
TfLiteStatus EvalQuantizedInt16(TfLiteContext* context, TfLiteNode* node,
 800f1c6:	e9dd 792a 	ldrd	r7, r9, [sp, #168]	@ 0xa8
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 800f1ca:	9309      	str	r3, [sp, #36]	@ 0x24
  if (data.buffer_idx > -1) {
 800f1cc:	db02      	blt.n	800f1d4 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x54>
    ctx->buf = context->GetScratchBuffer(context, data.buffer_idx);
 800f1ce:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800f1d0:	4798      	blx	r3
 800f1d2:	900b      	str	r0, [sp, #44]	@ 0x2c
}

// Returns const data for a TfLiteEvalTensor struct that could be null.
template <typename T>
const T* GetOptionalTensorData(const TfLiteEvalTensor* tensor) {
  return tensor == nullptr ? nullptr
 800f1d4:	b107      	cbz	r7, 800f1d8 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x58>
 800f1d6:	683f      	ldr	r7, [r7, #0]

  const int64_t* bias_data =
      tflite::micro::GetOptionalTensorData<int64_t>(bias);

  cmsis_nn_fc_params fc_params;
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 800f1d8:	6963      	ldr	r3, [r4, #20]
  fc_params.output_offset = data.reference_op_data.output_zero_point;
  fc_params.filter_offset = 0;
 800f1da:	f04f 0a00 	mov.w	sl, #0
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 800f1de:	425b      	negs	r3, r3
  fc_params.filter_offset = 0;
 800f1e0:	f8cd a078 	str.w	sl, [sp, #120]	@ 0x78
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 800f1e4:	931d      	str	r3, [sp, #116]	@ 0x74
  fc_params.output_offset = data.reference_op_data.output_zero_point;
 800f1e6:	69e3      	ldr	r3, [r4, #28]
 800f1e8:	931f      	str	r3, [sp, #124]	@ 0x7c
  fc_params.activation.min = data.reference_op_data.output_activation_min;
 800f1ea:	68a3      	ldr	r3, [r4, #8]
 800f1ec:	9320      	str	r3, [sp, #128]	@ 0x80
  fc_params.activation.max = data.reference_op_data.output_activation_max;
 800f1ee:	68e3      	ldr	r3, [r4, #12]
 800f1f0:	9321      	str	r3, [sp, #132]	@ 0x84
  TFLITE_DCHECK(tensor != nullptr);
 800f1f2:	2d00      	cmp	r5, #0
 800f1f4:	d043      	beq.n	800f27e <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xfe>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f1f6:	682b      	ldr	r3, [r5, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800f1f8:	2e00      	cmp	r6, #0
 800f1fa:	d040      	beq.n	800f27e <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xfe>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f1fc:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800f1fe:	f1b9 0f00 	cmp.w	r9, #0
 800f202:	d03c      	beq.n	800f27e <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xfe>

  TF_LITE_ENSURE_EQ(
 800f204:	9202      	str	r2, [sp, #8]
 800f206:	a91d      	add	r1, sp, #116	@ 0x74
 800f208:	9300      	str	r3, [sp, #0]
 800f20a:	aa09      	add	r2, sp, #36	@ 0x24
 800f20c:	9704      	str	r7, [sp, #16]
 800f20e:	a80b      	add	r0, sp, #44	@ 0x2c
 800f210:	f8d9 3000 	ldr.w	r3, [r9]
 800f214:	9306      	str	r3, [sp, #24]
 800f216:	ab19      	add	r3, sp, #100	@ 0x64
 800f218:	9305      	str	r3, [sp, #20]
 800f21a:	ab15      	add	r3, sp, #84	@ 0x54
 800f21c:	9303      	str	r3, [sp, #12]
 800f21e:	ab11      	add	r3, sp, #68	@ 0x44
 800f220:	9301      	str	r3, [sp, #4]
 800f222:	ab0d      	add	r3, sp, #52	@ 0x34
 800f224:	f001 f80a 	bl	801023c <arm_fully_connected_s16>
 800f228:	b910      	cbnz	r0, 800f230 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xb0>
          tflite::micro::GetTensorData<int8_t>(filter), &bias_dims, bias_data,
          &output_dims, tflite::micro::GetTensorData<int16_t>(output)),
      ARM_CMSIS_NN_SUCCESS);

  return kTfLiteOk;
}
 800f22a:	b022      	add	sp, #136	@ 0x88
 800f22c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE_EQ(
 800f230:	ab19      	add	r3, sp, #100	@ 0x64
 800f232:	aa09      	add	r2, sp, #36	@ 0x24
 800f234:	a91d      	add	r1, sp, #116	@ 0x74
 800f236:	a80b      	add	r0, sp, #44	@ 0x2c
 800f238:	e9cd 7304 	strd	r7, r3, [sp, #16]
 800f23c:	ab15      	add	r3, sp, #84	@ 0x54
 800f23e:	9303      	str	r3, [sp, #12]
 800f240:	ab11      	add	r3, sp, #68	@ 0x44
 800f242:	9301      	str	r3, [sp, #4]
 800f244:	f8d9 3000 	ldr.w	r3, [r9]
 800f248:	9306      	str	r3, [sp, #24]
 800f24a:	6833      	ldr	r3, [r6, #0]
 800f24c:	9302      	str	r3, [sp, #8]
 800f24e:	682b      	ldr	r3, [r5, #0]
 800f250:	9300      	str	r3, [sp, #0]
 800f252:	ab0d      	add	r3, sp, #52	@ 0x34
 800f254:	f8d8 4014 	ldr.w	r4, [r8, #20]
 800f258:	f000 fff0 	bl	801023c <arm_fully_connected_s16>
 800f25c:	4909      	ldr	r1, [pc, #36]	@ (800f284 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x104>)
 800f25e:	4603      	mov	r3, r0
 800f260:	4a09      	ldr	r2, [pc, #36]	@ (800f288 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x108>)
 800f262:	4640      	mov	r0, r8
 800f264:	e9cd 2100 	strd	r2, r1, [sp]
 800f268:	e9cd 3a02 	strd	r3, sl, [sp, #8]
 800f26c:	4a07      	ldr	r2, [pc, #28]	@ (800f28c <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x10c>)
 800f26e:	f44f 73c7 	mov.w	r3, #398	@ 0x18e
 800f272:	4907      	ldr	r1, [pc, #28]	@ (800f290 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x110>)
 800f274:	47a0      	blx	r4
 800f276:	2001      	movs	r0, #1
}
 800f278:	b022      	add	sp, #136	@ 0x88
 800f27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TFLITE_DCHECK(tensor != nullptr);
 800f27e:	f004 fa5c 	bl	801373a <abort>
 800f282:	bf00      	nop
 800f284:	08017648 	.word	0x08017648
 800f288:	08017660 	.word	0x08017660
 800f28c:	08017408 	.word	0x08017408
 800f290:	0801738c 	.word	0x0801738c

0800f294 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>:
TfLiteStatus EvalQuantizedInt8(TfLiteContext* context, TfLiteNode* node,
 800f294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f298:	b0b9      	sub	sp, #228	@ 0xe4
 800f29a:	460c      	mov	r4, r1
 800f29c:	4680      	mov	r8, r0
 800f29e:	461d      	mov	r5, r3
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 800f2a0:	a827      	add	r0, sp, #156	@ 0x9c
TfLiteStatus EvalQuantizedInt8(TfLiteContext* context, TfLiteNode* node,
 800f2a2:	4616      	mov	r6, r2
 800f2a4:	e9dd 7942 	ldrd	r7, r9, [sp, #264]	@ 0x108
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 800f2a8:	4649      	mov	r1, r9
 800f2aa:	f7ff fde5 	bl	800ee78 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  input_dims->h = 1;
 800f2ae:	2301      	movs	r3, #1
  ctx->buf = nullptr;
 800f2b0:	2000      	movs	r0, #0
  if (data.buffer_idx > -1) {
 800f2b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  bias_dims->w = 1;
 800f2b4:	931c      	str	r3, [sp, #112]	@ 0x70
  if (data.buffer_idx > -1) {
 800f2b6:	4281      	cmp	r1, r0
  int32_t DimensionsCount() const { return size_; }
 800f2b8:	f8dd a09c 	ldr.w	sl, [sp, #156]	@ 0x9c
  input_dims->w = 1;
 800f2bc:	e9cd 3313 	strd	r3, r3, [sp, #76]	@ 0x4c
  filter_dims->w = 1;
 800f2c0:	e9cd 3317 	strd	r3, r3, [sp, #92]	@ 0x5c
  bias_dims->h = 1;
 800f2c4:	e9cd 331a 	strd	r3, r3, [sp, #104]	@ 0x68
  output_dims->w = 1;
 800f2c8:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
  filter_dims->c = data.output_depth;
 800f2cc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800f2ce:	9319      	str	r3, [sp, #100]	@ 0x64
  bias_dims->c = data.output_depth;
 800f2d0:	931d      	str	r3, [sp, #116]	@ 0x74
  output_dims->c = data.output_depth;
 800f2d2:	9321      	str	r3, [sp, #132]	@ 0x84
  input_dims->n = data.batches;
 800f2d4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800f2d6:	9312      	str	r3, [sp, #72]	@ 0x48
  output_dims->n = data.batches;
 800f2d8:	931e      	str	r3, [sp, #120]	@ 0x78
  input_dims->c = data.accum_depth;
 800f2da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  filter_dims->n = data.accum_depth;
 800f2dc:	e9cd 3315 	strd	r3, r3, [sp, #84]	@ 0x54
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 800f2e0:	6863      	ldr	r3, [r4, #4]
 800f2e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800f2e4:	6823      	ldr	r3, [r4, #0]
  ctx->size = 0;
 800f2e6:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 800f2ea:	9309      	str	r3, [sp, #36]	@ 0x24
  if (data.buffer_idx > -1) {
 800f2ec:	f2c0 80d6 	blt.w	800f49c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x208>
    ctx->buf = context->GetScratchBuffer(context, data.buffer_idx);
 800f2f0:	f8d8 3044 	ldr.w	r3, [r8, #68]	@ 0x44
 800f2f4:	4640      	mov	r0, r8
 800f2f6:	4798      	blx	r3
 800f2f8:	4683      	mov	fp, r0
 800f2fa:	900b      	str	r0, [sp, #44]	@ 0x2c
  return tensor == nullptr ? nullptr
 800f2fc:	b107      	cbz	r7, 800f300 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x6c>
 800f2fe:	683f      	ldr	r7, [r7, #0]
    conv_params.input_offset = -data.reference_op_data.input_zero_point;
 800f300:	6963      	ldr	r3, [r4, #20]
  if (output_dim_count > 2 && data.accum_depth % 4 == 0) {
 800f302:	f1ba 0f02 	cmp.w	sl, #2
    conv_params.output_offset = data.reference_op_data.output_zero_point;
 800f306:	f8d4 e01c 	ldr.w	lr, [r4, #28]
    conv_params.input_offset = -data.reference_op_data.input_zero_point;
 800f30a:	f1c3 0300 	rsb	r3, r3, #0
    if (data.reference_op_data.is_per_channel) {
 800f30e:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
    conv_params.activation.max = data.reference_op_data.output_activation_max;
 800f312:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
  if (output_dim_count > 2 && data.accum_depth % 4 == 0) {
 800f316:	dd75      	ble.n	800f404 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x170>
 800f318:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800f31a:	f010 0a03 	ands.w	sl, r0, #3
 800f31e:	d171      	bne.n	800f404 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x170>
    conv_params.output_offset = data.reference_op_data.output_zero_point;
 800f320:	e9cd 3e2e 	strd	r3, lr, [sp, #184]	@ 0xb8
    conv_params.dilation.h = 1;
 800f324:	2301      	movs	r3, #1
    conv_params.activation.max = data.reference_op_data.output_activation_max;
 800f326:	e9cd c236 	strd	ip, r2, [sp, #216]	@ 0xd8
    conv_params.padding.w = 0;
 800f32a:	e9cd aa32 	strd	sl, sl, [sp, #200]	@ 0xc8
    conv_params.dilation.w = 1;
 800f32e:	e9cd 3334 	strd	r3, r3, [sp, #208]	@ 0xd0
    conv_params.stride.w = 1;
 800f332:	e9cd 3330 	strd	r3, r3, [sp, #192]	@ 0xc0
    if (data.reference_op_data.is_per_channel) {
 800f336:	2900      	cmp	r1, #0
 800f338:	f040 80b2 	bne.w	800f4a0 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x20c>
      TFLITE_DCHECK_GE(data.buffer_conv_1x1_idx, 4);
 800f33c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800f33e:	2903      	cmp	r1, #3
 800f340:	f340 80d3 	ble.w	800f4ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
          context->GetScratchBuffer(context, data.buffer_conv_1x1_idx));
 800f344:	f8d8 3044 	ldr.w	r3, [r8, #68]	@ 0x44
 800f348:	4640      	mov	r0, r8
 800f34a:	4798      	blx	r3
          per_channel_quant_params.multiplier + data.output_depth;
 800f34c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      per_channel_quant_params.multiplier = static_cast<int32_t*>(
 800f34e:	900d      	str	r0, [sp, #52]	@ 0x34
          per_channel_quant_params.multiplier + data.output_depth;
 800f350:	eb00 0283 	add.w	r2, r0, r3, lsl #2
      for (int i = 0; i < data.output_depth; i++) {
 800f354:	2b00      	cmp	r3, #0
      per_channel_quant_params.shift =
 800f356:	920e      	str	r2, [sp, #56]	@ 0x38
      for (int i = 0; i < data.output_depth; i++) {
 800f358:	dd0c      	ble.n	800f374 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xe0>
 800f35a:	3804      	subs	r0, #4
 800f35c:	3a04      	subs	r2, #4
            per_tensor_quant_params.multiplier;
 800f35e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
      for (int i = 0; i < data.output_depth; i++) {
 800f360:	f10a 0a01 	add.w	sl, sl, #1
        per_channel_quant_params.multiplier[i] =
 800f364:	f840 3f04 	str.w	r3, [r0, #4]!
        per_channel_quant_params.shift[i] = per_tensor_quant_params.shift;
 800f368:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f36a:	f842 3f04 	str.w	r3, [r2, #4]!
      for (int i = 0; i < data.output_depth; i++) {
 800f36e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800f370:	459a      	cmp	sl, r3
 800f372:	dbf4      	blt.n	800f35e <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xca>
  TFLITE_DCHECK(tensor != nullptr);
 800f374:	2e00      	cmp	r6, #0
 800f376:	f000 80b8 	beq.w	800f4ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f37a:	6833      	ldr	r3, [r6, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800f37c:	2d00      	cmp	r5, #0
 800f37e:	f000 80b4 	beq.w	800f4ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f382:	682a      	ldr	r2, [r5, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800f384:	f1b9 0f00 	cmp.w	r9, #0
 800f388:	f000 80af 	beq.w	800f4ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
    TF_LITE_ENSURE_EQ(
 800f38c:	9202      	str	r2, [sp, #8]
 800f38e:	a92e      	add	r1, sp, #184	@ 0xb8
 800f390:	9300      	str	r3, [sp, #0]
 800f392:	aa0d      	add	r2, sp, #52	@ 0x34
 800f394:	9704      	str	r7, [sp, #16]
 800f396:	a80b      	add	r0, sp, #44	@ 0x2c
 800f398:	f8d9 3000 	ldr.w	r3, [r9]
 800f39c:	9306      	str	r3, [sp, #24]
 800f39e:	ab1e      	add	r3, sp, #120	@ 0x78
 800f3a0:	9305      	str	r3, [sp, #20]
 800f3a2:	ab1a      	add	r3, sp, #104	@ 0x68
 800f3a4:	9303      	str	r3, [sp, #12]
 800f3a6:	ab16      	add	r3, sp, #88	@ 0x58
 800f3a8:	9301      	str	r3, [sp, #4]
 800f3aa:	ab12      	add	r3, sp, #72	@ 0x48
 800f3ac:	f000 fecc 	bl	8010148 <arm_convolve_1x1_s8_fast>
 800f3b0:	2800      	cmp	r0, #0
 800f3b2:	d056      	beq.n	800f462 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x1ce>
 800f3b4:	ab1e      	add	r3, sp, #120	@ 0x78
 800f3b6:	aa0d      	add	r2, sp, #52	@ 0x34
 800f3b8:	a92e      	add	r1, sp, #184	@ 0xb8
 800f3ba:	a80b      	add	r0, sp, #44	@ 0x2c
 800f3bc:	e9cd 7304 	strd	r7, r3, [sp, #16]
 800f3c0:	ab1a      	add	r3, sp, #104	@ 0x68
 800f3c2:	9303      	str	r3, [sp, #12]
 800f3c4:	ab16      	add	r3, sp, #88	@ 0x58
 800f3c6:	9301      	str	r3, [sp, #4]
 800f3c8:	f8d9 3000 	ldr.w	r3, [r9]
 800f3cc:	9306      	str	r3, [sp, #24]
 800f3ce:	682b      	ldr	r3, [r5, #0]
 800f3d0:	9302      	str	r3, [sp, #8]
 800f3d2:	6833      	ldr	r3, [r6, #0]
 800f3d4:	9300      	str	r3, [sp, #0]
 800f3d6:	ab12      	add	r3, sp, #72	@ 0x48
 800f3d8:	f8d8 4014 	ldr.w	r4, [r8, #20]
 800f3dc:	f000 feb4 	bl	8010148 <arm_convolve_1x1_s8_fast>
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	4602      	mov	r2, r0
 800f3e4:	4942      	ldr	r1, [pc, #264]	@ (800f4f0 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x25c>)
 800f3e6:	4640      	mov	r0, r8
 800f3e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f3ec:	4a41      	ldr	r2, [pc, #260]	@ (800f4f4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x260>)
 800f3ee:	f44f 73a1 	mov.w	r3, #322	@ 0x142
    TF_LITE_ENSURE_EQ(
 800f3f2:	e9cd 2100 	strd	r2, r1, [sp]
 800f3f6:	4a40      	ldr	r2, [pc, #256]	@ (800f4f8 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x264>)
 800f3f8:	4940      	ldr	r1, [pc, #256]	@ (800f4fc <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x268>)
 800f3fa:	47a0      	blx	r4
    TF_LITE_ENSURE_EQ(
 800f3fc:	2001      	movs	r0, #1
}
 800f3fe:	b039      	add	sp, #228	@ 0xe4
 800f400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fc_params.activation.max = data.reference_op_data.output_activation_max;
 800f404:	9226      	str	r2, [sp, #152]	@ 0x98
    fc_params.filter_offset = -data.reference_op_data.filter_zero_point;
 800f406:	69a2      	ldr	r2, [r4, #24]
    fc_params.input_offset = -data.reference_op_data.input_zero_point;
 800f408:	9322      	str	r3, [sp, #136]	@ 0x88
    fc_params.filter_offset = -data.reference_op_data.filter_zero_point;
 800f40a:	4252      	negs	r2, r2
    quant_params.is_per_channel = data.reference_op_data.is_per_channel;
 800f40c:	9111      	str	r1, [sp, #68]	@ 0x44
    fc_params.activation.min = data.reference_op_data.output_activation_min;
 800f40e:	e9cd ec24 	strd	lr, ip, [sp, #144]	@ 0x90
    fc_params.filter_offset = -data.reference_op_data.filter_zero_point;
 800f412:	9223      	str	r2, [sp, #140]	@ 0x8c
    if (quant_params.is_per_channel) {
 800f414:	2900      	cmp	r1, #0
 800f416:	d128      	bne.n	800f46a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x1d6>
      quant_params.multiplier = &per_tensor_quant_params.multiplier;
 800f418:	a909      	add	r1, sp, #36	@ 0x24
      quant_params.shift = &per_tensor_quant_params.shift;
 800f41a:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 800f41e:	e9cd 1c0f 	strd	r1, ip, [sp, #60]	@ 0x3c
    if (data.kernel_sums != nullptr) {
 800f422:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800f424:	2900      	cmp	r1, #0
 800f426:	d027      	beq.n	800f478 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x1e4>
      ctx.buf = data.kernel_sums;
 800f428:	910b      	str	r1, [sp, #44]	@ 0x2c
  TFLITE_DCHECK(tensor != nullptr);
 800f42a:	2e00      	cmp	r6, #0
 800f42c:	d05d      	beq.n	800f4ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f42e:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800f430:	2d00      	cmp	r5, #0
 800f432:	d05a      	beq.n	800f4ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f434:	682b      	ldr	r3, [r5, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800f436:	f1b9 0f00 	cmp.w	r9, #0
 800f43a:	d056      	beq.n	800f4ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
    TF_LITE_ENSURE_EQ(
 800f43c:	9200      	str	r2, [sp, #0]
 800f43e:	a922      	add	r1, sp, #136	@ 0x88
 800f440:	9302      	str	r3, [sp, #8]
 800f442:	aa0f      	add	r2, sp, #60	@ 0x3c
 800f444:	9704      	str	r7, [sp, #16]
 800f446:	a80b      	add	r0, sp, #44	@ 0x2c
 800f448:	f8d9 3000 	ldr.w	r3, [r9]
 800f44c:	9306      	str	r3, [sp, #24]
 800f44e:	ab1e      	add	r3, sp, #120	@ 0x78
 800f450:	9305      	str	r3, [sp, #20]
 800f452:	ab1a      	add	r3, sp, #104	@ 0x68
 800f454:	9303      	str	r3, [sp, #12]
 800f456:	ab16      	add	r3, sp, #88	@ 0x58
 800f458:	9301      	str	r3, [sp, #4]
 800f45a:	ab12      	add	r3, sp, #72	@ 0x48
 800f45c:	f000 ff9e 	bl	801039c <arm_fully_connected_wrapper_s8>
 800f460:	bb18      	cbnz	r0, 800f4aa <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x216>
  return kTfLiteOk;
 800f462:	2000      	movs	r0, #0
}
 800f464:	b039      	add	sp, #228	@ 0xe4
 800f466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      quant_params.shift = data.reference_op_data.per_channel_output_shift;
 800f46a:	e9d4 1c09 	ldrd	r1, ip, [r4, #36]	@ 0x24
 800f46e:	e9cd 1c0f 	strd	r1, ip, [sp, #60]	@ 0x3c
    if (data.kernel_sums != nullptr) {
 800f472:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800f474:	2900      	cmp	r1, #0
 800f476:	d1d7      	bne.n	800f428 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x194>
    } else if (ctx.buf != nullptr) {
 800f478:	f1bb 0f00 	cmp.w	fp, #0
 800f47c:	d0d5      	beq.n	800f42a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x196>
          static_cast<int32_t*>(ctx.buf), filter_dims.n, data.output_depth,
 800f47e:	6c64      	ldr	r4, [r4, #68]	@ 0x44
      arm_vector_sum_s8(
 800f480:	9916      	ldr	r1, [sp, #88]	@ 0x58
  TFLITE_DCHECK(tensor != nullptr);
 800f482:	2d00      	cmp	r5, #0
 800f484:	d031      	beq.n	800f4ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
 800f486:	9702      	str	r7, [sp, #8]
 800f488:	4658      	mov	r0, fp
 800f48a:	e9cd 3200 	strd	r3, r2, [sp]
 800f48e:	4622      	mov	r2, r4
 800f490:	682b      	ldr	r3, [r5, #0]
 800f492:	f000 ffb5 	bl	8010400 <arm_vector_sum_s8>
 800f496:	b346      	cbz	r6, 800f4ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x256>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f498:	6832      	ldr	r2, [r6, #0]
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
 800f49a:	e7cb      	b.n	800f434 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x1a0>
 800f49c:	4683      	mov	fp, r0
 800f49e:	e72d      	b.n	800f2fc <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x68>
          data.reference_op_data.per_channel_output_multiplier;
 800f4a0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      per_channel_quant_params.multiplier =
 800f4a2:	930e      	str	r3, [sp, #56]	@ 0x38
 800f4a4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800f4a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800f4a8:	e764      	b.n	800f374 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xe0>
    TF_LITE_ENSURE_EQ(
 800f4aa:	ab1e      	add	r3, sp, #120	@ 0x78
 800f4ac:	aa0f      	add	r2, sp, #60	@ 0x3c
 800f4ae:	a922      	add	r1, sp, #136	@ 0x88
 800f4b0:	a80b      	add	r0, sp, #44	@ 0x2c
 800f4b2:	e9cd 7304 	strd	r7, r3, [sp, #16]
 800f4b6:	ab1a      	add	r3, sp, #104	@ 0x68
 800f4b8:	9303      	str	r3, [sp, #12]
 800f4ba:	ab16      	add	r3, sp, #88	@ 0x58
 800f4bc:	9301      	str	r3, [sp, #4]
 800f4be:	f8d9 3000 	ldr.w	r3, [r9]
 800f4c2:	9306      	str	r3, [sp, #24]
 800f4c4:	682b      	ldr	r3, [r5, #0]
 800f4c6:	9302      	str	r3, [sp, #8]
 800f4c8:	6833      	ldr	r3, [r6, #0]
 800f4ca:	9300      	str	r3, [sp, #0]
 800f4cc:	ab12      	add	r3, sp, #72	@ 0x48
 800f4ce:	f8d8 4014 	ldr.w	r4, [r8, #20]
 800f4d2:	f000 ff63 	bl	801039c <arm_fully_connected_wrapper_s8>
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	4602      	mov	r2, r0
 800f4da:	4905      	ldr	r1, [pc, #20]	@ (800f4f0 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x25c>)
 800f4dc:	4640      	mov	r0, r8
 800f4de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f4e2:	4a07      	ldr	r2, [pc, #28]	@ (800f500 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x26c>)
 800f4e4:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 800f4e8:	e783      	b.n	800f3f2 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x15e>
      TFLITE_DCHECK_GE(data.buffer_conv_1x1_idx, 4);
 800f4ea:	f004 f926 	bl	801373a <abort>
 800f4ee:	bf00      	nop
 800f4f0:	08017648 	.word	0x08017648
 800f4f4:	08017784 	.word	0x08017784
 800f4f8:	08017408 	.word	0x08017408
 800f4fc:	0801738c 	.word	0x0801738c
 800f500:	08017898 	.word	0x08017898

0800f504 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>:
TfLiteStatus EvalQuantizedInt4(TfLiteContext* context, TfLiteNode* node,
 800f504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f508:	b0a8      	sub	sp, #160	@ 0xa0
 800f50a:	460c      	mov	r4, r1
 800f50c:	4680      	mov	r8, r0
 800f50e:	461e      	mov	r6, r3
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 800f510:	a821      	add	r0, sp, #132	@ 0x84
TfLiteStatus EvalQuantizedInt4(TfLiteContext* context, TfLiteNode* node,
 800f512:	4615      	mov	r5, r2
 800f514:	e9dd 7930 	ldrd	r7, r9, [sp, #192]	@ 0xc0
  const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 800f518:	4649      	mov	r1, r9
 800f51a:	f7ff fcad 	bl	800ee78 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  filter_dims->c = data.output_depth;
 800f51e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  input_dims->h = 1;
 800f520:	2101      	movs	r1, #1
  filter_dims->c = data.output_depth;
 800f522:	9313      	str	r3, [sp, #76]	@ 0x4c
  bias_dims->c = data.output_depth;
 800f524:	9317      	str	r3, [sp, #92]	@ 0x5c
  output_dims->c = data.output_depth;
 800f526:	931b      	str	r3, [sp, #108]	@ 0x6c
  input_dims->n = data.batches;
 800f528:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  bias_dims->w = 1;
 800f52a:	9116      	str	r1, [sp, #88]	@ 0x58
  input_dims->n = data.batches;
 800f52c:	930c      	str	r3, [sp, #48]	@ 0x30
  output_dims->n = data.batches;
 800f52e:	9318      	str	r3, [sp, #96]	@ 0x60
  input_dims->c = data.accum_depth;
 800f530:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  filter_dims->n = data.accum_depth;
 800f532:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
  ctx->buf = nullptr;
 800f536:	2300      	movs	r3, #0
  input_dims->w = 1;
 800f538:	e9cd 110d 	strd	r1, r1, [sp, #52]	@ 0x34
  filter_dims->w = 1;
 800f53c:	e9cd 1111 	strd	r1, r1, [sp, #68]	@ 0x44
  bias_dims->h = 1;
 800f540:	e9cd 1114 	strd	r1, r1, [sp, #80]	@ 0x50
  output_dims->w = 1;
 800f544:	e9cd 1119 	strd	r1, r1, [sp, #100]	@ 0x64
  ctx->size = 0;
 800f548:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  if (data.buffer_idx > -1) {
 800f54c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 800f54e:	6863      	ldr	r3, [r4, #4]
  if (data.buffer_idx > -1) {
 800f550:	2900      	cmp	r1, #0
  quant_params->multiplier = data.reference_op_data.output_multiplier;
 800f552:	9309      	str	r3, [sp, #36]	@ 0x24
 800f554:	6823      	ldr	r3, [r4, #0]
 800f556:	9308      	str	r3, [sp, #32]
  if (data.buffer_idx > -1) {
 800f558:	db04      	blt.n	800f564 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x60>
    ctx->buf = context->GetScratchBuffer(context, data.buffer_idx);
 800f55a:	f8d8 3044 	ldr.w	r3, [r8, #68]	@ 0x44
 800f55e:	4640      	mov	r0, r8
 800f560:	4798      	blx	r3
 800f562:	900a      	str	r0, [sp, #40]	@ 0x28
  return tensor == nullptr ? nullptr
 800f564:	b107      	cbz	r7, 800f568 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x64>
 800f566:	683f      	ldr	r7, [r7, #0]
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 800f568:	6963      	ldr	r3, [r4, #20]
  fc_params.filter_offset = 0;
 800f56a:	f04f 0a00 	mov.w	sl, #0
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 800f56e:	425b      	negs	r3, r3
  fc_params.filter_offset = 0;
 800f570:	f8cd a074 	str.w	sl, [sp, #116]	@ 0x74
  fc_params.input_offset = -data.reference_op_data.input_zero_point;
 800f574:	931c      	str	r3, [sp, #112]	@ 0x70
  fc_params.output_offset = data.reference_op_data.output_zero_point;
 800f576:	69e3      	ldr	r3, [r4, #28]
 800f578:	931e      	str	r3, [sp, #120]	@ 0x78
  fc_params.activation.min = data.reference_op_data.output_activation_min;
 800f57a:	68a3      	ldr	r3, [r4, #8]
 800f57c:	931f      	str	r3, [sp, #124]	@ 0x7c
  fc_params.activation.max = data.reference_op_data.output_activation_max;
 800f57e:	68e3      	ldr	r3, [r4, #12]
 800f580:	9320      	str	r3, [sp, #128]	@ 0x80
  TFLITE_DCHECK(tensor != nullptr);
 800f582:	2d00      	cmp	r5, #0
 800f584:	d042      	beq.n	800f60c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x108>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f586:	682b      	ldr	r3, [r5, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800f588:	2e00      	cmp	r6, #0
 800f58a:	d03f      	beq.n	800f60c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x108>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f58c:	6832      	ldr	r2, [r6, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800f58e:	f1b9 0f00 	cmp.w	r9, #0
 800f592:	d03b      	beq.n	800f60c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x108>
  TF_LITE_ENSURE_EQ(
 800f594:	9202      	str	r2, [sp, #8]
 800f596:	a91c      	add	r1, sp, #112	@ 0x70
 800f598:	9300      	str	r3, [sp, #0]
 800f59a:	aa08      	add	r2, sp, #32
 800f59c:	9704      	str	r7, [sp, #16]
 800f59e:	a80a      	add	r0, sp, #40	@ 0x28
 800f5a0:	f8d9 3000 	ldr.w	r3, [r9]
 800f5a4:	9306      	str	r3, [sp, #24]
 800f5a6:	ab18      	add	r3, sp, #96	@ 0x60
 800f5a8:	9305      	str	r3, [sp, #20]
 800f5aa:	ab14      	add	r3, sp, #80	@ 0x50
 800f5ac:	9303      	str	r3, [sp, #12]
 800f5ae:	ab10      	add	r3, sp, #64	@ 0x40
 800f5b0:	9301      	str	r3, [sp, #4]
 800f5b2:	ab0c      	add	r3, sp, #48	@ 0x30
 800f5b4:	f000 fe82 	bl	80102bc <arm_fully_connected_s4>
 800f5b8:	b910      	cbnz	r0, 800f5c0 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0xbc>
}
 800f5ba:	b028      	add	sp, #160	@ 0xa0
 800f5bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE_EQ(
 800f5c0:	ab18      	add	r3, sp, #96	@ 0x60
 800f5c2:	aa08      	add	r2, sp, #32
 800f5c4:	a91c      	add	r1, sp, #112	@ 0x70
 800f5c6:	a80a      	add	r0, sp, #40	@ 0x28
 800f5c8:	e9cd 7304 	strd	r7, r3, [sp, #16]
 800f5cc:	ab14      	add	r3, sp, #80	@ 0x50
 800f5ce:	9303      	str	r3, [sp, #12]
 800f5d0:	ab10      	add	r3, sp, #64	@ 0x40
 800f5d2:	9301      	str	r3, [sp, #4]
 800f5d4:	f8d9 3000 	ldr.w	r3, [r9]
 800f5d8:	9306      	str	r3, [sp, #24]
 800f5da:	6833      	ldr	r3, [r6, #0]
 800f5dc:	9302      	str	r3, [sp, #8]
 800f5de:	682b      	ldr	r3, [r5, #0]
 800f5e0:	9300      	str	r3, [sp, #0]
 800f5e2:	ab0c      	add	r3, sp, #48	@ 0x30
 800f5e4:	f8d8 4014 	ldr.w	r4, [r8, #20]
 800f5e8:	f000 fe68 	bl	80102bc <arm_fully_connected_s4>
 800f5ec:	4908      	ldr	r1, [pc, #32]	@ (800f610 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x10c>)
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	4a08      	ldr	r2, [pc, #32]	@ (800f614 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x110>)
 800f5f2:	4640      	mov	r0, r8
 800f5f4:	e9cd 2100 	strd	r2, r1, [sp]
 800f5f8:	e9cd 3a02 	strd	r3, sl, [sp, #8]
 800f5fc:	4a06      	ldr	r2, [pc, #24]	@ (800f618 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x114>)
 800f5fe:	23ff      	movs	r3, #255	@ 0xff
 800f600:	4906      	ldr	r1, [pc, #24]	@ (800f61c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0+0x118>)
 800f602:	47a0      	blx	r4
 800f604:	2001      	movs	r0, #1
}
 800f606:	b028      	add	sp, #160	@ 0xa0
 800f608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TFLITE_DCHECK(tensor != nullptr);
 800f60c:	f004 f895 	bl	801373a <abort>
 800f610:	08017648 	.word	0x08017648
 800f614:	080179a4 	.word	0x080179a4
 800f618:	08017408 	.word	0x08017408
 800f61c:	0801738c 	.word	0x0801738c

0800f620 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 800f620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800f624:	f8d1 9014 	ldr.w	r9, [r1, #20]
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 800f628:	b0af      	sub	sp, #188	@ 0xbc
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800f62a:	f1b9 0f00 	cmp.w	r9, #0
 800f62e:	f000 8118 	beq.w	800f862 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
  const auto* params =
      static_cast<const TfLiteFullyConnectedParams*>(node->builtin_data);

  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
 800f632:	4b8d      	ldr	r3, [pc, #564]	@ (800f868 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x248>)
 800f634:	460c      	mov	r4, r1
 800f636:	4605      	mov	r5, r0
 800f638:	681a      	ldr	r2, [r3, #0]
 800f63a:	f7ff fbf7 	bl	800ee2c <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 800f63e:	4b8b      	ldr	r3, [pc, #556]	@ (800f86c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x24c>)
 800f640:	4621      	mov	r1, r4
      tflite::micro::GetEvalInput(context, node, kFullyConnectedInputTensor);
 800f642:	4606      	mov	r6, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 800f644:	681a      	ldr	r2, [r3, #0]
 800f646:	4628      	mov	r0, r5
 800f648:	f7ff fbf0 	bl	800ee2c <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteEvalTensor* bias =
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 800f64c:	4b88      	ldr	r3, [pc, #544]	@ (800f870 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x250>)
 800f64e:	4621      	mov	r1, r4
      tflite::micro::GetEvalInput(context, node, kFullyConnectedWeightsTensor);
 800f650:	4607      	mov	r7, r0
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 800f652:	681a      	ldr	r2, [r3, #0]
 800f654:	4628      	mov	r0, r5
 800f656:	f7ff fbe9 	bl	800ee2c <_ZN6tflite5micro12GetEvalInputEPK13TfLiteContextPK10TfLiteNodei>
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 800f65a:	4b86      	ldr	r3, [pc, #536]	@ (800f874 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x254>)
 800f65c:	4621      	mov	r1, r4
      tflite::micro::GetEvalInput(context, node, kFullyConnectedBiasTensor);
 800f65e:	4680      	mov	r8, r0
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 800f660:	681a      	ldr	r2, [r3, #0]
 800f662:	4628      	mov	r0, r5
 800f664:	f7ff fbfc 	bl	800ee60 <_ZN6tflite5micro13GetEvalOutputEPK13TfLiteContextPK10TfLiteNodei>

  TFLITE_DCHECK(node->user_data != nullptr);
 800f668:	6921      	ldr	r1, [r4, #16]
      tflite::micro::GetEvalOutput(context, node, kFullyConnectedOutputTensor);
 800f66a:	4604      	mov	r4, r0
  TFLITE_DCHECK(node->user_data != nullptr);
 800f66c:	2900      	cmp	r1, #0
 800f66e:	f000 80f8 	beq.w	800f862 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));

  // Checks in Prepare ensure input, output and filter types are all the same.
  switch (input->type) {
 800f672:	7a30      	ldrb	r0, [r6, #8]
 800f674:	2807      	cmp	r0, #7
 800f676:	f000 80d3 	beq.w	800f820 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x200>
 800f67a:	2809      	cmp	r0, #9
 800f67c:	f000 80b2 	beq.w	800f7e4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c4>
 800f680:	2801      	cmp	r0, #1
 800f682:	f040 80c2 	bne.w	800f80a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1ea>
  return tensor == nullptr ? nullptr
 800f686:	f1b8 0f00 	cmp.w	r8, #0
 800f68a:	f000 80e8 	beq.w	800f85e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x23e>
 800f68e:	f8d8 5000 	ldr.w	r5, [r8]
    case kTfLiteFloat32: {
      const float* bias_data =
          tflite::micro::GetOptionalTensorData<float>(bias);
      tflite::reference_ops::FullyConnected(
          FullyConnectedParamsFloat(params->activation),
 800f692:	f899 1000 	ldrb.w	r1, [r9]
 800f696:	a824      	add	r0, sp, #144	@ 0x90
 800f698:	f7ff fab8 	bl	800ec0c <_ZN6tflite25FullyConnectedParamsFloatE21TfLiteFusedActivation>
          tflite::micro::GetTensorShape(input),
 800f69c:	4631      	mov	r1, r6
 800f69e:	a808      	add	r0, sp, #32
 800f6a0:	f7ff fbea 	bl	800ee78 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f6a4:	6833      	ldr	r3, [r6, #0]
          tflite::micro::GetTensorData<float>(input),
          tflite::micro::GetTensorShape(filter),
 800f6a6:	4639      	mov	r1, r7
 800f6a8:	a80f      	add	r0, sp, #60	@ 0x3c
 800f6aa:	9305      	str	r3, [sp, #20]
 800f6ac:	f7ff fbe4 	bl	800ee78 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800f6b0:	2f00      	cmp	r7, #0
 800f6b2:	f000 80d6 	beq.w	800f862 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
          tflite::micro::GetTensorData<float>(filter),
          tflite::micro::GetTensorShape(bias), bias_data,
 800f6b6:	4641      	mov	r1, r8
 800f6b8:	a816      	add	r0, sp, #88	@ 0x58
  return reinterpret_cast<const T*>(tensor->data.raw);
 800f6ba:	683f      	ldr	r7, [r7, #0]
 800f6bc:	f7ff fbdc 	bl	800ee78 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
          tflite::micro::GetTensorShape(output),
 800f6c0:	4621      	mov	r1, r4
 800f6c2:	a81d      	add	r0, sp, #116	@ 0x74
 800f6c4:	f7ff fbd8 	bl	800ee78 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800f6c8:	2c00      	cmp	r4, #0
 800f6ca:	f000 80ca 	beq.w	800f862 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
 800f6ce:	981d      	ldr	r0, [sp, #116]	@ 0x74
  return reinterpret_cast<T*>(tensor->data.raw);
 800f6d0:	6823      	ldr	r3, [r4, #0]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800f6d2:	1e42      	subs	r2, r0, #1
 800f6d4:	eddd 6a2b 	vldr	s13, [sp, #172]	@ 0xac
 800f6d8:	ed9d 6a2c 	vldr	s12, [sp, #176]	@ 0xb0
 800f6dc:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 800f6de:	9303      	str	r3, [sp, #12]
 800f6e0:	f100 80bf 	bmi.w	800f862 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
  int flat_size = 1;
 800f6e4:	f04f 0b01 	mov.w	fp, #1
  for (int i = 0; i < dims_count; ++i) {
 800f6e8:	2300      	movs	r3, #0
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800f6ea:	429a      	cmp	r2, r3
 800f6ec:	f000 8088 	beq.w	800f800 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e0>
 800f6f0:	a91d      	add	r1, sp, #116	@ 0x74
 800f6f2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  for (int i = 0; i < dims_count; ++i) {
 800f6f6:	3301      	adds	r3, #1
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800f6f8:	6849      	ldr	r1, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
 800f6fa:	4298      	cmp	r0, r3
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800f6fc:	fb01 fb0b 	mul.w	fp, r1, fp
  for (int i = 0; i < dims_count; ++i) {
 800f700:	d1f3      	bne.n	800f6ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
    TFLITE_DCHECK_GE(i, 0);
 800f702:	1ea3      	subs	r3, r4, #2
 800f704:	f100 80ad 	bmi.w	800f862 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
    return dims_[i];
 800f708:	a92e      	add	r1, sp, #184	@ 0xb8
 800f70a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800f70e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f712:	f853 1c78 	ldr.w	r1, [r3, #-120]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800f716:	f852 3c40 	ldr.w	r3, [r2, #-64]
 800f71a:	9104      	str	r1, [sp, #16]
 800f71c:	460a      	mov	r2, r1
 800f71e:	4299      	cmp	r1, r3
 800f720:	f040 809f 	bne.w	800f862 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x242>
  const int weights_dims_count = weights_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dims_count - 1);
  const int output_depth = MatchingDim(weights_shape, weights_dims_count - 2,
                                       output_shape, output_dims_count - 1);
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
  for (int b = 0; b < batches; ++b) {
 800f724:	f1bb 0f00 	cmp.w	fp, #0
  const int accum_depth = weights_shape.Dims(weights_dims_count - 1);
 800f728:	f104 33ff 	add.w	r3, r4, #4294967295
  for (int b = 0; b < batches; ++b) {
 800f72c:	dd56      	ble.n	800f7dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1bc>
 800f72e:	2900      	cmp	r1, #0
 800f730:	dd54      	ble.n	800f7dc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1bc>
 800f732:	a92e      	add	r1, sp, #184	@ 0xb8
 800f734:	f04f 0e00 	mov.w	lr, #0
      float total = 0.f;
      for (int d = 0; d < accum_depth; ++d) {
        total += input_data[b * accum_depth + d] *
                 weights_data[out_c * accum_depth + d];
      }
      float bias_value = 0.0f;
 800f738:	ed9f 5a4f 	vldr	s10, [pc, #316]	@ 800f878 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x258>
 800f73c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f740:	46f2      	mov	sl, lr
  for (int b = 0; b < batches; ++b) {
 800f742:	46f1      	mov	r9, lr
 800f744:	46f4      	mov	ip, lr
 800f746:	f853 0c78 	ldr.w	r0, [r3, #-120]
 800f74a:	0093      	lsls	r3, r2, #2
 800f74c:	f8cd b01c 	str.w	fp, [sp, #28]
 800f750:	9306      	str	r3, [sp, #24]
 800f752:	9b03      	ldr	r3, [sp, #12]
 800f754:	eb03 0482 	add.w	r4, r3, r2, lsl #2
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800f758:	4486      	add	lr, r0
 800f75a:	9a05      	ldr	r2, [sp, #20]
 800f75c:	9b03      	ldr	r3, [sp, #12]
 800f75e:	4629      	mov	r1, r5
 800f760:	eb02 080c 	add.w	r8, r2, ip
 800f764:	eb02 0b8e 	add.w	fp, r2, lr, lsl #2
 800f768:	eb03 038a 	add.w	r3, r3, sl, lsl #2
	return __b;
 800f76c:	2200      	movs	r2, #0
 800f76e:	ea4f 0c8e 	mov.w	ip, lr, lsl #2
 800f772:	f8cd e008 	str.w	lr, [sp, #8]
      for (int d = 0; d < accum_depth; ++d) {
 800f776:	2800      	cmp	r0, #0
      float total = 0.f;
 800f778:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f878 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x258>
      for (int d = 0; d < accum_depth; ++d) {
 800f77c:	dd0a      	ble.n	800f794 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x174>
 800f77e:	eb07 0e82 	add.w	lr, r7, r2, lsl #2
 800f782:	4646      	mov	r6, r8
        total += input_data[b * accum_depth + d] *
 800f784:	ecf6 5a01 	vldmia	r6!, {s11}
                 weights_data[out_c * accum_depth + d];
 800f788:	ecfe 7a01 	vldmia	lr!, {s15}
      for (int d = 0; d < accum_depth; ++d) {
 800f78c:	455e      	cmp	r6, fp
        total += input_data[b * accum_depth + d] *
 800f78e:	eea5 7aa7 	vfma.f32	s14, s11, s15
      for (int d = 0; d < accum_depth; ++d) {
 800f792:	d1f7      	bne.n	800f784 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x164>
      if (bias_data) {
 800f794:	2d00      	cmp	r5, #0
 800f796:	d057      	beq.n	800f848 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x228>
        bias_value = bias_data[out_c];
 800f798:	edd1 7a00 	vldr	s15, [r1]
      }
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 800f79c:	ee77 7a87 	vadd.f32	s15, s15, s14
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800f7a0:	3104      	adds	r1, #4
 800f7a2:	4402      	add	r2, r0
	return __b;
 800f7a4:	eef4 6a67 	vcmp.f32	s13, s15
 800f7a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7ac:	fe76 7aa7 	vselgt.f32	s15, s13, s15
	return __b;
 800f7b0:	eeb4 6a67 	vcmp.f32	s12, s15
 800f7b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7b8:	bf48      	it	mi
 800f7ba:	eef0 7a46 	vmovmi.f32	s15, s12
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 800f7be:	ece3 7a01 	vstmia	r3!, {s15}
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800f7c2:	429c      	cmp	r4, r3
 800f7c4:	d1d7      	bne.n	800f776 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x156>
  for (int b = 0; b < batches; ++b) {
 800f7c6:	9b06      	ldr	r3, [sp, #24]
 800f7c8:	f109 0901 	add.w	r9, r9, #1
 800f7cc:	f8dd e008 	ldr.w	lr, [sp, #8]
 800f7d0:	441c      	add	r4, r3
 800f7d2:	9b04      	ldr	r3, [sp, #16]
 800f7d4:	449a      	add	sl, r3
 800f7d6:	9b07      	ldr	r3, [sp, #28]
 800f7d8:	4599      	cmp	r9, r3
 800f7da:	d1bd      	bne.n	800f758 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x138>
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
                  input->type);
      return kTfLiteError;
    }
  }
  return kTfLiteOk;
 800f7dc:	2000      	movs	r0, #0
}
 800f7de:	b02f      	add	sp, #188	@ 0xbc
 800f7e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (filter->type) {
 800f7e4:	7a38      	ldrb	r0, [r7, #8]
 800f7e6:	2809      	cmp	r0, #9
 800f7e8:	d025      	beq.n	800f836 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x216>
 800f7ea:	2812      	cmp	r0, #18
 800f7ec:	d12f      	bne.n	800f84e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x22e>
          return EvalQuantizedInt4(context, node, data, input, filter, bias,
 800f7ee:	463b      	mov	r3, r7
 800f7f0:	4632      	mov	r2, r6
 800f7f2:	4628      	mov	r0, r5
 800f7f4:	9401      	str	r4, [sp, #4]
 800f7f6:	f8cd 8000 	str.w	r8, [sp]
 800f7fa:	f7ff fe83 	bl	800f504 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt4EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>
                                   output);
 800f7fe:	e7ee      	b.n	800f7de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1be>
  for (int i = 0; i < dims_count; ++i) {
 800f800:	1c53      	adds	r3, r2, #1
 800f802:	4298      	cmp	r0, r3
 800f804:	f47f af71 	bne.w	800f6ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xca>
 800f808:	e77b      	b.n	800f702 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xe2>
      MicroPrintf("Type %s (%d) not supported.", TfLiteTypeGetName(input->type),
 800f80a:	f7fb fb67 	bl	800aedc <TfLiteTypeGetName>
 800f80e:	7a32      	ldrb	r2, [r6, #8]
 800f810:	4601      	mov	r1, r0
 800f812:	481a      	ldr	r0, [pc, #104]	@ (800f87c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x25c>)
 800f814:	f7fe fe4e 	bl	800e4b4 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 800f818:	2001      	movs	r0, #1
}
 800f81a:	b02f      	add	sp, #188	@ 0xbc
 800f81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return EvalQuantizedInt16(context, node, data, input, filter, bias,
 800f820:	463b      	mov	r3, r7
 800f822:	4632      	mov	r2, r6
 800f824:	4628      	mov	r0, r5
 800f826:	9401      	str	r4, [sp, #4]
 800f828:	f8cd 8000 	str.w	r8, [sp]
 800f82c:	f7ff fca8 	bl	800f180 <_ZN6tflite12_GLOBAL__N_118EvalQuantizedInt16EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>
}
 800f830:	b02f      	add	sp, #188	@ 0xbc
 800f832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          return EvalQuantizedInt8(context, node, data, input, filter, bias,
 800f836:	463b      	mov	r3, r7
 800f838:	4632      	mov	r2, r6
 800f83a:	4628      	mov	r0, r5
 800f83c:	9401      	str	r4, [sp, #4]
 800f83e:	f8cd 8000 	str.w	r8, [sp]
 800f842:	f7ff fd27 	bl	800f294 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.isra.0>
                                   output);
 800f846:	e7ca      	b.n	800f7de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1be>
      float bias_value = 0.0f;
 800f848:	eef0 7a45 	vmov.f32	s15, s10
 800f84c:	e7a6      	b.n	800f79c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17c>
          MicroPrintf("Filter Type %s (%d) not supported.",
 800f84e:	f7fb fb45 	bl	800aedc <TfLiteTypeGetName>
 800f852:	7a3a      	ldrb	r2, [r7, #8]
 800f854:	4601      	mov	r1, r0
 800f856:	480a      	ldr	r0, [pc, #40]	@ (800f880 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x260>)
 800f858:	f7fe fe2c 	bl	800e4b4 <_Z11MicroPrintfPKcz>
          return kTfLiteError;
 800f85c:	e7dc      	b.n	800f818 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1f8>
  return tensor == nullptr ? nullptr
 800f85e:	4645      	mov	r5, r8
 800f860:	e717      	b.n	800f692 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x72>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800f862:	f003 ff6a 	bl	801373a <abort>
 800f866:	bf00      	nop
 800f868:	0801f048 	.word	0x0801f048
 800f86c:	0801f044 	.word	0x0801f044
 800f870:	0801f040 	.word	0x0801f040
 800f874:	0801f03c 	.word	0x0801f03c
 800f878:	00000000 	.word	0x00000000
 800f87c:	08017768 	.word	0x08017768
 800f880:	08017aa8 	.word	0x08017aa8

0800f884 <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return EvalQuantizedInt16(context, node, data, input, filter, bias, output);
}

}  // namespace

TFLMRegistration Register_FULLY_CONNECTED() {
 800f884:	b510      	push	{r4, lr}
  return tflite::micro::RegisterOp(Init, Prepare, Eval);
 800f886:	2100      	movs	r1, #0
TFLMRegistration Register_FULLY_CONNECTED() {
 800f888:	b082      	sub	sp, #8
 800f88a:	4604      	mov	r4, r0
  return tflite::micro::RegisterOp(Init, Prepare, Eval);
 800f88c:	4b04      	ldr	r3, [pc, #16]	@ (800f8a0 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x1c>)
 800f88e:	4a05      	ldr	r2, [pc, #20]	@ (800f8a4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x20>)
 800f890:	e9cd 1100 	strd	r1, r1, [sp]
 800f894:	4904      	ldr	r1, [pc, #16]	@ (800f8a8 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x24>)
 800f896:	f7ff fabd 	bl	800ee14 <_ZN6tflite5micro10RegisterOpEPFPvP13TfLiteContextPKcjEPF12TfLiteStatusS3_P10TfLiteNodeESC_PFvS3_S1_ESE_>
}
 800f89a:	4620      	mov	r0, r4
 800f89c:	b002      	add	sp, #8
 800f89e:	bd10      	pop	{r4, pc}
 800f8a0:	0800f621 	.word	0x0800f621
 800f8a4:	0800eeb5 	.word	0x0800eeb5
 800f8a8:	0800eea5 	.word	0x0800eea5

0800f8ac <_ZNK6tflite19GreedyMemoryPlanner21preserves_all_tensorsEv>:
  }

  // Returns False because the GreedyMemoryPlanner doesn't preserves all tensors
  // after invocation. Do to the fact that tensors that tensor data for tensors
  // that aren't being used during a phase of invocation are overwritten.
  bool preserves_all_tensors() const override { return false; }
 800f8ac:	2000      	movs	r0, #0
 800f8ae:	4770      	bx	lr

0800f8b0 <_ZN6tflite19GreedyMemoryPlanner4InitEPhi>:
}

GreedyMemoryPlanner::GreedyMemoryPlanner() {}

TfLiteStatus GreedyMemoryPlanner::Init(unsigned char* scratch_buffer,
                                       int scratch_buffer_size) {
 800f8b0:	b410      	push	{r4}
 800f8b2:	4603      	mov	r3, r0
  // Reset internal states
  buffer_count_ = 0;
  need_to_calculate_offsets_ = true;
 800f8b4:	2401      	movs	r4, #1
  buffer_count_ = 0;
 800f8b6:	2000      	movs	r0, #0
  need_to_calculate_offsets_ = true;
 800f8b8:	f883 4028 	strb.w	r4, [r3, #40]	@ 0x28

  // Allocate the arrays we need within the scratch buffer arena.
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 800f8bc:	f104 34cc 	add.w	r4, r4, #3435973836	@ 0xcccccccc

  unsigned char* next_free = scratch_buffer;
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
 800f8c0:	60d9      	str	r1, [r3, #12]
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 800f8c2:	fba4 4202 	umull	r4, r2, r4, r2
  buffer_count_ = 0;
 800f8c6:	6098      	str	r0, [r3, #8]
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 800f8c8:	0952      	lsrs	r2, r2, #5
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
 800f8ca:	eb01 1402 	add.w	r4, r1, r2, lsl #4
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 800f8ce:	605a      	str	r2, [r3, #4]

  buffer_sizes_sorted_ = reinterpret_cast<int*>(next_free);
  next_free += sizeof(int) * max_buffer_count_;
 800f8d0:	eb04 0182 	add.w	r1, r4, r2, lsl #2

  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
 800f8d4:	e9c3 4104 	strd	r4, r1, [r3, #16]
  next_free += sizeof(int) * max_buffer_count_;
 800f8d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
  next_free += sizeof(ListEntry) * max_buffer_count_;

  buffer_offsets_ = reinterpret_cast<int*>(next_free);
  return kTfLiteOk;
}
 800f8dc:	f85d 4b04 	ldr.w	r4, [sp], #4
  next_free += sizeof(ListEntry) * max_buffer_count_;
 800f8e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
 800f8e4:	6199      	str	r1, [r3, #24]
  next_free += sizeof(ListEntry) * max_buffer_count_;
 800f8e6:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
 800f8ea:	6259      	str	r1, [r3, #36]	@ 0x24
}
 800f8ec:	4770      	bx	lr
 800f8ee:	bf00      	nop

0800f8f0 <_ZN6tflite19GreedyMemoryPlannerD1Ev>:

GreedyMemoryPlanner::~GreedyMemoryPlanner() {
  // We don't own the scratch buffer, so don't deallocate anything.
}
 800f8f0:	4770      	bx	lr
 800f8f2:	bf00      	nop

0800f8f4 <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
                (memory_use + 1023) / 1024);
  }
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
 800f8f4:	6880      	ldr	r0, [r0, #8]
 800f8f6:	4770      	bx	lr

0800f8f8 <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
 800f8f8:	b510      	push	{r4, lr}
 800f8fa:	4604      	mov	r4, r0
}
 800f8fc:	212c      	movs	r1, #44	@ 0x2c
 800f8fe:	f003 fe03 	bl	8013508 <_ZdlPvj>
 800f902:	4620      	mov	r0, r4
 800f904:	bd10      	pop	{r4, pc}
 800f906:	bf00      	nop

0800f908 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii>:
                                            int last_time_used) {
 800f908:	4684      	mov	ip, r0
  if (buffer_count_ >= max_buffer_count_) {
 800f90a:	6880      	ldr	r0, [r0, #8]
                                            int last_time_used) {
 800f90c:	b510      	push	{r4, lr}
  if (buffer_count_ >= max_buffer_count_) {
 800f90e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800f912:	42a0      	cmp	r0, r4
 800f914:	da17      	bge.n	800f946 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x3e>
  BufferRequirements* current = &requirements_[buffer_count_];
 800f916:	f8dc 400c 	ldr.w	r4, [ip, #12]
 800f91a:	ea4f 1e00 	mov.w	lr, r0, lsl #4
  current->size = size;
 800f91e:	f844 100e 	str.w	r1, [r4, lr]
  BufferRequirements* current = &requirements_[buffer_count_];
 800f922:	eb04 1e00 	add.w	lr, r4, r0, lsl #4
  ++buffer_count_;
 800f926:	1c41      	adds	r1, r0, #1
  return kTfLiteOk;
 800f928:	2000      	movs	r0, #0
  current->first_time_used = first_time_used;
 800f92a:	f8ce 2008 	str.w	r2, [lr, #8]
  current->offline_offset = kOnlinePlannedBuffer;
 800f92e:	f04f 32ff 	mov.w	r2, #4294967295
  current->last_time_used = last_time_used;
 800f932:	f8ce 300c 	str.w	r3, [lr, #12]
  need_to_calculate_offsets_ = true;
 800f936:	2301      	movs	r3, #1
  current->offline_offset = kOnlinePlannedBuffer;
 800f938:	f8ce 2004 	str.w	r2, [lr, #4]
  ++buffer_count_;
 800f93c:	f8cc 1008 	str.w	r1, [ip, #8]
  need_to_calculate_offsets_ = true;
 800f940:	f88c 3028 	strb.w	r3, [ip, #40]	@ 0x28
}
 800f944:	bd10      	pop	{r4, pc}
    MicroPrintf("Too many buffers (max is %d)", max_buffer_count_);
 800f946:	4621      	mov	r1, r4
 800f948:	4802      	ldr	r0, [pc, #8]	@ (800f954 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiii+0x4c>)
 800f94a:	f7fe fdb3 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800f94e:	2001      	movs	r0, #1
}
 800f950:	bd10      	pop	{r4, pc}
 800f952:	bf00      	nop
 800f954:	08017acc 	.word	0x08017acc

0800f958 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii>:
                                            int offline_offset) {
 800f958:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (AddBuffer(size, first_time_used, last_time_used) != kTfLiteOk) {
 800f95c:	6804      	ldr	r4, [r0, #0]
 800f95e:	4e16      	ldr	r6, [pc, #88]	@ (800f9b8 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x60>)
 800f960:	f8d4 9008 	ldr.w	r9, [r4, #8]
  BufferRequirements* current = &requirements_[buffer_count_];
 800f964:	e9d0 4502 	ldrd	r4, r5, [r0, #8]
 800f968:	45b1      	cmp	r9, r6
 800f96a:	eb05 1804 	add.w	r8, r5, r4, lsl #4
  if (AddBuffer(size, first_time_used, last_time_used) != kTfLiteOk) {
 800f96e:	d118      	bne.n	800f9a2 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x4a>
 800f970:	468a      	mov	sl, r1
  if (buffer_count_ >= max_buffer_count_) {
 800f972:	6841      	ldr	r1, [r0, #4]
 800f974:	428c      	cmp	r4, r1
 800f976:	da19      	bge.n	800f9ac <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x54>
 800f978:	461f      	mov	r7, r3
 800f97a:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  need_to_calculate_offsets_ = true;
 800f97e:	2301      	movs	r3, #1
  ++buffer_count_;
 800f980:	3401      	adds	r4, #1
 800f982:	4696      	mov	lr, r2
  current->size = size;
 800f984:	f845 a00b 	str.w	sl, [r5, fp]
  current->first_time_used = first_time_used;
 800f988:	f8c8 2008 	str.w	r2, [r8, #8]
  current->last_time_used = last_time_used;
 800f98c:	f8c8 700c 	str.w	r7, [r8, #12]
  ++buffer_count_;
 800f990:	6084      	str	r4, [r0, #8]
  need_to_calculate_offsets_ = true;
 800f992:	f880 3028 	strb.w	r3, [r0, #40]	@ 0x28
  current->offline_offset = offline_offset;
 800f996:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  return kTfLiteOk;
 800f998:	2000      	movs	r0, #0
  current->offline_offset = offline_offset;
 800f99a:	f8c8 3004 	str.w	r3, [r8, #4]
}
 800f99e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (AddBuffer(size, first_time_used, last_time_used) != kTfLiteOk) {
 800f9a2:	47c8      	blx	r9
 800f9a4:	2800      	cmp	r0, #0
 800f9a6:	d0f6      	beq.n	800f996 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x3e>
    return kTfLiteError;
 800f9a8:	2001      	movs	r0, #1
 800f9aa:	e7f8      	b.n	800f99e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x46>
    MicroPrintf("Too many buffers (max is %d)", max_buffer_count_);
 800f9ac:	4803      	ldr	r0, [pc, #12]	@ (800f9bc <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x64>)
 800f9ae:	f7fe fd81 	bl	800e4b4 <_Z11MicroPrintfPKcz>
    return kTfLiteError;
 800f9b2:	2001      	movs	r0, #1
 800f9b4:	e7f3      	b.n	800f99e <_ZN6tflite19GreedyMemoryPlanner9AddBufferEiiii+0x46>
 800f9b6:	bf00      	nop
 800f9b8:	0800f909 	.word	0x0800f909
 800f9bc:	08017acc 	.word	0x08017acc

0800f9c0 <_ZN6tflite19GreedyMemoryPlannerC1Ev>:
GreedyMemoryPlanner::GreedyMemoryPlanner() {}
 800f9c0:	4b01      	ldr	r3, [pc, #4]	@ (800f9c8 <_ZN6tflite19GreedyMemoryPlannerC1Ev+0x8>)
 800f9c2:	6003      	str	r3, [r0, #0]
 800f9c4:	4770      	bx	lr
 800f9c6:	bf00      	nop
 800f9c8:	0801f054 	.word	0x0801f054

0800f9cc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 800f9cc:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 800f9d0:	f1bc 0f00 	cmp.w	ip, #0
 800f9d4:	f000 8105 	beq.w	800fbe2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x216>
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 800f9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 800f9dc:	6887      	ldr	r7, [r0, #8]
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 800f9de:	b085      	sub	sp, #20
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 800f9e0:	2f00      	cmp	r7, #0
 800f9e2:	f000 80aa 	beq.w	800fb3a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
  need_to_calculate_offsets_ = false;
 800f9e6:	f04f 0100 	mov.w	r1, #0
    buffer_offsets_[buffer_id] = 0;
 800f9ea:	6a45      	ldr	r5, [r0, #36]	@ 0x24
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 800f9ec:	68c4      	ldr	r4, [r0, #12]
  need_to_calculate_offsets_ = false;
 800f9ee:	f880 1028 	strb.w	r1, [r0, #40]	@ 0x28
    buffer_offsets_[buffer_id] = 0;
 800f9f2:	9502      	str	r5, [sp, #8]
                     &buffer_ids_sorted_[idx_from_head],
 800f9f4:	e9d0 8304 	ldrd	r8, r3, [r0, #16]
  for (int i = 0; i < buffer_count_; ++i) {
 800f9f8:	f340 8107 	ble.w	800fc0a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x23e>
 800f9fc:	4622      	mov	r2, r4
 800f9fe:	1f2e      	subs	r6, r5, #4
  int idx_from_head = 0;
 800fa00:	468e      	mov	lr, r1
 800fa02:	46b9      	mov	r9, r7
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
 800fa04:	e9d2 7500 	ldrd	r7, r5, [r2]
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
 800fa08:	f1b5 3fff 	cmp.w	r5, #4294967295
 800fa0c:	f000 8098 	beq.w	800fb40 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x174>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
 800fa10:	f848 702e 	str.w	r7, [r8, lr, lsl #2]
  for (int i = 0; i < buffer_count_; ++i) {
 800fa14:	3210      	adds	r2, #16
      buffer_ids_sorted_[idx_from_head] = i;
 800fa16:	f843 102e 	str.w	r1, [r3, lr, lsl #2]
  for (int i = 0; i < buffer_count_; ++i) {
 800fa1a:	3101      	adds	r1, #1
      buffer_offsets_[i] = requirements_[i].offline_offset;
 800fa1c:	f852 5c0c 	ldr.w	r5, [r2, #-12]
      idx_from_head++;
 800fa20:	f10e 0e01 	add.w	lr, lr, #1
      buffer_offsets_[i] = -1;
 800fa24:	f846 5f04 	str.w	r5, [r6, #4]!
  for (int i = 0; i < buffer_count_; ++i) {
 800fa28:	6885      	ldr	r5, [r0, #8]
 800fa2a:	428d      	cmp	r5, r1
 800fa2c:	dcea      	bgt.n	800fa04 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x38>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 800fa2e:	eb08 088e 	add.w	r8, r8, lr, lsl #2
 800fa32:	eba5 070e 	sub.w	r7, r5, lr
 800fa36:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
    for (int i = 1; i < size; ++i) {
 800fa3a:	2f01      	cmp	r7, #1
 800fa3c:	dd1a      	ble.n	800fa74 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xa8>
 800fa3e:	f1a8 0604 	sub.w	r6, r8, #4
 800fa42:	4699      	mov	r9, r3
 800fa44:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 800fa48:	4671      	mov	r1, lr
  for (int i = 0; i < buffer_count_; ++i) {
 800fa4a:	4642      	mov	r2, r8
    any_swapped = false;
 800fa4c:	2300      	movs	r3, #0
      if (values[i - 1] < values[i]) {
 800fa4e:	6815      	ldr	r5, [r2, #0]
 800fa50:	f852 7f04 	ldr.w	r7, [r2, #4]!
 800fa54:	42bd      	cmp	r5, r7
 800fa56:	da06      	bge.n	800fa66 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x9a>
        any_swapped = true;
 800fa58:	4663      	mov	r3, ip
        values[i] = value_temp;
 800fa5a:	e942 7501 	strd	r7, r5, [r2, #-4]
        ids[i - 1] = ids[i];
 800fa5e:	e9d1 7500 	ldrd	r7, r5, [r1]
 800fa62:	e9c1 5700 	strd	r5, r7, [r1]
    for (int i = 1; i < size; ++i) {
 800fa66:	4296      	cmp	r6, r2
 800fa68:	f101 0104 	add.w	r1, r1, #4
 800fa6c:	d1ef      	bne.n	800fa4e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x82>
  do {
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d1ea      	bne.n	800fa48 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x7c>
 800fa72:	464b      	mov	r3, r9
  next_free_entry_ = 1;
 800fa74:	2501      	movs	r5, #1
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
 800fa76:	6981      	ldr	r1, [r0, #24]
  first_entry_index_ = 0;
 800fa78:	2200      	movs	r2, #0
  next_free_entry_ = 1;
 800fa7a:	61c5      	str	r5, [r0, #28]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
 800fa7c:	f04f 35ff 	mov.w	r5, #4294967295
  first_entry_index_ = 0;
 800fa80:	6202      	str	r2, [r0, #32]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
 800fa82:	608d      	str	r5, [r1, #8]
  int buffer_id = buffer_ids_sorted_[0];
 800fa84:	681d      	ldr	r5, [r3, #0]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 800fa86:	eb04 1605 	add.w	r6, r4, r5, lsl #4
  first_entry->requirements_index = buffer_id;
 800fa8a:	604d      	str	r5, [r1, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 800fa8c:	6876      	ldr	r6, [r6, #4]
 800fa8e:	3601      	adds	r6, #1
 800fa90:	f000 80b7 	beq.w	800fc02 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x236>
  first_entry->offset = buffer_offsets_[buffer_id];
 800fa94:	9a02      	ldr	r2, [sp, #8]
 800fa96:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 800fa9a:	600a      	str	r2, [r1, #0]
  for (int i = 1; i < buffer_count_; ++i) {
 800fa9c:	6882      	ldr	r2, [r0, #8]
 800fa9e:	2a01      	cmp	r2, #1
 800faa0:	dd4b      	ble.n	800fb3a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
 800faa2:	468a      	mov	sl, r1
  for (int i = 1; i < buffer_count_; ++i) {
 800faa4:	f04f 0901 	mov.w	r9, #1
 800faa8:	461d      	mov	r5, r3
 800faaa:	4684      	mov	ip, r0
 800faac:	e00b      	b.n	800fac6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xfa>
      first_entry->next_entry_index = first_entry_index_;
 800faae:	f8dc 3020 	ldr.w	r3, [ip, #32]
      first_entry = new_entry;
 800fab2:	4682      	mov	sl, r0
      first_entry->next_entry_index = first_entry_index_;
 800fab4:	6083      	str	r3, [r0, #8]
      first_entry_index_ = new_entry_index;
 800fab6:	f8cc 6020 	str.w	r6, [ip, #32]
  for (int i = 1; i < buffer_count_; ++i) {
 800faba:	f109 0901 	add.w	r9, r9, #1
 800fabe:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800fac2:	454b      	cmp	r3, r9
 800fac4:	dd39      	ble.n	800fb3a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x16e>
    buffer_id = buffer_ids_sorted_[i];
 800fac6:	f855 7f04 	ldr.w	r7, [r5, #4]!
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
 800faca:	013a      	lsls	r2, r7, #4
 800facc:	eb04 1307 	add.w	r3, r4, r7, lsl #4
    const int wanted_size = wanted_requirements->size;
 800fad0:	58a2      	ldr	r2, [r4, r2]
    const int wanted_first_time_used = wanted_requirements->first_time_used;
 800fad2:	f8d3 8008 	ldr.w	r8, [r3, #8]
    const int wanted_size = wanted_requirements->size;
 800fad6:	9200      	str	r2, [sp, #0]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
 800fad8:	685a      	ldr	r2, [r3, #4]
    const int wanted_last_time_used = wanted_requirements->last_time_used;
 800fada:	f8d3 e00c 	ldr.w	lr, [r3, #12]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
 800fade:	1c56      	adds	r6, r2, #1
 800fae0:	d03d      	beq.n	800fb5e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x192>
    buffer_offsets_[buffer_id] = candidate_offset;
 800fae2:	9b02      	ldr	r3, [sp, #8]
 800fae4:	f843 2027 	str.w	r2, [r3, r7, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
 800fae8:	f8dc 601c 	ldr.w	r6, [ip, #28]
 800faec:	eb06 0046 	add.w	r0, r6, r6, lsl #1
    ++next_free_entry_;
 800faf0:	1c73      	adds	r3, r6, #1
    new_entry->offset = candidate_offset;
 800faf2:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
 800faf6:	eb01 0080 	add.w	r0, r1, r0, lsl #2
    new_entry->requirements_index = buffer_id;
 800fafa:	6047      	str	r7, [r0, #4]
    ++next_free_entry_;
 800fafc:	f8cc 301c 	str.w	r3, [ip, #28]
    if (first_entry->offset > candidate_offset) {
 800fb00:	f8da 3000 	ldr.w	r3, [sl]
 800fb04:	4293      	cmp	r3, r2
 800fb06:	dcd2      	bgt.n	800faae <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xe2>
      ListEntry* current_entry = first_entry;
 800fb08:	46d6      	mov	lr, sl
 800fb0a:	e004      	b.n	800fb16 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x14a>
        if (next_entry->offset > candidate_offset) {
 800fb0c:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800fb10:	4297      	cmp	r7, r2
 800fb12:	dc62      	bgt.n	800fbda <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x20e>
        current_entry = next_entry;
 800fb14:	46c6      	mov	lr, r8
        const int next_entry_index = current_entry->next_entry_index;
 800fb16:	f8de 3008 	ldr.w	r3, [lr, #8]
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
 800fb1a:	eb03 0743 	add.w	r7, r3, r3, lsl #1
        if (next_entry_index == -1) {
 800fb1e:	f1b3 3fff 	cmp.w	r3, #4294967295
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
 800fb22:	eb01 0887 	add.w	r8, r1, r7, lsl #2
        if (next_entry_index == -1) {
 800fb26:	d1f1      	bne.n	800fb0c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x140>
  for (int i = 1; i < buffer_count_; ++i) {
 800fb28:	f109 0901 	add.w	r9, r9, #1
          current_entry->next_entry_index = new_entry_index;
 800fb2c:	f8ce 6008 	str.w	r6, [lr, #8]
          new_entry->next_entry_index = -1;
 800fb30:	6083      	str	r3, [r0, #8]
  for (int i = 1; i < buffer_count_; ++i) {
 800fb32:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800fb36:	454b      	cmp	r3, r9
 800fb38:	dcc5      	bgt.n	800fac6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xfa>
}
 800fb3a:	b005      	add	sp, #20
 800fb3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      idx_from_tail--;
 800fb40:	f109 39ff 	add.w	r9, r9, #4294967295
  for (int i = 0; i < buffer_count_; ++i) {
 800fb44:	3210      	adds	r2, #16
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
 800fb46:	f848 7029 	str.w	r7, [r8, r9, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
 800fb4a:	f843 1029 	str.w	r1, [r3, r9, lsl #2]
  for (int i = 0; i < buffer_count_; ++i) {
 800fb4e:	3101      	adds	r1, #1
      buffer_offsets_[i] = -1;
 800fb50:	f846 5f04 	str.w	r5, [r6, #4]!
  for (int i = 0; i < buffer_count_; ++i) {
 800fb54:	6885      	ldr	r5, [r0, #8]
 800fb56:	42a9      	cmp	r1, r5
 800fb58:	f6ff af54 	blt.w	800fa04 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x38>
 800fb5c:	e767      	b.n	800fa2e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x62>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
 800fb5e:	f8dc 3020 	ldr.w	r3, [ip, #32]
 800fb62:	2000      	movs	r0, #0
 800fb64:	9503      	str	r5, [sp, #12]
 800fb66:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fb6a:	4602      	mov	r2, r0
 800fb6c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
      &requirements_[entry->requirements_index];
 800fb70:	f8d3 b004 	ldr.w	fp, [r3, #4]
  const BufferRequirements* entry_requirements =
 800fb74:	eb04 160b 	add.w	r6, r4, fp, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
 800fb78:	68b5      	ldr	r5, [r6, #8]
 800fb7a:	45ae      	cmp	lr, r5
 800fb7c:	db25      	blt.n	800fbca <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1fe>
  if (first_time_used > entry_requirements->last_time_used) {
 800fb7e:	68f6      	ldr	r6, [r6, #12]
 800fb80:	45b0      	cmp	r8, r6
 800fb82:	dc22      	bgt.n	800fbca <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1fe>
        if (prior_entry) {
 800fb84:	b138      	cbz	r0, 800fb96 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ca>
          const int prior_entry_offset =
 800fb86:	e9d0 0600 	ldrd	r0, r6, [r0]
              prior_entry->offset + candidate_requirements->size;
 800fb8a:	0136      	lsls	r6, r6, #4
          const int prior_entry_offset =
 800fb8c:	59a6      	ldr	r6, [r4, r6]
 800fb8e:	4430      	add	r0, r6
          if (prior_entry_offset > candidate_offset) {
 800fb90:	4282      	cmp	r2, r0
 800fb92:	bfb8      	it	lt
 800fb94:	4602      	movlt	r2, r0
        const int gap = next_entry->offset - candidate_offset;
 800fb96:	6818      	ldr	r0, [r3, #0]
 800fb98:	4605      	mov	r5, r0
 800fb9a:	9001      	str	r0, [sp, #4]
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
 800fb9c:	4618      	mov	r0, r3
        const int gap = next_entry->offset - candidate_offset;
 800fb9e:	1aae      	subs	r6, r5, r2
        if (gap >= wanted_size) {
 800fba0:	9d00      	ldr	r5, [sp, #0]
 800fba2:	42b5      	cmp	r5, r6
 800fba4:	dd2b      	ble.n	800fbfe <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x232>
    if (start->next_entry_index == -1) {
 800fba6:	689e      	ldr	r6, [r3, #8]
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
 800fba8:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    if (start->next_entry_index == -1) {
 800fbac:	3601      	adds	r6, #1
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
 800fbae:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    if (start->next_entry_index == -1) {
 800fbb2:	d1dd      	bne.n	800fb70 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a4>
 800fbb4:	465e      	mov	r6, fp
 800fbb6:	f8dd b004 	ldr.w	fp, [sp, #4]
          if (prior_entry_offset > candidate_offset) {
 800fbba:	9d03      	ldr	r5, [sp, #12]
              prior_entry->offset + candidate_requirements->size;
 800fbbc:	0136      	lsls	r6, r6, #4
          const int prior_entry_offset =
 800fbbe:	59a3      	ldr	r3, [r4, r6]
 800fbc0:	445b      	add	r3, fp
          if (prior_entry_offset > candidate_offset) {
 800fbc2:	429a      	cmp	r2, r3
 800fbc4:	bfb8      	it	lt
 800fbc6:	461a      	movlt	r2, r3
        if (next_entry == nullptr) {
 800fbc8:	e78b      	b.n	800fae2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
    if (candidate_next_entry->next_entry_index == -1) {
 800fbca:	689b      	ldr	r3, [r3, #8]
 800fbcc:	1c5d      	adds	r5, r3, #1
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
 800fbce:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (candidate_next_entry->next_entry_index == -1) {
 800fbd2:	d007      	beq.n	800fbe4 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x218>
    candidate_next_entry =
 800fbd4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
 800fbd8:	e7ca      	b.n	800fb70 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a4>
          new_entry->next_entry_index = current_entry->next_entry_index;
 800fbda:	6083      	str	r3, [r0, #8]
          current_entry->next_entry_index = new_entry_index;
 800fbdc:	f8ce 6008 	str.w	r6, [lr, #8]
          break;
 800fbe0:	e76b      	b.n	800faba <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xee>
 800fbe2:	4770      	bx	lr
        if (prior_entry) {
 800fbe4:	9d03      	ldr	r5, [sp, #12]
 800fbe6:	2800      	cmp	r0, #0
 800fbe8:	f43f af7b 	beq.w	800fae2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
          const int prior_entry_offset =
 800fbec:	e9d0 0300 	ldrd	r0, r3, [r0]
              prior_entry->offset + candidate_requirements->size;
 800fbf0:	011b      	lsls	r3, r3, #4
          const int prior_entry_offset =
 800fbf2:	58e3      	ldr	r3, [r4, r3]
 800fbf4:	4403      	add	r3, r0
          if (prior_entry_offset > candidate_offset) {
 800fbf6:	429a      	cmp	r2, r3
 800fbf8:	bfb8      	it	lt
 800fbfa:	461a      	movlt	r2, r3
        if (next_entry == nullptr) {
 800fbfc:	e771      	b.n	800fae2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
 800fbfe:	9d03      	ldr	r5, [sp, #12]
 800fc00:	e76f      	b.n	800fae2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x116>
    buffer_offsets_[buffer_id] = 0;
 800fc02:	9e02      	ldr	r6, [sp, #8]
 800fc04:	f846 2025 	str.w	r2, [r6, r5, lsl #2]
 800fc08:	e747      	b.n	800fa9a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xce>
  for (int i = 0; i < buffer_count_; ++i) {
 800fc0a:	469e      	mov	lr, r3
 800fc0c:	e715      	b.n	800fa3a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x6e>
 800fc0e:	bf00      	nop

0800fc10 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
 800fc10:	b570      	push	{r4, r5, r6, lr}
 800fc12:	4605      	mov	r5, r0
  CalculateOffsetsIfNeeded();
 800fc14:	f7ff feda 	bl	800f9cc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if (buffer_count_ == 0) {
 800fc18:	68a8      	ldr	r0, [r5, #8]
 800fc1a:	b1c8      	cbz	r0, 800fc50 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x40>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
 800fc1c:	6a2b      	ldr	r3, [r5, #32]
 800fc1e:	69ac      	ldr	r4, [r5, #24]
 800fc20:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  while (entry) {
 800fc24:	eb14 0383 	adds.w	r3, r4, r3, lsl #2
 800fc28:	d013      	beq.n	800fc52 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x42>
        &requirements_[entry->requirements_index];
 800fc2a:	68ee      	ldr	r6, [r5, #12]
  size_t max_size = 0;
 800fc2c:	2000      	movs	r0, #0
 800fc2e:	e002      	b.n	800fc36 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x26>
  while (entry) {
 800fc30:	eb14 0383 	adds.w	r3, r4, r3, lsl #2
 800fc34:	d00c      	beq.n	800fc50 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x40>
    if (entry->next_entry_index == -1) {
 800fc36:	689a      	ldr	r2, [r3, #8]
    const size_t current_size = entry->offset + requirements->size;
 800fc38:	e9d3 5100 	ldrd	r5, r1, [r3]
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
 800fc3c:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    const size_t current_size = entry->offset + requirements->size;
 800fc40:	0109      	lsls	r1, r1, #4
 800fc42:	5871      	ldr	r1, [r6, r1]
 800fc44:	4429      	add	r1, r5
    if (current_size > max_size) {
 800fc46:	4288      	cmp	r0, r1
 800fc48:	bf38      	it	cc
 800fc4a:	4608      	movcc	r0, r1
    if (entry->next_entry_index == -1) {
 800fc4c:	3201      	adds	r2, #1
 800fc4e:	d1ef      	bne.n	800fc30 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x20>
}
 800fc50:	bd70      	pop	{r4, r5, r6, pc}
    return 0;
 800fc52:	4618      	mov	r0, r3
}
 800fc54:	bd70      	pop	{r4, r5, r6, pc}
 800fc56:	bf00      	nop

0800fc58 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv>:
void GreedyMemoryPlanner::PrintMemoryPlan() {
 800fc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc5c:	4682      	mov	sl, r0
 800fc5e:	b09f      	sub	sp, #124	@ 0x7c
  CalculateOffsetsIfNeeded();
 800fc60:	f7ff feb4 	bl	800f9cc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  for (int i = 0; i < buffer_count_; ++i) {
 800fc64:	f8da 6008 	ldr.w	r6, [sl, #8]
 800fc68:	2e00      	cmp	r6, #0
 800fc6a:	f340 8185 	ble.w	800ff78 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x320>
 800fc6e:	f04f 0800 	mov.w	r8, #0
  return GetOrdinalCharacter(i % 62);
 800fc72:	4cb1      	ldr	r4, [pc, #708]	@ (800ff38 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2e0>)
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 800fc74:	4fb1      	ldr	r7, [pc, #708]	@ (800ff3c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2e4>)
 800fc76:	e012      	b.n	800fc9e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x46>
 800fc78:	212a      	movs	r1, #42	@ 0x2a
 800fc7a:	f8da c024 	ldr.w	ip, [sl, #36]	@ 0x24
 800fc7e:	59ab      	ldr	r3, [r5, r6]
 800fc80:	e9cd 2001 	strd	r2, r0, [sp, #4]
 800fc84:	f85c 5028 	ldr.w	r5, [ip, r8, lsl #2]
 800fc88:	4642      	mov	r2, r8
 800fc8a:	4638      	mov	r0, r7
  for (int i = 0; i < buffer_count_; ++i) {
 800fc8c:	f108 0801 	add.w	r8, r8, #1
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 800fc90:	9500      	str	r5, [sp, #0]
 800fc92:	f7fe fc0f 	bl	800e4b4 <_Z11MicroPrintfPKcz>
  for (int i = 0; i < buffer_count_; ++i) {
 800fc96:	f8da 6008 	ldr.w	r6, [sl, #8]
 800fc9a:	4546      	cmp	r6, r8
 800fc9c:	dd2b      	ble.n	800fcf6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x9e>
    if (requirements_[i].first_time_used != requirements_[i].last_time_used) {
 800fc9e:	f8da 500c 	ldr.w	r5, [sl, #12]
 800fca2:	ea4f 1608 	mov.w	r6, r8, lsl #4
 800fca6:	eb05 1308 	add.w	r3, r5, r8, lsl #4
 800fcaa:	e9d3 2002 	ldrd	r2, r0, [r3, #8]
 800fcae:	4282      	cmp	r2, r0
 800fcb0:	d0e2      	beq.n	800fc78 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x20>
  if (i < 10) {
 800fcb2:	f1b8 0f09 	cmp.w	r8, #9
 800fcb6:	dd16      	ble.n	800fce6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x8e>
  } else if (i < 36) {
 800fcb8:	f1b8 0f23 	cmp.w	r8, #35	@ 0x23
 800fcbc:	dd17      	ble.n	800fcee <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x96>
  } else if (i < 62) {
 800fcbe:	f1b8 0f3d 	cmp.w	r8, #61	@ 0x3d
 800fcc2:	f340 817d 	ble.w	800ffc0 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x368>
  return GetOrdinalCharacter(i % 62);
 800fcc6:	ea4f 0358 	mov.w	r3, r8, lsr #1
 800fcca:	fba4 1303 	umull	r1, r3, r4, r3
 800fcce:	091b      	lsrs	r3, r3, #4
 800fcd0:	ebc3 1343 	rsb	r3, r3, r3, lsl #5
 800fcd4:	eba8 0343 	sub.w	r3, r8, r3, lsl #1
  if (i < 10) {
 800fcd8:	2b09      	cmp	r3, #9
 800fcda:	dd05      	ble.n	800fce8 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x90>
  } else if (i < 36) {
 800fcdc:	2b23      	cmp	r3, #35	@ 0x23
 800fcde:	dd07      	ble.n	800fcf0 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x98>
    return 'A' + (i - 36);
 800fce0:	331d      	adds	r3, #29
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 800fce2:	b2d9      	uxtb	r1, r3
    return 'A' + (i - 36);
 800fce4:	e7c9      	b.n	800fc7a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22>
 800fce6:	4643      	mov	r3, r8
    return '0' + i;
 800fce8:	3330      	adds	r3, #48	@ 0x30
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 800fcea:	b2d9      	uxtb	r1, r3
    return '0' + i;
 800fcec:	e7c5      	b.n	800fc7a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22>
 800fcee:	4643      	mov	r3, r8
    return 'a' + (i - 10);
 800fcf0:	3357      	adds	r3, #87	@ 0x57
    MicroPrintf("%c (id=%d): size=%d, offset=%d, first_used=%d last_used=%d", c,
 800fcf2:	b2d9      	uxtb	r1, r3
    return 'a' + (i - 10);
 800fcf4:	e7c1      	b.n	800fc7a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22>
  for (int i = 0; i < buffer_count_; ++i) {
 800fcf6:	2e00      	cmp	r6, #0
 800fcf8:	f340 813e 	ble.w	800ff78 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x320>
    const int offset = buffer_offsets_[i];
 800fcfc:	f8da 1024 	ldr.w	r1, [sl, #36]	@ 0x24
  int max_time = 0;
 800fd00:	f04f 0900 	mov.w	r9, #0
 800fd04:	f8da 300c 	ldr.w	r3, [sl, #12]
  int max_size = kLineWidth;
 800fd08:	f04f 0b50 	mov.w	fp, #80	@ 0x50
 800fd0c:	3904      	subs	r1, #4
 800fd0e:	eb01 0586 	add.w	r5, r1, r6, lsl #2
    if (last_time_used > max_time) {
 800fd12:	68d8      	ldr	r0, [r3, #12]
  for (int i = 0; i < buffer_count_; ++i) {
 800fd14:	3310      	adds	r3, #16
    const int size = offset + requirements->size;
 800fd16:	f851 4f04 	ldr.w	r4, [r1, #4]!
 800fd1a:	f853 2c10 	ldr.w	r2, [r3, #-16]
    if (last_time_used > max_time) {
 800fd1e:	4581      	cmp	r9, r0
    const int size = offset + requirements->size;
 800fd20:	4422      	add	r2, r4
    if (last_time_used > max_time) {
 800fd22:	bfb8      	it	lt
 800fd24:	4681      	movlt	r9, r0
    if (size > max_size) {
 800fd26:	4593      	cmp	fp, r2
 800fd28:	bfb8      	it	lt
 800fd2a:	4693      	movlt	fp, r2
  for (int i = 0; i < buffer_count_; ++i) {
 800fd2c:	42a9      	cmp	r1, r5
 800fd2e:	d1f0      	bne.n	800fd12 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0xba>
  for (int t = 0; t <= max_time; ++t) {
 800fd30:	f1b9 0f00 	cmp.w	r9, #0
 800fd34:	f2c0 80da 	blt.w	800feec <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x294>
 800fd38:	2500      	movs	r5, #0
      line[c] = '.';
 800fd3a:	2250      	movs	r2, #80	@ 0x50
 800fd3c:	212e      	movs	r1, #46	@ 0x2e
 800fd3e:	a809      	add	r0, sp, #36	@ 0x24
 800fd40:	f003 ff94 	bl	8013c6c <memset>
    for (int i = 0; i < buffer_count_; ++i) {
 800fd44:	2e00      	cmp	r6, #0
 800fd46:	f340 80d4 	ble.w	800fef2 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x29a>
 800fd4a:	1e72      	subs	r2, r6, #1
      BufferRequirements* requirements = &requirements_[i];
 800fd4c:	f8da 400c 	ldr.w	r4, [sl, #12]
    for (int i = 0; i < buffer_count_; ++i) {
 800fd50:	2100      	movs	r1, #0
      BufferRequirements* requirements = &requirements_[i];
 800fd52:	231d      	movs	r3, #29
 800fd54:	2a3d      	cmp	r2, #61	@ 0x3d
 800fd56:	f04f 0857 	mov.w	r8, #87	@ 0x57
 800fd5a:	4620      	mov	r0, r4
    int memory_use = 0;
 800fd5c:	460f      	mov	r7, r1
 800fd5e:	bfa8      	it	ge
 800fd60:	223d      	movge	r2, #61	@ 0x3d
      BufferRequirements* requirements = &requirements_[i];
 800fd62:	9304      	str	r3, [sp, #16]
    int memory_use = 0;
 800fd64:	9205      	str	r2, [sp, #20]
      if ((t < requirements->first_time_used) ||
 800fd66:	6883      	ldr	r3, [r0, #8]
 800fd68:	42ab      	cmp	r3, r5
 800fd6a:	dc3c      	bgt.n	800fde6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
 800fd6c:	68c3      	ldr	r3, [r0, #12]
 800fd6e:	42ab      	cmp	r3, r5
 800fd70:	db39      	blt.n	800fde6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
      const int offset = buffer_offsets_[i];
 800fd72:	f8da 3024 	ldr.w	r3, [sl, #36]	@ 0x24
 800fd76:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
      if (offset == -1) {
 800fd7a:	1c5a      	adds	r2, r3, #1
 800fd7c:	d033      	beq.n	800fde6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
      const int size = requirements->size;
 800fd7e:	f8d0 c000 	ldr.w	ip, [r0]
      memory_use += size;
 800fd82:	4467      	add	r7, ip
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 800fd84:	449c      	add	ip, r3
      const int line_start = (offset * kLineWidth) / max_size;
 800fd86:	eb03 0383 	add.w	r3, r3, r3, lsl #2
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 800fd8a:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
      const int line_start = (offset * kLineWidth) / max_size;
 800fd8e:	ea4f 1c03 	mov.w	ip, r3, lsl #4
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 800fd92:	ea4f 130e 	mov.w	r3, lr, lsl #4
      const int line_start = (offset * kLineWidth) / max_size;
 800fd96:	fb9c fcfb 	sdiv	ip, ip, fp
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 800fd9a:	fb93 f3fb 	sdiv	r3, r3, fp
      for (int n = line_start; n < line_end; ++n) {
 800fd9e:	459c      	cmp	ip, r3
 800fda0:	da21      	bge.n	800fde6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
 800fda2:	2909      	cmp	r1, #9
 800fda4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fda8:	aa09      	add	r2, sp, #36	@ 0x24
 800fdaa:	f340 80ea 	ble.w	800ff82 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x32a>
 800fdae:	eb02 0e0c 	add.w	lr, r2, ip
 800fdb2:	2923      	cmp	r1, #35	@ 0x23
 800fdb4:	f10d 0223 	add.w	r2, sp, #35	@ 0x23
 800fdb8:	46b4      	mov	ip, r6
 800fdba:	4413      	add	r3, r2
 800fdbc:	f340 8102 	ble.w	800ffc4 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x36c>
 800fdc0:	9306      	str	r3, [sp, #24]
        if (line[n] == '.') {
 800fdc2:	f81e 6f01 	ldrb.w	r6, [lr, #1]!
 800fdc6:	4633      	mov	r3, r6
 800fdc8:	2621      	movs	r6, #33	@ 0x21
 800fdca:	2b2e      	cmp	r3, #46	@ 0x2e
 800fdcc:	d105      	bne.n	800fdda <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x182>
          if (requirements->first_time_used == requirements->last_time_used) {
 800fdce:	9e04      	ldr	r6, [sp, #16]
 800fdd0:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800fdd4:	4293      	cmp	r3, r2
 800fdd6:	bf08      	it	eq
 800fdd8:	262a      	moveq	r6, #42	@ 0x2a
      for (int n = line_start; n < line_end; ++n) {
 800fdda:	9b06      	ldr	r3, [sp, #24]
            line[n] = GetOrdinalCharacter(i);
 800fddc:	f88e 6000 	strb.w	r6, [lr]
      for (int n = line_start; n < line_end; ++n) {
 800fde0:	4573      	cmp	r3, lr
 800fde2:	d1ee      	bne.n	800fdc2 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x16a>
 800fde4:	4666      	mov	r6, ip
    for (int i = 0; i < buffer_count_; ++i) {
 800fde6:	9b04      	ldr	r3, [sp, #16]
 800fde8:	3101      	adds	r1, #1
 800fdea:	f108 0801 	add.w	r8, r8, #1
 800fdee:	3010      	adds	r0, #16
 800fdf0:	3301      	adds	r3, #1
 800fdf2:	fa5f f888 	uxtb.w	r8, r8
 800fdf6:	b2db      	uxtb	r3, r3
 800fdf8:	9304      	str	r3, [sp, #16]
 800fdfa:	9b05      	ldr	r3, [sp, #20]
 800fdfc:	4299      	cmp	r1, r3
 800fdfe:	ddb2      	ble.n	800fd66 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x10e>
 800fe00:	42b1      	cmp	r1, r6
 800fe02:	da5e      	bge.n	800fec2 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x26a>
 800fe04:	f101 0057 	add.w	r0, r1, #87	@ 0x57
 800fe08:	eb04 1201 	add.w	r2, r4, r1, lsl #4
 800fe0c:	b2c0      	uxtb	r0, r0
      if ((t < requirements->first_time_used) ||
 800fe0e:	6893      	ldr	r3, [r2, #8]
 800fe10:	429d      	cmp	r5, r3
 800fe12:	db50      	blt.n	800feb6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
 800fe14:	68d3      	ldr	r3, [r2, #12]
 800fe16:	429d      	cmp	r5, r3
 800fe18:	dc4d      	bgt.n	800feb6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
      const int offset = buffer_offsets_[i];
 800fe1a:	f8da 3024 	ldr.w	r3, [sl, #36]	@ 0x24
 800fe1e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
      if (offset == -1) {
 800fe22:	1c5c      	adds	r4, r3, #1
 800fe24:	d047      	beq.n	800feb6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
      const int size = requirements->size;
 800fe26:	6814      	ldr	r4, [r2, #0]
      memory_use += size;
 800fe28:	4427      	add	r7, r4
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 800fe2a:	441c      	add	r4, r3
      const int line_start = (offset * kLineWidth) / max_size;
 800fe2c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 800fe30:	eb04 0884 	add.w	r8, r4, r4, lsl #2
      const int line_start = (offset * kLineWidth) / max_size;
 800fe34:	011b      	lsls	r3, r3, #4
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 800fe36:	ea4f 1808 	mov.w	r8, r8, lsl #4
      const int line_start = (offset * kLineWidth) / max_size;
 800fe3a:	fb93 f3fb 	sdiv	r3, r3, fp
      const int line_end = ((offset + size) * kLineWidth) / max_size;
 800fe3e:	fb98 f8fb 	sdiv	r8, r8, fp
      for (int n = line_start; n < line_end; ++n) {
 800fe42:	4543      	cmp	r3, r8
 800fe44:	da37      	bge.n	800feb6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
  return GetOrdinalCharacter(i % 62);
 800fe46:	ea4f 0e51 	mov.w	lr, r1, lsr #1
 800fe4a:	4c3b      	ldr	r4, [pc, #236]	@ (800ff38 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2e0>)
 800fe4c:	3b01      	subs	r3, #1
 800fe4e:	fba4 4e0e 	umull	r4, lr, r4, lr
 800fe52:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800fe56:	ebce 1e4e 	rsb	lr, lr, lr, lsl #5
 800fe5a:	eba1 0e4e 	sub.w	lr, r1, lr, lsl #1
 800fe5e:	f1be 0f09 	cmp.w	lr, #9
 800fe62:	dd48      	ble.n	800fef6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x29e>
 800fe64:	2923      	cmp	r1, #35	@ 0x23
 800fe66:	dd6d      	ble.n	800ff44 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ec>
 800fe68:	f10d 0423 	add.w	r4, sp, #35	@ 0x23
 800fe6c:	46b4      	mov	ip, r6
 800fe6e:	4606      	mov	r6, r0
 800fe70:	44a0      	add	r8, r4
 800fe72:	ac09      	add	r4, sp, #36	@ 0x24
 800fe74:	e9cd 5104 	strd	r5, r1, [sp, #16]
 800fe78:	4423      	add	r3, r4
 800fe7a:	e002      	b.n	800fe82 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22a>
      for (int n = line_start; n < line_end; ++n) {
 800fe7c:	4598      	cmp	r8, r3
            line[n] = GetOrdinalCharacter(i);
 800fe7e:	7018      	strb	r0, [r3, #0]
      for (int n = line_start; n < line_end; ++n) {
 800fe80:	d015      	beq.n	800feae <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x256>
        if (line[n] == '.') {
 800fe82:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 800fe86:	2021      	movs	r0, #33	@ 0x21
 800fe88:	2c2e      	cmp	r4, #46	@ 0x2e
 800fe8a:	d1f7      	bne.n	800fe7c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x224>
          if (requirements->first_time_used == requirements->last_time_used) {
 800fe8c:	202a      	movs	r0, #42	@ 0x2a
    return 'A' + (i - 36);
 800fe8e:	f10e 041d 	add.w	r4, lr, #29
          if (requirements->first_time_used == requirements->last_time_used) {
 800fe92:	e9d2 1502 	ldrd	r1, r5, [r2, #8]
 800fe96:	42a9      	cmp	r1, r5
 800fe98:	d0f0      	beq.n	800fe7c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x224>
  } else if (i < 36) {
 800fe9a:	f1be 0f23 	cmp.w	lr, #35	@ 0x23
    return 'A' + (i - 36);
 800fe9e:	b2e0      	uxtb	r0, r4
  } else if (i < 36) {
 800fea0:	dcec      	bgt.n	800fe7c <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x224>
    return 'a' + (i - 10);
 800fea2:	f10e 0057 	add.w	r0, lr, #87	@ 0x57
      for (int n = line_start; n < line_end; ++n) {
 800fea6:	4598      	cmp	r8, r3
    return 'a' + (i - 10);
 800fea8:	b2c0      	uxtb	r0, r0
            line[n] = GetOrdinalCharacter(i);
 800feaa:	7018      	strb	r0, [r3, #0]
      for (int n = line_start; n < line_end; ++n) {
 800feac:	d1e9      	bne.n	800fe82 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x22a>
 800feae:	4630      	mov	r0, r6
 800feb0:	4666      	mov	r6, ip
 800feb2:	e9dd 5104 	ldrd	r5, r1, [sp, #16]
    for (int i = 0; i < buffer_count_; ++i) {
 800feb6:	3101      	adds	r1, #1
 800feb8:	3001      	adds	r0, #1
 800feba:	3210      	adds	r2, #16
 800febc:	428e      	cmp	r6, r1
 800febe:	b2c0      	uxtb	r0, r0
 800fec0:	d1a5      	bne.n	800fe0e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x1b6>
                (memory_use + 1023) / 1024);
 800fec2:	f207 33ff 	addw	r3, r7, #1023	@ 0x3ff
    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	bfb8      	it	lt
 800feca:	f207 73fe 	addwlt	r3, r7, #2046	@ 0x7fe
 800fece:	129b      	asrs	r3, r3, #10
 800fed0:	4629      	mov	r1, r5
    line[kLineWidth] = 0;
 800fed2:	2400      	movs	r4, #0
  for (int t = 0; t <= max_time; ++t) {
 800fed4:	3501      	adds	r5, #1
    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
 800fed6:	aa09      	add	r2, sp, #36	@ 0x24
 800fed8:	4819      	ldr	r0, [pc, #100]	@ (800ff40 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2e8>)
    line[kLineWidth] = 0;
 800feda:	f88d 4074 	strb.w	r4, [sp, #116]	@ 0x74
    MicroPrintf("%4d: %s (%dk)", t, (const char*)line,
 800fede:	f7fe fae9 	bl	800e4b4 <_Z11MicroPrintfPKcz>
  for (int t = 0; t <= max_time; ++t) {
 800fee2:	45a9      	cmp	r9, r5
 800fee4:	db02      	blt.n	800feec <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x294>
    for (int i = 0; i < buffer_count_; ++i) {
 800fee6:	f8da 6008 	ldr.w	r6, [sl, #8]
 800feea:	e726      	b.n	800fd3a <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0xe2>
}
 800feec:	b01f      	add	sp, #124	@ 0x7c
 800feee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for (int i = 0; i < buffer_count_; ++i) {
 800fef2:	2300      	movs	r3, #0
 800fef4:	e7ec      	b.n	800fed0 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x278>
 800fef6:	ac09      	add	r4, sp, #36	@ 0x24
 800fef8:	eb04 0c03 	add.w	ip, r4, r3
 800fefc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ff00:	4498      	add	r8, r3
 800ff02:	e004      	b.n	800ff0e <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2b6>
        if (line[n] == '.') {
 800ff04:	2321      	movs	r3, #33	@ 0x21
      for (int n = line_start; n < line_end; ++n) {
 800ff06:	45e0      	cmp	r8, ip
            line[n] = GetOrdinalCharacter(i);
 800ff08:	f88c 3000 	strb.w	r3, [ip]
      for (int n = line_start; n < line_end; ++n) {
 800ff0c:	d0d3      	beq.n	800feb6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
        if (line[n] == '.') {
 800ff0e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800ff12:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff14:	d1f6      	bne.n	800ff04 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ac>
          if (requirements->first_time_used == requirements->last_time_used) {
 800ff16:	e9d2 4302 	ldrd	r4, r3, [r2, #8]
 800ff1a:	429c      	cmp	r4, r3
 800ff1c:	d101      	bne.n	800ff22 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ca>
 800ff1e:	232a      	movs	r3, #42	@ 0x2a
 800ff20:	e7f1      	b.n	800ff06 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ae>
  if (i < 10) {
 800ff22:	2909      	cmp	r1, #9
 800ff24:	dd4a      	ble.n	800ffbc <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x364>
  } else if (i < 36) {
 800ff26:	2923      	cmp	r1, #35	@ 0x23
 800ff28:	dd46      	ble.n	800ffb8 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x360>
  } else if (i < 62) {
 800ff2a:	293d      	cmp	r1, #61	@ 0x3d
 800ff2c:	dd20      	ble.n	800ff70 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x318>
  return GetOrdinalCharacter(i % 62);
 800ff2e:	4673      	mov	r3, lr
    return '0' + i;
 800ff30:	3330      	adds	r3, #48	@ 0x30
 800ff32:	b2db      	uxtb	r3, r3
 800ff34:	e7e7      	b.n	800ff06 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ae>
 800ff36:	bf00      	nop
 800ff38:	84210843 	.word	0x84210843
 800ff3c:	08017aec 	.word	0x08017aec
 800ff40:	08017b28 	.word	0x08017b28
 800ff44:	ac09      	add	r4, sp, #36	@ 0x24
 800ff46:	eb04 0c03 	add.w	ip, r4, r3
 800ff4a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ff4e:	4498      	add	r8, r3
        if (line[n] == '.') {
 800ff50:	f81c 4f01 	ldrb.w	r4, [ip, #1]!
 800ff54:	2321      	movs	r3, #33	@ 0x21
 800ff56:	2c2e      	cmp	r4, #46	@ 0x2e
 800ff58:	d105      	bne.n	800ff66 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x30e>
    return 'a' + (i - 10);
 800ff5a:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 800ff5e:	42a3      	cmp	r3, r4
 800ff60:	bf14      	ite	ne
 800ff62:	4603      	movne	r3, r0
 800ff64:	232a      	moveq	r3, #42	@ 0x2a
      for (int n = line_start; n < line_end; ++n) {
 800ff66:	45e0      	cmp	r8, ip
            line[n] = GetOrdinalCharacter(i);
 800ff68:	f88c 3000 	strb.w	r3, [ip]
      for (int n = line_start; n < line_end; ++n) {
 800ff6c:	d1f0      	bne.n	800ff50 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2f8>
 800ff6e:	e7a2      	b.n	800feb6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x25e>
    return 'A' + (i - 36);
 800ff70:	f101 031d 	add.w	r3, r1, #29
 800ff74:	b2db      	uxtb	r3, r3
 800ff76:	e7c6      	b.n	800ff06 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ae>
  int max_time = 0;
 800ff78:	f04f 0900 	mov.w	r9, #0
  int max_size = kLineWidth;
 800ff7c:	f04f 0b50 	mov.w	fp, #80	@ 0x50
 800ff80:	e6da      	b.n	800fd38 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0xe0>
 800ff82:	4494      	add	ip, r2
 800ff84:	f10d 0223 	add.w	r2, sp, #35	@ 0x23
 800ff88:	18d3      	adds	r3, r2, r3
 800ff8a:	9306      	str	r3, [sp, #24]
    return '0' + i;
 800ff8c:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 800ff90:	b2db      	uxtb	r3, r3
 800ff92:	9307      	str	r3, [sp, #28]
        if (line[n] == '.') {
 800ff94:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 800ff98:	2321      	movs	r3, #33	@ 0x21
 800ff9a:	f1be 0f2e 	cmp.w	lr, #46	@ 0x2e
 800ff9e:	d105      	bne.n	800ffac <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x354>
    return '0' + i;
 800ffa0:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800ffa4:	429a      	cmp	r2, r3
 800ffa6:	9b07      	ldr	r3, [sp, #28]
 800ffa8:	bf08      	it	eq
 800ffaa:	232a      	moveq	r3, #42	@ 0x2a
            line[n] = GetOrdinalCharacter(i);
 800ffac:	f88c 3000 	strb.w	r3, [ip]
      for (int n = line_start; n < line_end; ++n) {
 800ffb0:	9b06      	ldr	r3, [sp, #24]
 800ffb2:	459c      	cmp	ip, r3
 800ffb4:	d1ee      	bne.n	800ff94 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x33c>
 800ffb6:	e716      	b.n	800fde6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
    return 'a' + (i - 10);
 800ffb8:	4603      	mov	r3, r0
 800ffba:	e7a4      	b.n	800ff06 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2ae>
  if (i < 10) {
 800ffbc:	460b      	mov	r3, r1
 800ffbe:	e7b7      	b.n	800ff30 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x2d8>
 800ffc0:	4643      	mov	r3, r8
 800ffc2:	e68d      	b.n	800fce0 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x88>
 800ffc4:	9a05      	ldr	r2, [sp, #20]
 800ffc6:	9305      	str	r3, [sp, #20]
        if (line[n] == '.') {
 800ffc8:	f81e 6f01 	ldrb.w	r6, [lr, #1]!
 800ffcc:	2321      	movs	r3, #33	@ 0x21
 800ffce:	2e2e      	cmp	r6, #46	@ 0x2e
 800ffd0:	d105      	bne.n	800ffde <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x386>
          if (requirements->first_time_used == requirements->last_time_used) {
 800ffd2:	e9d0 3602 	ldrd	r3, r6, [r0, #8]
 800ffd6:	429e      	cmp	r6, r3
 800ffd8:	bf14      	ite	ne
 800ffda:	4643      	movne	r3, r8
 800ffdc:	232a      	moveq	r3, #42	@ 0x2a
            line[n] = GetOrdinalCharacter(i);
 800ffde:	f88e 3000 	strb.w	r3, [lr]
      for (int n = line_start; n < line_end; ++n) {
 800ffe2:	9b05      	ldr	r3, [sp, #20]
 800ffe4:	459e      	cmp	lr, r3
 800ffe6:	d1ef      	bne.n	800ffc8 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x370>
 800ffe8:	4666      	mov	r6, ip
 800ffea:	9205      	str	r2, [sp, #20]
 800ffec:	e6fb      	b.n	800fde6 <_ZN6tflite19GreedyMemoryPlanner15PrintMemoryPlanEv+0x18e>
 800ffee:	bf00      	nop

0800fff0 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi>:

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(int buffer_index,
                                                     int* offset) {
 800fff0:	b570      	push	{r4, r5, r6, lr}
 800fff2:	460c      	mov	r4, r1
 800fff4:	4605      	mov	r5, r0
 800fff6:	4616      	mov	r6, r2
  CalculateOffsetsIfNeeded();
 800fff8:	f7ff fce8 	bl	800f9cc <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
 800fffc:	2c00      	cmp	r4, #0
 800fffe:	db08      	blt.n	8010012 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x22>
 8010000:	68ab      	ldr	r3, [r5, #8]
 8010002:	42a3      	cmp	r3, r4
 8010004:	dd05      	ble.n	8010012 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x22>
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
                buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
 8010006:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
  return kTfLiteOk;
 8010008:	2000      	movs	r0, #0
  *offset = buffer_offsets_[buffer_index];
 801000a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801000e:	6033      	str	r3, [r6, #0]
}
 8010010:	bd70      	pop	{r4, r5, r6, pc}
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
 8010012:	68aa      	ldr	r2, [r5, #8]
 8010014:	4621      	mov	r1, r4
 8010016:	4802      	ldr	r0, [pc, #8]	@ (8010020 <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEiPi+0x30>)
 8010018:	f7fe fa4c 	bl	800e4b4 <_Z11MicroPrintfPKcz>
 801001c:	2001      	movs	r0, #1
}
 801001e:	bd70      	pop	{r4, r5, r6, pc}
 8010020:	08017b38 	.word	0x08017b38

08010024 <_ZN6tflite18MicroMemoryPlanner15PrintMemoryPlanEv>:
  // after invocation, and False if it doesn't.
  virtual bool preserves_all_tensors() const = 0;

  virtual void PrintMemoryPlan() {
    // Default does nothing.
  }
 8010024:	4770      	bx	lr
 8010026:	bf00      	nop

08010028 <_ZNK6tflite19LinearMemoryPlanner21preserves_all_tensorsEv>:
  int GetBufferCount() override;
  TfLiteStatus GetOffsetForBuffer(int buffer_index, int* offset) override;

  // Returns True because the LinearMemoryPlanner preserves all tensors after
  // invocation.
  bool preserves_all_tensors() const override { return true; }
 8010028:	2001      	movs	r0, #1
 801002a:	4770      	bx	lr

0801002c <_ZN6tflite19LinearMemoryPlannerD1Ev>:
// C++11 requires defining a constexpr static class member in a .cc file
constexpr int tflite::LinearMemoryPlanner::kMaxBufferCount;

LinearMemoryPlanner::LinearMemoryPlanner()
    : current_buffer_count_(0), next_free_offset_(0) {}
LinearMemoryPlanner::~LinearMemoryPlanner() {}
 801002c:	4770      	bx	lr
 801002e:	bf00      	nop

08010030 <_ZN6tflite19LinearMemoryPlanner20GetMaximumMemorySizeEv>:
  next_free_offset_ += size;
  ++current_buffer_count_;
  return kTfLiteOk;
}

size_t LinearMemoryPlanner::GetMaximumMemorySize() { return next_free_offset_; }
 8010030:	f500 5080 	add.w	r0, r0, #4096	@ 0x1000
 8010034:	6880      	ldr	r0, [r0, #8]
 8010036:	4770      	bx	lr

08010038 <_ZN6tflite19LinearMemoryPlanner14GetBufferCountEv>:

int LinearMemoryPlanner::GetBufferCount() { return current_buffer_count_; }
 8010038:	f500 5080 	add.w	r0, r0, #4096	@ 0x1000
 801003c:	6840      	ldr	r0, [r0, #4]
 801003e:	4770      	bx	lr

08010040 <_ZN6tflite19LinearMemoryPlannerD0Ev>:
LinearMemoryPlanner::~LinearMemoryPlanner() {}
 8010040:	b510      	push	{r4, lr}
 8010042:	4604      	mov	r4, r0
 8010044:	f241 010c 	movw	r1, #4108	@ 0x100c
 8010048:	f003 fa5e 	bl	8013508 <_ZdlPvj>
 801004c:	4620      	mov	r0, r4
 801004e:	bd10      	pop	{r4, pc}

08010050 <_ZN6tflite19LinearMemoryPlanner9AddBufferEiii>:
  if (current_buffer_count_ >= kMaxBufferCount) {
 8010050:	f500 5280 	add.w	r2, r0, #4096	@ 0x1000
 8010054:	6853      	ldr	r3, [r2, #4]
 8010056:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
                                            int last_time_used) {
 801005a:	b510      	push	{r4, lr}
  if (current_buffer_count_ >= kMaxBufferCount) {
 801005c:	da09      	bge.n	8010072 <_ZN6tflite19LinearMemoryPlanner9AddBufferEiii+0x22>
  buffer_offsets_[current_buffer_count_] = next_free_offset_;
 801005e:	6894      	ldr	r4, [r2, #8]
 8010060:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  ++current_buffer_count_;
 8010064:	3301      	adds	r3, #1
  next_free_offset_ += size;
 8010066:	4421      	add	r1, r4
  buffer_offsets_[current_buffer_count_] = next_free_offset_;
 8010068:	6044      	str	r4, [r0, #4]
  return kTfLiteOk;
 801006a:	2000      	movs	r0, #0
  next_free_offset_ += size;
 801006c:	e9c2 3101 	strd	r3, r1, [r2, #4]
}
 8010070:	bd10      	pop	{r4, pc}
    MicroPrintf("Too many buffers (max is %d)", kMaxBufferCount);
 8010072:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8010076:	4802      	ldr	r0, [pc, #8]	@ (8010080 <_ZN6tflite19LinearMemoryPlanner9AddBufferEiii+0x30>)
 8010078:	f7fe fa1c 	bl	800e4b4 <_Z11MicroPrintfPKcz>
 801007c:	2001      	movs	r0, #1
}
 801007e:	bd10      	pop	{r4, pc}
 8010080:	08017acc 	.word	0x08017acc

08010084 <_ZN6tflite19LinearMemoryPlanner18GetOffsetForBufferEiPi>:

TfLiteStatus LinearMemoryPlanner::GetOffsetForBuffer(int buffer_index,
                                                     int* offset) {
  if ((buffer_index < 0) || (buffer_index >= current_buffer_count_)) {
 8010084:	2900      	cmp	r1, #0
 8010086:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
                                                     int* offset) {
 801008a:	b510      	push	{r4, lr}
  if ((buffer_index < 0) || (buffer_index >= current_buffer_count_)) {
 801008c:	db08      	blt.n	80100a0 <_ZN6tflite19LinearMemoryPlanner18GetOffsetForBufferEiPi+0x1c>
 801008e:	685c      	ldr	r4, [r3, #4]
 8010090:	428c      	cmp	r4, r1
 8010092:	dd05      	ble.n	80100a0 <_ZN6tflite19LinearMemoryPlanner18GetOffsetForBufferEiPi+0x1c>
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
                current_buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
 8010094:	eb00 0381 	add.w	r3, r0, r1, lsl #2
  return kTfLiteOk;
 8010098:	2000      	movs	r0, #0
  *offset = buffer_offsets_[buffer_index];
 801009a:	685b      	ldr	r3, [r3, #4]
 801009c:	6013      	str	r3, [r2, #0]
}
 801009e:	bd10      	pop	{r4, pc}
    MicroPrintf("buffer index %d is outside range 0 to %d", buffer_index,
 80100a0:	685a      	ldr	r2, [r3, #4]
 80100a2:	4802      	ldr	r0, [pc, #8]	@ (80100ac <_ZN6tflite19LinearMemoryPlanner18GetOffsetForBufferEiPi+0x28>)
 80100a4:	f7fe fa06 	bl	800e4b4 <_Z11MicroPrintfPKcz>
 80100a8:	2001      	movs	r0, #1
}
 80100aa:	bd10      	pop	{r4, pc}
 80100ac:	08017b38 	.word	0x08017b38

080100b0 <_ZN6tflite19LinearMemoryPlannerC1Ev>:
LinearMemoryPlanner::LinearMemoryPlanner()
 80100b0:	b410      	push	{r4}
    : current_buffer_count_(0), next_free_offset_(0) {}
 80100b2:	4c05      	ldr	r4, [pc, #20]	@ (80100c8 <_ZN6tflite19LinearMemoryPlannerC1Ev+0x18>)
 80100b4:	2100      	movs	r1, #0
 80100b6:	f500 5280 	add.w	r2, r0, #4096	@ 0x1000
 80100ba:	6004      	str	r4, [r0, #0]
 80100bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100c0:	e9c2 1101 	strd	r1, r1, [r2, #4]
 80100c4:	4770      	bx	lr
 80100c6:	bf00      	nop
 80100c8:	0801f084 	.word	0x0801f084

080100cc <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteType>:
#include "tensorflow/lite/core/api/flatbuffer_conversions.h"
#include "tensorflow/lite/micro/tflite_bridge/micro_error_reporter.h"
#include "tensorflow/lite/schema/schema_generated.h"

namespace tflite {
TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type) {
 80100cc:	b538      	push	{r3, r4, r5, lr}
 80100ce:	4604      	mov	r4, r0
 80100d0:	460d      	mov	r5, r1
  return ConvertTensorType(tensor_type, type, tflite::GetMicroErrorReporter());
 80100d2:	f000 f829 	bl	8010128 <_ZN6tflite21GetMicroErrorReporterEv>
 80100d6:	4602      	mov	r2, r0
 80100d8:	4629      	mov	r1, r5
 80100da:	4620      	mov	r0, r4
}
 80100dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return ConvertTensorType(tensor_type, type, tflite::GetMicroErrorReporter());
 80100e0:	f7fa be06 	b.w	800acf0 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>

080100e4 <_ZN6tflite24CallBuiltinParseFunctionEPF12TfLiteStatusPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPvES3_S7_S9_>:

TfLiteStatus CallBuiltinParseFunction(TfLiteBridgeBuiltinParseFunction parser,
                                      const Operator* op,
                                      BuiltinDataAllocator* allocator,
                                      void** builtin_data) {
 80100e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100e8:	460d      	mov	r5, r1
 80100ea:	4604      	mov	r4, r0
 80100ec:	4616      	mov	r6, r2
 80100ee:	461f      	mov	r7, r3
  return parser(op, tflite::GetMicroErrorReporter(), allocator, builtin_data);
 80100f0:	f000 f81a 	bl	8010128 <_ZN6tflite21GetMicroErrorReporterEv>
 80100f4:	46a4      	mov	ip, r4
 80100f6:	4601      	mov	r1, r0
 80100f8:	463b      	mov	r3, r7
 80100fa:	4632      	mov	r2, r6
 80100fc:	4628      	mov	r0, r5
}
 80100fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return parser(op, tflite::GetMicroErrorReporter(), allocator, builtin_data);
 8010102:	4760      	bx	ip

08010104 <_ZN6tflite18MicroErrorReporterD1Ev>:
namespace tflite {
// Get a pointer to a singleton global error reporter.
ErrorReporter* GetMicroErrorReporter();
class MicroErrorReporter : public ErrorReporter {
 public:
  ~MicroErrorReporter() override {}
 8010104:	4770      	bx	lr
 8010106:	bf00      	nop

08010108 <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
  }
  return error_reporter_;
}

int MicroErrorReporter::Report(const char* format, va_list args) {
  VMicroPrintf(format, args);
 8010108:	4608      	mov	r0, r1
 801010a:	4611      	mov	r1, r2
int MicroErrorReporter::Report(const char* format, va_list args) {
 801010c:	b508      	push	{r3, lr}
  VMicroPrintf(format, args);
 801010e:	f7fe f9c7 	bl	800e4a0 <_Z12VMicroPrintfPKcSt9__va_list>
  return 0;
}
 8010112:	2000      	movs	r0, #0
 8010114:	bd08      	pop	{r3, pc}
 8010116:	bf00      	nop

08010118 <_ZN6tflite18MicroErrorReporterD0Ev>:
 8010118:	b510      	push	{r4, lr}
 801011a:	4604      	mov	r4, r0
 801011c:	2104      	movs	r1, #4
 801011e:	f003 f9f3 	bl	8013508 <_ZdlPvj>
 8010122:	4620      	mov	r0, r4
 8010124:	bd10      	pop	{r4, pc}
 8010126:	bf00      	nop

08010128 <_ZN6tflite21GetMicroErrorReporterEv>:
  if (error_reporter_ == nullptr) {
 8010128:	4b04      	ldr	r3, [pc, #16]	@ (801013c <_ZN6tflite21GetMicroErrorReporterEv+0x14>)
 801012a:	6818      	ldr	r0, [r3, #0]
 801012c:	b100      	cbz	r0, 8010130 <_ZN6tflite21GetMicroErrorReporterEv+0x8>
}
 801012e:	4770      	bx	lr
class MicroErrorReporter : public ErrorReporter {
 8010130:	4a03      	ldr	r2, [pc, #12]	@ (8010140 <_ZN6tflite21GetMicroErrorReporterEv+0x18>)
 8010132:	4904      	ldr	r1, [pc, #16]	@ (8010144 <_ZN6tflite21GetMicroErrorReporterEv+0x1c>)
 8010134:	4610      	mov	r0, r2
    error_reporter_ = new (micro_error_reporter_buffer) MicroErrorReporter();
 8010136:	601a      	str	r2, [r3, #0]
 8010138:	6011      	str	r1, [r2, #0]
}
 801013a:	4770      	bx	lr
 801013c:	2401df68 	.word	0x2401df68
 8010140:	2401df6c 	.word	0x2401df6c
 8010144:	0801f0b4 	.word	0x0801f0b4

08010148 <arm_convolve_1x1_s8_fast>:
                                             const cmsis_nn_dims *bias_dims,
                                             const int32_t *bias_data,
                                             const cmsis_nn_dims *output_dims,
                                             int8_t *output_data)
{
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 8010148:	6908      	ldr	r0, [r1, #16]
 801014a:	2800      	cmp	r0, #0
 801014c:	d131      	bne.n	80101b2 <arm_convolve_1x1_s8_fast+0x6a>
{
 801014e:	b530      	push	{r4, r5, lr}
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 8010150:	694c      	ldr	r4, [r1, #20]
{
 8010152:	b08d      	sub	sp, #52	@ 0x34
    if (conv_params->padding.w != 0 || conv_params->padding.h != 0 || conv_params->stride.w != 1 ||
 8010154:	2c00      	cmp	r4, #0
 8010156:	d129      	bne.n	80101ac <arm_convolve_1x1_s8_fast+0x64>
 8010158:	6888      	ldr	r0, [r1, #8]
 801015a:	2801      	cmp	r0, #1
 801015c:	d126      	bne.n	80101ac <arm_convolve_1x1_s8_fast+0x64>
 801015e:	68c8      	ldr	r0, [r1, #12]
 8010160:	2801      	cmp	r0, #1
 8010162:	d123      	bne.n	80101ac <arm_convolve_1x1_s8_fast+0x64>
    }

    (void)filter_dims;
    (void)bias_dims;

    const int32_t rhs_cols = input_dims->c;
 8010164:	68d8      	ldr	r0, [r3, #12]
    }
#else
    (void)ctx;
#endif

    arm_nn_mat_mult_nt_t_s8(input_data,
 8010166:	9004      	str	r0, [sp, #16]
 8010168:	900a      	str	r0, [sp, #40]	@ 0x28
 801016a:	6a48      	ldr	r0, [r1, #36]	@ 0x24
 801016c:	9008      	str	r0, [sp, #32]
 801016e:	6a08      	ldr	r0, [r1, #32]
 8010170:	9007      	str	r0, [sp, #28]
 8010172:	e9d1 0500 	ldrd	r0, r5, [r1]
 8010176:	9506      	str	r5, [sp, #24]
    int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
 8010178:	6899      	ldr	r1, [r3, #8]
    arm_nn_mat_mult_nt_t_s8(input_data,
 801017a:	9005      	str	r0, [sp, #20]
    int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
 801017c:	e9d3 5000 	ldrd	r5, r0, [r3]
 8010180:	fb00 f101 	mul.w	r1, r0, r1
 8010184:	fb05 f101 	mul.w	r1, r5, r1
    arm_nn_mat_mult_nt_t_s8(input_data,
 8010188:	e9d2 0300 	ldrd	r0, r3, [r2]
 801018c:	9102      	str	r1, [sp, #8]
    const int32_t rhs_rows = output_dims->c;
 801018e:	9915      	ldr	r1, [sp, #84]	@ 0x54
    arm_nn_mat_mult_nt_t_s8(input_data,
 8010190:	9301      	str	r3, [sp, #4]
 8010192:	9000      	str	r0, [sp, #0]
    const int32_t rhs_rows = output_dims->c;
 8010194:	68c9      	ldr	r1, [r1, #12]
    arm_nn_mat_mult_nt_t_s8(input_data,
 8010196:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010198:	9109      	str	r1, [sp, #36]	@ 0x24
 801019a:	9103      	str	r1, [sp, #12]
 801019c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801019e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80101a0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80101a2:	f000 f977 	bl	8010494 <arm_nn_mat_mult_nt_t_s8>
                            conv_params->activation.max,
                            rhs_rows,
                            rhs_cols);

    /* Return to application */
    return ARM_CMSIS_NN_SUCCESS;
 80101a6:	4620      	mov	r0, r4
}
 80101a8:	b00d      	add	sp, #52	@ 0x34
 80101aa:	bd30      	pop	{r4, r5, pc}
        return ARM_CMSIS_NN_ARG_ERROR;
 80101ac:	f04f 30ff 	mov.w	r0, #4294967295
 80101b0:	e7fa      	b.n	80101a8 <arm_convolve_1x1_s8_fast+0x60>
 80101b2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80101b6:	4770      	bx	lr

080101b8 <arm_convolve_1x1_s8_fast_get_buffer_size>:
    return arm_convolve_1x1_s8_fast_get_buffer_size_dsp(input_dims);
#else
    (void)input_dims;
#endif
    return 0;
}
 80101b8:	2000      	movs	r0, #0
 80101ba:	4770      	bx	lr

080101bc <arm_fully_connected_s16_get_buffer_size>:

int32_t arm_fully_connected_s16_get_buffer_size(const cmsis_nn_dims *filter_dims)
{
    (void)filter_dims;
    return 0;
}
 80101bc:	2000      	movs	r0, #0
 80101be:	4770      	bx	lr

080101c0 <arm_fully_connected_s8_get_buffer_size>:
#if defined(ARM_MATH_MVEI)
    return arm_fully_connected_s8_get_buffer_size_mve(filter_dims);
#else
    return arm_fully_connected_s8_get_buffer_size_dsp(filter_dims);
#endif
}
 80101c0:	2000      	movs	r0, #0
 80101c2:	4770      	bx	lr

080101c4 <arm_fully_connected_per_channel_s8>:
                                                       const int8_t *kernel,
                                                       const cmsis_nn_dims *bias_dims,
                                                       const int32_t *bias_data,
                                                       const cmsis_nn_dims *output_dims,
                                                       int8_t *output_data)
{
 80101c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;

    int32_t batch_cnt = input_dims->n;
 80101c8:	681d      	ldr	r5, [r3, #0]
{
 80101ca:	b08f      	sub	sp, #60	@ 0x3c
 80101cc:	4690      	mov	r8, r2
    {
        return (ARM_CMSIS_NN_ARG_ERROR);
    }
#endif

    const int32_t *kernel_sum = (const int32_t *)ctx->buf;
 80101ce:	6802      	ldr	r2, [r0, #0]
{
 80101d0:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 80101d2:	f8dd a064 	ldr.w	sl, [sp, #100]	@ 0x64
 80101d6:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74

    while (batch_cnt)
 80101da:	b355      	cbz	r5, 8010232 <arm_fully_connected_per_channel_s8+0x6e>
 80101dc:	460c      	mov	r4, r1
                                        fc_params->input_offset,
                                        fc_params->output_offset,
                                        quant_params->multiplier,
                                        quant_params->shift,
                                        filter_dims->n, /* col_dim or accum_depth */
                                        output_dims->c, /* row_dim or output_depth */
 80101de:	f8d9 300c 	ldr.w	r3, [r9, #12]
                                        filter_dims->n, /* col_dim or accum_depth */
 80101e2:	f8da 1000 	ldr.w	r1, [sl]
        arm_nn_vec_mat_mult_t_per_ch_s8(input_data,
 80101e6:	f04f 0b01 	mov.w	fp, #1
 80101ea:	920d      	str	r2, [sp, #52]	@ 0x34
 80101ec:	9306      	str	r3, [sp, #24]
 80101ee:	4630      	mov	r0, r6
 80101f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80101f4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80101f8:	e9cd 3104 	strd	r3, r1, [sp, #16]
 80101fc:	f8d8 2000 	ldr.w	r2, [r8]
 8010200:	68a3      	ldr	r3, [r4, #8]
 8010202:	9700      	str	r7, [sp, #0]
 8010204:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010206:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801020a:	6822      	ldr	r2, [r4, #0]
 801020c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801020e:	9201      	str	r2, [sp, #4]
 8010210:	6862      	ldr	r2, [r4, #4]
 8010212:	920a      	str	r2, [sp, #40]	@ 0x28
 8010214:	6922      	ldr	r2, [r4, #16]
 8010216:	9208      	str	r2, [sp, #32]
 8010218:	68e2      	ldr	r2, [r4, #12]
 801021a:	9207      	str	r2, [sp, #28]
 801021c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801021e:	f000 fe0d 	bl	8010e3c <arm_nn_vec_mat_mult_t_per_ch_s8>
                                        fc_params->activation.min,
                                        fc_params->activation.max,
                                        1L,
                                        fc_params->filter_offset);

        input_data += filter_dims->n;
 8010222:	f8da 1000 	ldr.w	r1, [sl]
        output_data += output_dims->c;
 8010226:	f8d9 300c 	ldr.w	r3, [r9, #12]
    while (batch_cnt)
 801022a:	3d01      	subs	r5, #1
        input_data += filter_dims->n;
 801022c:	440e      	add	r6, r1
        output_data += output_dims->c;
 801022e:	441f      	add	r7, r3
    while (batch_cnt)
 8010230:	d1dc      	bne.n	80101ec <arm_fully_connected_per_channel_s8+0x28>
        batch_cnt--;
    }
    return (ARM_CMSIS_NN_SUCCESS);
}
 8010232:	2000      	movs	r0, #0
 8010234:	b00f      	add	sp, #60	@ 0x3c
 8010236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801023a:	bf00      	nop

0801023c <arm_fully_connected_s16>:
                                            const int8_t *kernel,
                                            const cmsis_nn_dims *bias_dims,
                                            const int64_t *bias,
                                            const cmsis_nn_dims *output_dims,
                                            int16_t *output)
{
 801023c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)ctx;
    (void)fc_params->filter_offset;

    int32_t batch_cnt = input_dims->n;

    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 8010240:	6810      	ldr	r0, [r2, #0]
{
 8010242:	b087      	sub	sp, #28
    int32_t batch_cnt = input_dims->n;
 8010244:	681c      	ldr	r4, [r3, #0]
{
 8010246:	4693      	mov	fp, r2
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 8010248:	4b1b      	ldr	r3, [pc, #108]	@ (80102b8 <arm_fully_connected_s16+0x7c>)
{
 801024a:	460f      	mov	r7, r1
 801024c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 801024e:	4298      	cmp	r0, r3
{
 8010250:	f8dd 9044 	ldr.w	r9, [sp, #68]	@ 0x44
 8010254:	e9dd 8615 	ldrd	r8, r6, [sp, #84]	@ 0x54
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 8010258:	dc2b      	bgt.n	80102b2 <arm_fully_connected_s16+0x76>
 801025a:	f500 4000 	add.w	r0, r0, #32768	@ 0x8000
 801025e:	ea4f 4a20 	mov.w	sl, r0, asr #16

    while (batch_cnt)
 8010262:	b314      	cbz	r4, 80102aa <arm_fully_connected_s16+0x6e>
                                  bias,
                                  output,
                                  reduced_multiplier,
                                  quant_params->shift,
                                  filter_dims->n, /* col_dim or accum_depth */
                                  output_dims->c, /* row_dim or output_depth */
 8010264:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010268:	9616      	str	r6, [sp, #88]	@ 0x58
 801026a:	4656      	mov	r6, sl
                                  filter_dims->n, /* col_dim or accum_depth */
 801026c:	f8d9 1000 	ldr.w	r1, [r9]
                                  output_dims->c, /* row_dim or output_depth */
 8010270:	461a      	mov	r2, r3
 8010272:	f8dd a058 	ldr.w	sl, [sp, #88]	@ 0x58
        arm_nn_vec_mat_mult_t_s16(input,
 8010276:	6938      	ldr	r0, [r7, #16]
 8010278:	4653      	mov	r3, sl
 801027a:	9203      	str	r2, [sp, #12]
 801027c:	f8db 2004 	ldr.w	r2, [fp, #4]
 8010280:	9005      	str	r0, [sp, #20]
 8010282:	4628      	mov	r0, r5
 8010284:	9102      	str	r1, [sp, #8]
 8010286:	68f9      	ldr	r1, [r7, #12]
 8010288:	9201      	str	r2, [sp, #4]
 801028a:	9104      	str	r1, [sp, #16]
 801028c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801028e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010290:	9600      	str	r6, [sp, #0]
 8010292:	f001 fd3f 	bl	8011d14 <arm_nn_vec_mat_mult_t_s16>
                                  fc_params->activation.min,
                                  fc_params->activation.max);
        input += filter_dims->n;
 8010296:	f8d9 1000 	ldr.w	r1, [r9]
        output += output_dims->c;
 801029a:	f8d8 200c 	ldr.w	r2, [r8, #12]
    while (batch_cnt)
 801029e:	3c01      	subs	r4, #1
        input += filter_dims->n;
 80102a0:	eb05 0541 	add.w	r5, r5, r1, lsl #1
        output += output_dims->c;
 80102a4:	eb0a 0a42 	add.w	sl, sl, r2, lsl #1
    while (batch_cnt)
 80102a8:	d1e5      	bne.n	8010276 <arm_fully_connected_s16+0x3a>
        batch_cnt--;
    }

    return (ARM_CMSIS_NN_SUCCESS);
}
 80102aa:	2000      	movs	r0, #0
 80102ac:	b007      	add	sp, #28
 80102ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    const int32_t reduced_multiplier = REDUCE_MULTIPLIER(quant_params->multiplier);
 80102b2:	f647 7aff 	movw	sl, #32767	@ 0x7fff
 80102b6:	e7d4      	b.n	8010262 <arm_fully_connected_s16+0x26>
 80102b8:	7ffeffff 	.word	0x7ffeffff

080102bc <arm_fully_connected_s4>:
                                           const int8_t *kernel,
                                           const cmsis_nn_dims *bias_dims,
                                           const int32_t *bias,
                                           const cmsis_nn_dims *output_dims,
                                           int8_t *output)
{
 80102bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;
    (void)ctx;
    (void)fc_params->filter_offset;

    int32_t batch_cnt = input_dims->n;
 80102c0:	681d      	ldr	r5, [r3, #0]
{
 80102c2:	b089      	sub	sp, #36	@ 0x24
 80102c4:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 80102c6:	f8dd 904c 	ldr.w	r9, [sp, #76]	@ 0x4c
 80102ca:	e9dd b816 	ldrd	fp, r8, [sp, #88]	@ 0x58

    while (batch_cnt)
 80102ce:	b32d      	cbz	r5, 801031c <arm_fully_connected_s4+0x60>
 80102d0:	460c      	mov	r4, r1
 80102d2:	4617      	mov	r7, r2
                                 fc_params->input_offset,
                                 fc_params->output_offset,
                                 quant_params->multiplier,
                                 quant_params->shift,
                                 filter_dims->n, /* col_dim or accum_depth */
                                 output_dims->c, /* row_dim or output_depth */
 80102d4:	46c2      	mov	sl, r8
 80102d6:	f8d8 200c 	ldr.w	r2, [r8, #12]
                                 filter_dims->n, /* col_dim or accum_depth */
 80102da:	f8d9 1000 	ldr.w	r1, [r9]
                                 output_dims->c, /* row_dim or output_depth */
 80102de:	f8dd 8060 	ldr.w	r8, [sp, #96]	@ 0x60
        arm_nn_vec_mat_mult_t_s4(input,
 80102e2:	e9d4 3e03 	ldrd	r3, lr, [r4, #12]
 80102e6:	9205      	str	r2, [sp, #20]
 80102e8:	6878      	ldr	r0, [r7, #4]
 80102ea:	e9cd 3e06 	strd	r3, lr, [sp, #24]
 80102ee:	68a2      	ldr	r2, [r4, #8]
 80102f0:	4643      	mov	r3, r8
 80102f2:	f8d7 c000 	ldr.w	ip, [r7]
 80102f6:	e9cd 0103 	strd	r0, r1, [sp, #12]
 80102fa:	6820      	ldr	r0, [r4, #0]
 80102fc:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80102fe:	9000      	str	r0, [sp, #0]
 8010300:	4630      	mov	r0, r6
 8010302:	e9cd 2c01 	strd	r2, ip, [sp, #4]
 8010306:	465a      	mov	r2, fp
 8010308:	f001 fe96 	bl	8012038 <arm_nn_vec_mat_mult_t_s4>
                                 fc_params->activation.min,
                                 fc_params->activation.max);

        input += filter_dims->n;
 801030c:	f8d9 1000 	ldr.w	r1, [r9]
        output += output_dims->c;
 8010310:	f8da 200c 	ldr.w	r2, [sl, #12]
    while (batch_cnt)
 8010314:	3d01      	subs	r5, #1
        input += filter_dims->n;
 8010316:	440e      	add	r6, r1
        output += output_dims->c;
 8010318:	4490      	add	r8, r2
    while (batch_cnt)
 801031a:	d1e2      	bne.n	80102e2 <arm_fully_connected_s4+0x26>
        batch_cnt--;
    }
    return (ARM_CMSIS_NN_SUCCESS);
}
 801031c:	2000      	movs	r0, #0
 801031e:	b009      	add	sp, #36	@ 0x24
 8010320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010324 <arm_fully_connected_s8>:
                                           const int8_t *kernel,
                                           const cmsis_nn_dims *bias_dims,
                                           const int32_t *bias,
                                           const cmsis_nn_dims *output_dims,
                                           int8_t *output)
{
 8010324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;

    int32_t batch_cnt = input_dims->n;
 8010328:	681d      	ldr	r5, [r3, #0]
{
 801032a:	b08f      	sub	sp, #60	@ 0x3c
 801032c:	4690      	mov	r8, r2
    {
        return (ARM_CMSIS_NN_ARG_ERROR);
    }
#endif

    const int32_t *kernel_sum = (const int32_t *)ctx->buf;
 801032e:	6802      	ldr	r2, [r0, #0]
{
 8010330:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 8010332:	f8dd a064 	ldr.w	sl, [sp, #100]	@ 0x64
 8010336:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74

    while (batch_cnt)
 801033a:	b355      	cbz	r5, 8010392 <arm_fully_connected_s8+0x6e>
 801033c:	460c      	mov	r4, r1
                                 fc_params->input_offset,
                                 fc_params->output_offset,
                                 quant_params->multiplier,
                                 quant_params->shift,
                                 filter_dims->n, /* col_dim or accum_depth */
                                 output_dims->c, /* row_dim or output_depth */
 801033e:	f8d9 300c 	ldr.w	r3, [r9, #12]
                                 filter_dims->n, /* col_dim or accum_depth */
 8010342:	f8da 1000 	ldr.w	r1, [sl]
        arm_nn_vec_mat_mult_t_s8(input,
 8010346:	f04f 0b01 	mov.w	fp, #1
 801034a:	920d      	str	r2, [sp, #52]	@ 0x34
 801034c:	9306      	str	r3, [sp, #24]
 801034e:	4630      	mov	r0, r6
 8010350:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010354:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8010358:	e9cd 3104 	strd	r3, r1, [sp, #16]
 801035c:	f8d8 2000 	ldr.w	r2, [r8]
 8010360:	68a3      	ldr	r3, [r4, #8]
 8010362:	9700      	str	r7, [sp, #0]
 8010364:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010366:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801036a:	6822      	ldr	r2, [r4, #0]
 801036c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801036e:	9201      	str	r2, [sp, #4]
 8010370:	6862      	ldr	r2, [r4, #4]
 8010372:	920a      	str	r2, [sp, #40]	@ 0x28
 8010374:	6922      	ldr	r2, [r4, #16]
 8010376:	9208      	str	r2, [sp, #32]
 8010378:	68e2      	ldr	r2, [r4, #12]
 801037a:	9207      	str	r2, [sp, #28]
 801037c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801037e:	f002 f9b3 	bl	80126e8 <arm_nn_vec_mat_mult_t_s8>
                                 fc_params->activation.min,
                                 fc_params->activation.max,
                                 1L,
                                 fc_params->filter_offset);

        input += filter_dims->n;
 8010382:	f8da 1000 	ldr.w	r1, [sl]
        output += output_dims->c;
 8010386:	f8d9 300c 	ldr.w	r3, [r9, #12]
    while (batch_cnt)
 801038a:	3d01      	subs	r5, #1
        input += filter_dims->n;
 801038c:	440e      	add	r6, r1
        output += output_dims->c;
 801038e:	441f      	add	r7, r3
    while (batch_cnt)
 8010390:	d1dc      	bne.n	801034c <arm_fully_connected_s8+0x28>
        batch_cnt--;
    }
    return (ARM_CMSIS_NN_SUCCESS);
}
 8010392:	2000      	movs	r0, #0
 8010394:	b00f      	add	sp, #60	@ 0x3c
 8010396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801039a:	bf00      	nop

0801039c <arm_fully_connected_wrapper_s8>:
                                                   const int8_t *filter_data,
                                                   const cmsis_nn_dims *bias_dims,
                                                   const int32_t *bias_data,
                                                   const cmsis_nn_dims *output_dims,
                                                   int8_t *output_data)
{
 801039c:	b570      	push	{r4, r5, r6, lr}

    if (quant_params->is_per_channel)
 801039e:	6896      	ldr	r6, [r2, #8]
{
 80103a0:	b08a      	sub	sp, #40	@ 0x28
    {
        const cmsis_nn_per_channel_quant_params per_channel_quant_params = {quant_params->multiplier,
 80103a2:	e9d2 5400 	ldrd	r5, r4, [r2]
    if (quant_params->is_per_channel)
 80103a6:	b1a6      	cbz	r6, 80103d2 <arm_fully_connected_wrapper_s8+0x36>
                                                                            quant_params->shift};

        return arm_fully_connected_per_channel_s8(ctx,
 80103a8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
        const cmsis_nn_per_channel_quant_params per_channel_quant_params = {quant_params->multiplier,
 80103aa:	9508      	str	r5, [sp, #32]
        return arm_fully_connected_per_channel_s8(ctx,
 80103ac:	9206      	str	r2, [sp, #24]
 80103ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
        const cmsis_nn_per_channel_quant_params per_channel_quant_params = {quant_params->multiplier,
 80103b0:	9409      	str	r4, [sp, #36]	@ 0x24
        return arm_fully_connected_per_channel_s8(ctx,
 80103b2:	9205      	str	r2, [sp, #20]
 80103b4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80103b6:	9204      	str	r2, [sp, #16]
 80103b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80103ba:	9203      	str	r2, [sp, #12]
 80103bc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80103be:	9202      	str	r2, [sp, #8]
 80103c0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80103c2:	9201      	str	r2, [sp, #4]
 80103c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80103c6:	9200      	str	r2, [sp, #0]
 80103c8:	aa08      	add	r2, sp, #32
 80103ca:	f7ff fefb 	bl	80101c4 <arm_fully_connected_per_channel_s8>
                                      bias_dims,
                                      bias_data,
                                      output_dims,
                                      output_data);
    }
}
 80103ce:	b00a      	add	sp, #40	@ 0x28
 80103d0:	bd70      	pop	{r4, r5, r6, pc}
        const cmsis_nn_per_tensor_quant_params per_tensor_quant_params = {*quant_params->multiplier,
 80103d2:	682a      	ldr	r2, [r5, #0]
 80103d4:	9208      	str	r2, [sp, #32]
                                                                          *quant_params->shift};
 80103d6:	6822      	ldr	r2, [r4, #0]
        return arm_fully_connected_s8(ctx,
 80103d8:	9c14      	ldr	r4, [sp, #80]	@ 0x50
        const cmsis_nn_per_tensor_quant_params per_tensor_quant_params = {*quant_params->multiplier,
 80103da:	9209      	str	r2, [sp, #36]	@ 0x24
        return arm_fully_connected_s8(ctx,
 80103dc:	aa08      	add	r2, sp, #32
 80103de:	9406      	str	r4, [sp, #24]
 80103e0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80103e2:	9405      	str	r4, [sp, #20]
 80103e4:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80103e6:	9404      	str	r4, [sp, #16]
 80103e8:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80103ea:	9403      	str	r4, [sp, #12]
 80103ec:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80103ee:	9402      	str	r4, [sp, #8]
 80103f0:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 80103f2:	9401      	str	r4, [sp, #4]
 80103f4:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 80103f6:	9400      	str	r4, [sp, #0]
 80103f8:	f7ff ff94 	bl	8010324 <arm_fully_connected_s8>
}
 80103fc:	b00a      	add	sp, #40	@ 0x28
 80103fe:	bd70      	pop	{r4, r5, r6, pc}

08010400 <arm_vector_sum_s8>:
                                      const int32_t vector_rows,
                                      const int8_t *vector_data,
                                      const int32_t lhs_offset,
                                      const int32_t rhs_offset,
                                      const int32_t *bias_data)
{
 8010400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010404:	460e      	mov	r6, r1
 8010406:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010408:	4617      	mov	r7, r2
 801040a:	4605      	mov	r5, r0
 801040c:	461c      	mov	r4, r3

    if (bias_data)
    {
        memcpy(vector_sum_buf, bias_data, vector_rows * sizeof(int32_t));
 801040e:	0092      	lsls	r2, r2, #2
{
 8010410:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
    if (bias_data)
 8010414:	b3b1      	cbz	r1, 8010484 <arm_vector_sum_s8+0x84>
        memcpy(vector_sum_buf, bias_data, vector_rows * sizeof(int32_t));
 8010416:	f003 fcb0 	bl	8013d7a <memcpy>
    else
    {
        memset(vector_sum_buf, 0, vector_rows * sizeof(int32_t));
    }

    if (lhs_offset)
 801041a:	f1b8 0f00 	cmp.w	r8, #0
 801041e:	d020      	beq.n	8010462 <arm_vector_sum_s8+0x62>
            vector_sum_0 *= lhs_offset;

            vector_sum_buf[i_row_loop_cnt] += vector_sum_0;
        }
#else
        for (int i = 0; i < vector_rows; i++)
 8010420:	2f00      	cmp	r7, #0
 8010422:	dd1e      	ble.n	8010462 <arm_vector_sum_s8+0x62>
        {
            int32_t sum = 0;
            for (int j = 0; j < vector_cols; j++)
 8010424:	2e00      	cmp	r6, #0
            {
                sum += *vector_data++;
            }
            if (rhs_offset)
            {
                sum += vector_cols * rhs_offset;
 8010426:	fb06 f009 	mul.w	r0, r6, r9
            for (int j = 0; j < vector_cols; j++)
 801042a:	dd2e      	ble.n	801048a <arm_vector_sum_s8+0x8a>
 801042c:	2200      	movs	r2, #0
 801042e:	eb04 0e06 	add.w	lr, r4, r6
            int32_t sum = 0;
 8010432:	2300      	movs	r3, #0
                sum += *vector_data++;
 8010434:	f914 cb01 	ldrsb.w	ip, [r4], #1
            for (int j = 0; j < vector_cols; j++)
 8010438:	4574      	cmp	r4, lr
                sum += *vector_data++;
 801043a:	4463      	add	r3, ip
            for (int j = 0; j < vector_cols; j++)
 801043c:	d1fa      	bne.n	8010434 <arm_vector_sum_s8+0x34>
            if (rhs_offset)
 801043e:	f1b9 0f00 	cmp.w	r9, #0
 8010442:	d012      	beq.n	801046a <arm_vector_sum_s8+0x6a>
                sum += vector_cols * rhs_offset;
 8010444:	18c4      	adds	r4, r0, r3
            }
            *vector_sum_buf++ += sum * lhs_offset;
 8010446:	f855 1b04 	ldr.w	r1, [r5], #4
        for (int i = 0; i < vector_rows; i++)
 801044a:	3201      	adds	r2, #1
            int32_t sum = 0;
 801044c:	2300      	movs	r3, #0
            *vector_sum_buf++ += sum * lhs_offset;
 801044e:	fb08 1104 	mla	r1, r8, r4, r1
        for (int i = 0; i < vector_rows; i++)
 8010452:	4297      	cmp	r7, r2
            *vector_sum_buf++ += sum * lhs_offset;
 8010454:	f845 1c04 	str.w	r1, [r5, #-4]
        for (int i = 0; i < vector_rows; i++)
 8010458:	d003      	beq.n	8010462 <arm_vector_sum_s8+0x62>
            for (int j = 0; j < vector_cols; j++)
 801045a:	2e00      	cmp	r6, #0
 801045c:	ddf2      	ble.n	8010444 <arm_vector_sum_s8+0x44>
 801045e:	4674      	mov	r4, lr
 8010460:	e7e5      	b.n	801042e <arm_vector_sum_s8+0x2e>
        }
#endif
    }

    return (ARM_CMSIS_NN_SUCCESS);
}
 8010462:	2000      	movs	r0, #0
 8010464:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            int32_t sum = 0;
 8010468:	2300      	movs	r3, #0
            *vector_sum_buf++ += sum * lhs_offset;
 801046a:	f855 1b04 	ldr.w	r1, [r5], #4
        for (int i = 0; i < vector_rows; i++)
 801046e:	3201      	adds	r2, #1
            *vector_sum_buf++ += sum * lhs_offset;
 8010470:	fb03 1308 	mla	r3, r3, r8, r1
        for (int i = 0; i < vector_rows; i++)
 8010474:	4297      	cmp	r7, r2
            *vector_sum_buf++ += sum * lhs_offset;
 8010476:	f845 3c04 	str.w	r3, [r5, #-4]
        for (int i = 0; i < vector_rows; i++)
 801047a:	d0f2      	beq.n	8010462 <arm_vector_sum_s8+0x62>
            for (int j = 0; j < vector_cols; j++)
 801047c:	2e00      	cmp	r6, #0
 801047e:	ddf3      	ble.n	8010468 <arm_vector_sum_s8+0x68>
 8010480:	4674      	mov	r4, lr
 8010482:	e7d4      	b.n	801042e <arm_vector_sum_s8+0x2e>
        memset(vector_sum_buf, 0, vector_rows * sizeof(int32_t));
 8010484:	f003 fbf2 	bl	8013c6c <memset>
 8010488:	e7c7      	b.n	801041a <arm_vector_sum_s8+0x1a>
            for (int j = 0; j < vector_cols; j++)
 801048a:	2200      	movs	r2, #0
 801048c:	46a6      	mov	lr, r4
            int32_t sum = 0;
 801048e:	4613      	mov	r3, r2
 8010490:	e7d5      	b.n	801043e <arm_vector_sum_s8+0x3e>
 8010492:	bf00      	nop

08010494 <arm_nn_mat_mult_nt_t_s8>:
                                            const int32_t dst_offset,
                                            const int32_t activation_min,
                                            const int32_t activation_max,
                                            const int32_t row_address_offset,
                                            const int32_t lhs_cols_offset)
{
 8010494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010498:	b0a3      	sub	sp, #140	@ 0x8c
 801049a:	4698      	mov	r8, r3
 801049c:	4682      	mov	sl, r0
 801049e:	460d      	mov	r5, r1
 80104a0:	921f      	str	r2, [sp, #124]	@ 0x7c
#elif defined(ARM_MATH_DSP)
    (void)row_address_offset;
    const int32_t rhs_off0 = rhs_cols - 4;
    const int32_t lhs_off0 = lhs_cols_offset - 4;

    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 80104a2:	e9dd 432e 	ldrd	r4, r3, [sp, #184]	@ 0xb8
{
 80104a6:	e9dd 012c 	ldrd	r0, r1, [sp, #176]	@ 0xb0
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 80104aa:	3b01      	subs	r3, #1
 80104ac:	931d      	str	r3, [sp, #116]	@ 0x74
 80104ae:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 80104b0:	2b01      	cmp	r3, #1
 80104b2:	f340 82c6 	ble.w	8010a42 <arm_nn_mat_mult_nt_t_s8+0x5ae>
 80104b6:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 80104b8:	4694      	mov	ip, r2
 80104ba:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
        {
            lhs_offset_contribution0 += bias[rhs_rows_idx];
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
        }

        int32_t lhs_rows_idx = lhs_rows >> 1;
 80104bc:	1066      	asrs	r6, r4, #1
 80104be:	1e7a      	subs	r2, r7, #1
 80104c0:	f8cd a070 	str.w	sl, [sp, #112]	@ 0x70
 80104c4:	3b10      	subs	r3, #16
 80104c6:	9616      	str	r6, [sp, #88]	@ 0x58
 80104c8:	18af      	adds	r7, r5, r2
 80104ca:	46e2      	mov	sl, ip
 80104cc:	f023 020f 	bic.w	r2, r3, #15

            dst_ptr[0] = (int8_t)res00;
            dst_ptr[1] = (int8_t)res01;
        }

        rhs += 2 * rhs_cols;
 80104d0:	9515      	str	r5, [sp, #84]	@ 0x54
 80104d2:	970d      	str	r7, [sp, #52]	@ 0x34
 80104d4:	f102 0710 	add.w	r7, r2, #16
 80104d8:	4613      	mov	r3, r2
 80104da:	9520      	str	r5, [sp, #128]	@ 0x80
 80104dc:	970f      	str	r7, [sp, #60]	@ 0x3c
 80104de:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 80104e0:	f8cd 8084 	str.w	r8, [sp, #132]	@ 0x84
 80104e4:	fb07 f206 	mul.w	r2, r7, r6
 80104e8:	ebc7 0642 	rsb	r6, r7, r2, lsl #1
 80104ec:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 80104ee:	961e      	str	r6, [sp, #120]	@ 0x78
 80104f0:	f06f 0603 	mvn.w	r6, #3
 80104f4:	1bf6      	subs	r6, r6, r7
 80104f6:	9601      	str	r6, [sp, #4]
 80104f8:	9e36      	ldr	r6, [sp, #216]	@ 0xd8
 80104fa:	f106 0214 	add.w	r2, r6, #20
 80104fe:	4413      	add	r3, r2
 8010500:	9314      	str	r3, [sp, #80]	@ 0x50
 8010502:	f06f 0303 	mvn.w	r3, #3
 8010506:	1b9b      	subs	r3, r3, r6
 8010508:	9302      	str	r3, [sp, #8]
 801050a:	ebc7 0346 	rsb	r3, r7, r6, lsl #1
 801050e:	1d06      	adds	r6, r0, #4
 8010510:	9310      	str	r3, [sp, #64]	@ 0x40
 8010512:	f004 0301 	and.w	r3, r4, #1
 8010516:	9603      	str	r6, [sp, #12]
 8010518:	1d0e      	adds	r6, r1, #4
 801051a:	931b      	str	r3, [sp, #108]	@ 0x6c
 801051c:	007b      	lsls	r3, r7, #1
 801051e:	9604      	str	r6, [sp, #16]
 8010520:	9e2f      	ldr	r6, [sp, #188]	@ 0xbc
 8010522:	931a      	str	r3, [sp, #104]	@ 0x68
 8010524:	0076      	lsls	r6, r6, #1
 8010526:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8010528:	9611      	str	r6, [sp, #68]	@ 0x44
 801052a:	4443      	add	r3, r8
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 801052c:	2600      	movs	r6, #0
 801052e:	4699      	mov	r9, r3
 8010530:	46b6      	mov	lr, r6
 8010532:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8010534:	eba9 0303 	sub.w	r3, r9, r3
 8010538:	9305      	str	r3, [sp, #20]
        for (int32_t x = 0; x < rhs_cols; ++x)
 801053a:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 801053c:	2b00      	cmp	r3, #0
 801053e:	f340 8458 	ble.w	8010df2 <arm_nn_mat_mult_nt_t_s8+0x95e>
        int32_t lhs_offset_contribution1 = 0;
 8010542:	2200      	movs	r2, #0
 8010544:	9b15      	ldr	r3, [sp, #84]	@ 0x54
        for (int32_t x = 0; x < rhs_cols; ++x)
 8010546:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8010548:	3b01      	subs	r3, #1
        int32_t lhs_offset_contribution0 = 0;
 801054a:	4611      	mov	r1, r2
        for (int32_t x = 0; x < rhs_cols; ++x)
 801054c:	4628      	mov	r0, r5
            lhs_offset_contribution0 += rhs[x];
 801054e:	f913 4f01 	ldrsb.w	r4, [r3, #1]!
 8010552:	4421      	add	r1, r4
        for (int32_t x = 0; x < rhs_cols; ++x)
 8010554:	42ab      	cmp	r3, r5
            lhs_offset_contribution1 += rhs[x + rhs_cols];
 8010556:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
 801055a:	4422      	add	r2, r4
        for (int32_t x = 0; x < rhs_cols; ++x)
 801055c:	d1f7      	bne.n	801054e <arm_nn_mat_mult_nt_t_s8+0xba>
        lhs_offset_contribution0 *= lhs_offset;
 801055e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8010560:	fb01 f303 	mul.w	r3, r1, r3
 8010564:	930b      	str	r3, [sp, #44]	@ 0x2c
        lhs_offset_contribution1 *= lhs_offset;
 8010566:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8010568:	fb02 f303 	mul.w	r3, r2, r3
 801056c:	930c      	str	r3, [sp, #48]	@ 0x30
        if (bias)
 801056e:	f1ba 0f00 	cmp.w	sl, #0
 8010572:	d00b      	beq.n	801058c <arm_nn_mat_mult_nt_t_s8+0xf8>
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 8010574:	f10a 0304 	add.w	r3, sl, #4
 8010578:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801057a:	f853 302e 	ldr.w	r3, [r3, lr, lsl #2]
 801057e:	441a      	add	r2, r3
            lhs_offset_contribution0 += bias[rhs_rows_idx];
 8010580:	f85a 302e 	ldr.w	r3, [sl, lr, lsl #2]
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 8010584:	920c      	str	r2, [sp, #48]	@ 0x30
            lhs_offset_contribution0 += bias[rhs_rows_idx];
 8010586:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010588:	441a      	add	r2, r3
 801058a:	920b      	str	r2, [sp, #44]	@ 0x2c
        while (lhs_rows_idx)
 801058c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801058e:	2b00      	cmp	r3, #0
 8010590:	f000 8437 	beq.w	8010e02 <arm_nn_mat_mult_nt_t_s8+0x96e>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 8010594:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8010596:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010598:	3b03      	subs	r3, #3
        const int8_t *lhs_ptr = &lhs[0];
 801059a:	f8dd b070 	ldr.w	fp, [sp, #112]	@ 0x70
 801059e:	f8cd a064 	str.w	sl, [sp, #100]	@ 0x64
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 80105a2:	930e      	str	r3, [sp, #56]	@ 0x38
 80105a4:	f109 0301 	add.w	r3, r9, #1
 80105a8:	9307      	str	r3, [sp, #28]
 80105aa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80105ac:	4413      	add	r3, r2
 80105ae:	9312      	str	r3, [sp, #72]	@ 0x48
        int32_t lhs_rows_idx = lhs_rows >> 1;
 80105b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80105b2:	9306      	str	r3, [sp, #24]
 80105b4:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 80105b6:	3304      	adds	r3, #4
 80105b8:	e9cd e917 	strd	lr, r9, [sp, #92]	@ 0x5c
 80105bc:	9313      	str	r3, [sp, #76]	@ 0x4c
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 80105be:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 80105c0:	2b0f      	cmp	r3, #15
 80105c2:	f340 82a5 	ble.w	8010b10 <arm_nn_mat_mult_nt_t_s8+0x67c>
 80105c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
            int32_t res11 = lhs_offset_contribution1;
 80105c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80105ca:	1d59      	adds	r1, r3, #5
 80105cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80105ce:	46b2      	mov	sl, r6
            int32_t res00 = lhs_offset_contribution0;
 80105d0:	f8cd b020 	str.w	fp, [sp, #32]
 80105d4:	eb0b 0203 	add.w	r2, fp, r3
 80105d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80105da:	445b      	add	r3, fp
 80105dc:	9300      	str	r3, [sp, #0]
            int32_t res10 = lhs_offset_contribution0;
 80105de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80105e0:	461f      	mov	r7, r3
  @return        q31 value
 */
__STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
{
    int32_t val;
    memcpy(&val, *in_s8, 4);
 80105e2:	9801      	ldr	r0, [sp, #4]
 80105e4:	9c02      	ldr	r4, [sp, #8]
 80105e6:	5845      	ldr	r5, [r0, r1]
 80105e8:	eb00 0e01 	add.w	lr, r0, r1
 80105ec:	f854 8002 	ldr.w	r8, [r4, r2]
 80105f0:	eb04 0c02 	add.w	ip, r4, r2

__STATIC_FORCEINLINE uint32_t SXTB16(uint32_t op1)
{
    uint32_t result;

    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80105f4:	fa2f f985 	sxtb16	r9, r5
  @return        s32 value
 */
__STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
{
    int32_t val;
    memcpy(&val, in_s8, 4);
 80105f8:	f851 4c04 	ldr.w	r4, [r1, #-4]
 80105fc:	fa2f f088 	sxtb16	r0, r8
__STATIC_FORCEINLINE uint32_t SXTB16_RORn(uint32_t op1, uint32_t rotate)
{
    uint32_t result;
    if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
    {
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010600:	fa2f f595 	sxtb16	r5, r5, ror #8
 8010604:	fa2f f898 	sxtb16	r8, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010608:	fb20 3309 	smlad	r3, r0, r9, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801060c:	fa2f fb84 	sxtb16	fp, r4
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010610:	fb28 3305 	smlad	r3, r8, r5, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010614:	fa2f f494 	sxtb16	r4, r4, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010618:	fb20 600b 	smlad	r0, r0, fp, r6
 801061c:	fb28 0004 	smlad	r0, r8, r4, r0
 8010620:	f852 6c04 	ldr.w	r6, [r2, #-4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010624:	fa2f f886 	sxtb16	r8, r6
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010628:	fa2f f696 	sxtb16	r6, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801062c:	fb28 7709 	smlad	r7, r8, r9, r7
 8010630:	fb28 a80b 	smlad	r8, r8, fp, sl
 8010634:	fb26 7705 	smlad	r7, r6, r5, r7
    memcpy(&val, *in_s8, 4);
 8010638:	f8de 9004 	ldr.w	r9, [lr, #4]
 801063c:	fb26 8404 	smlad	r4, r6, r4, r8
 8010640:	f8dc a004 	ldr.w	sl, [ip, #4]
    memcpy(&val, in_s8, 4);
 8010644:	f8d1 8000 	ldr.w	r8, [r1]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010648:	fa2f f589 	sxtb16	r5, r9
 801064c:	fa2f f68a 	sxtb16	r6, sl
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010650:	fa2f f999 	sxtb16	r9, r9, ror #8
 8010654:	fa2f fa9a 	sxtb16	sl, sl, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010658:	fb26 3305 	smlad	r3, r6, r5, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801065c:	fa2f fb88 	sxtb16	fp, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010660:	fb2a 3309 	smlad	r3, sl, r9, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010664:	fa2f f898 	sxtb16	r8, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010668:	fb26 060b 	smlad	r6, r6, fp, r0
 801066c:	fb2a 6608 	smlad	r6, sl, r8, r6
 8010670:	6810      	ldr	r0, [r2, #0]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010672:	fa2f fa80 	sxtb16	sl, r0
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010676:	fa2f f090 	sxtb16	r0, r0, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801067a:	fb2a 7505 	smlad	r5, sl, r5, r7
 801067e:	fb2a 4a0b 	smlad	sl, sl, fp, r4
 8010682:	fb20 5509 	smlad	r5, r0, r9, r5
    memcpy(&val, *in_s8, 4);
 8010686:	f8de 9008 	ldr.w	r9, [lr, #8]
 801068a:	fb20 a008 	smlad	r0, r0, r8, sl
 801068e:	f8dc a008 	ldr.w	sl, [ip, #8]
    memcpy(&val, in_s8, 4);
 8010692:	f8d1 8004 	ldr.w	r8, [r1, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010696:	fa2f f489 	sxtb16	r4, r9
 801069a:	fa2f f78a 	sxtb16	r7, sl
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801069e:	fa2f f999 	sxtb16	r9, r9, ror #8
 80106a2:	fa2f fa9a 	sxtb16	sl, sl, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80106a6:	fb27 3304 	smlad	r3, r7, r4, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80106aa:	fa2f fb88 	sxtb16	fp, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80106ae:	fb2a 3309 	smlad	r3, sl, r9, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80106b2:	fa2f f898 	sxtb16	r8, r8, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80106b6:	fb27 670b 	smlad	r7, r7, fp, r6
 80106ba:	fb2a 7a08 	smlad	sl, sl, r8, r7
 80106be:	6857      	ldr	r7, [r2, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80106c0:	fa2f f687 	sxtb16	r6, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80106c4:	fa2f f797 	sxtb16	r7, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80106c8:	fb26 5404 	smlad	r4, r6, r4, r5
 80106cc:	fb26 060b 	smlad	r6, r6, fp, r0
 80106d0:	fb27 4409 	smlad	r4, r7, r9, r4
    memcpy(&val, *in_s8, 4);
 80106d4:	f8de 900c 	ldr.w	r9, [lr, #12]
 80106d8:	fb27 6008 	smlad	r0, r7, r8, r6
 80106dc:	f8dc 600c 	ldr.w	r6, [ip, #12]
    memcpy(&val, in_s8, 4);
 80106e0:	688d      	ldr	r5, [r1, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80106e2:	fa2f fc89 	sxtb16	ip, r9
 80106e6:	fa2f fe86 	sxtb16	lr, r6
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80106ea:	fa2f f799 	sxtb16	r7, r9, ror #8
 80106ee:	fa2f f696 	sxtb16	r6, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80106f2:	fb2e 330c 	smlad	r3, lr, ip, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80106f6:	fa2f f885 	sxtb16	r8, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80106fa:	fb26 3307 	smlad	r3, r6, r7, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80106fe:	fa2f f595 	sxtb16	r5, r5, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010702:	fb2e ae08 	smlad	lr, lr, r8, sl
 8010706:	fb26 e605 	smlad	r6, r6, r5, lr
 801070a:	f8d2 a008 	ldr.w	sl, [r2, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801070e:	fa2f fe8a 	sxtb16	lr, sl
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010712:	fa2f fa9a 	sxtb16	sl, sl, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010716:	fb2e 4c0c 	smlad	ip, lr, ip, r4
 801071a:	fb2e 0e08 	smlad	lr, lr, r8, r0
 801071e:	fb2a c707 	smlad	r7, sl, r7, ip
 8010722:	fb2a ea05 	smlad	sl, sl, r5, lr
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8010726:	3210      	adds	r2, #16
 8010728:	9800      	ldr	r0, [sp, #0]
 801072a:	3110      	adds	r1, #16
 801072c:	4282      	cmp	r2, r0
 801072e:	f47f af58 	bne.w	80105e2 <arm_nn_mat_mult_nt_t_s8+0x14e>
 8010732:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010734:	f8dd b020 	ldr.w	fp, [sp, #32]
 8010738:	468e      	mov	lr, r1
 801073a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801073c:	448b      	add	fp, r1
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 801073e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010740:	458e      	cmp	lr, r1
 8010742:	f280 81f0 	bge.w	8010b26 <arm_nn_mat_mult_nt_t_s8+0x692>
 8010746:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 8010748:	4694      	mov	ip, r2
 801074a:	f8cd e000 	str.w	lr, [sp]
 801074e:	f1a1 0804 	sub.w	r8, r1, #4
 8010752:	eba8 010e 	sub.w	r1, r8, lr
 8010756:	0889      	lsrs	r1, r1, #2
 8010758:	1c4c      	adds	r4, r1, #1
 801075a:	00a0      	lsls	r0, r4, #2
 801075c:	eb0b 0984 	add.w	r9, fp, r4, lsl #2
 8010760:	900a      	str	r0, [sp, #40]	@ 0x28
 8010762:	e9cd 2108 	strd	r2, r1, [sp, #32]
    memcpy(&val, *in_s8, 4);
 8010766:	f85c 0b04 	ldr.w	r0, [ip], #4
 801076a:	f85b 2b04 	ldr.w	r2, [fp], #4
    memcpy(&val, in_s8, 4);
 801076e:	f85c 1008 	ldr.w	r1, [ip, r8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010772:	fa2f f580 	sxtb16	r5, r0
 8010776:	fa2f f482 	sxtb16	r4, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801077a:	fa2f f090 	sxtb16	r0, r0, ror #8
 801077e:	fa2f f292 	sxtb16	r2, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010782:	fb24 3305 	smlad	r3, r4, r5, r3
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010786:	fa2f fe81 	sxtb16	lr, r1
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801078a:	fb22 3300 	smlad	r3, r2, r0, r3
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801078e:	fa2f f191 	sxtb16	r1, r1, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010792:	fb24 640e 	smlad	r4, r4, lr, r6
 8010796:	fb22 4601 	smlad	r6, r2, r1, r4
 801079a:	9a36      	ldr	r2, [sp, #216]	@ 0xd8
 801079c:	445a      	add	r2, fp
 801079e:	f852 2c04 	ldr.w	r2, [r2, #-4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80107a2:	fa2f f482 	sxtb16	r4, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80107a6:	fa2f f292 	sxtb16	r2, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80107aa:	fb24 7505 	smlad	r5, r4, r5, r7
 80107ae:	fb24 a40e 	smlad	r4, r4, lr, sl
 80107b2:	fb22 5700 	smlad	r7, r2, r0, r5
 80107b6:	fb22 4a01 	smlad	sl, r2, r1, r4
 80107ba:	45cb      	cmp	fp, r9
 80107bc:	d1d3      	bne.n	8010766 <arm_nn_mat_mult_nt_t_s8+0x2d2>
 80107be:	f8dd e000 	ldr.w	lr, [sp]
 80107c2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80107c4:	f10e 0e04 	add.w	lr, lr, #4
 80107c8:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 80107cc:	4402      	add	r2, r0
 80107ce:	eb0e 0e81 	add.w	lr, lr, r1, lsl #2
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 80107d2:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 80107d4:	4571      	cmp	r1, lr
 80107d6:	dd55      	ble.n	8010884 <arm_nn_mat_mult_nt_t_s8+0x3f0>
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 80107d8:	5651      	ldrsb	r1, [r2, r1]
                int8_t lhs_value = lhs_ptr[0];
 80107da:	f999 0000 	ldrsb.w	r0, [r9]
                int8_t rhs_value0 = rhs_ptr[0];
 80107de:	f992 4000 	ldrsb.w	r4, [r2]
                res01 += lhs_value * rhs_value1;
 80107e2:	fb01 6600 	mla	r6, r1, r0, r6
                res00 += lhs_value * rhs_value0;
 80107e6:	fb04 3300 	mla	r3, r4, r0, r3
                lhs_value = lhs_ptr[lhs_cols_offset];
 80107ea:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 80107ec:	f919 0000 	ldrsb.w	r0, [r9, r0]
                res11 += lhs_value * rhs_value1;
 80107f0:	fb00 aa01 	mla	sl, r0, r1, sl
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 80107f4:	f10e 0101 	add.w	r1, lr, #1
                res10 += lhs_value * rhs_value0;
 80107f8:	fb00 7704 	mla	r7, r0, r4, r7
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 80107fc:	9830      	ldr	r0, [sp, #192]	@ 0xc0
 80107fe:	4288      	cmp	r0, r1
 8010800:	dd3c      	ble.n	801087c <arm_nn_mat_mult_nt_t_s8+0x3e8>
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 8010802:	1810      	adds	r0, r2, r0
                lhs_value = lhs_ptr[lhs_cols_offset];
 8010804:	9936      	ldr	r1, [sp, #216]	@ 0xd8
                int8_t lhs_value = lhs_ptr[0];
 8010806:	f999 5001 	ldrsb.w	r5, [r9, #1]
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 801080a:	f990 4001 	ldrsb.w	r4, [r0, #1]
                lhs_value = lhs_ptr[lhs_cols_offset];
 801080e:	4449      	add	r1, r9
                int8_t rhs_value0 = rhs_ptr[0];
 8010810:	f992 c001 	ldrsb.w	ip, [r2, #1]
                res01 += lhs_value * rhs_value1;
 8010814:	fb04 6605 	mla	r6, r4, r5, r6
                res00 += lhs_value * rhs_value0;
 8010818:	fb0c 3305 	mla	r3, ip, r5, r3
                lhs_value = lhs_ptr[lhs_cols_offset];
 801081c:	f991 5001 	ldrsb.w	r5, [r1, #1]
                res11 += lhs_value * rhs_value1;
 8010820:	fb05 aa04 	mla	sl, r5, r4, sl
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010824:	f10e 0402 	add.w	r4, lr, #2
                res10 += lhs_value * rhs_value0;
 8010828:	fb05 770c 	mla	r7, r5, ip, r7
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801082c:	9d30      	ldr	r5, [sp, #192]	@ 0xc0
 801082e:	42a5      	cmp	r5, r4
 8010830:	dd24      	ble.n	801087c <arm_nn_mat_mult_nt_t_s8+0x3e8>
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 8010832:	f990 4002 	ldrsb.w	r4, [r0, #2]
                int8_t lhs_value = lhs_ptr[0];
 8010836:	f999 5002 	ldrsb.w	r5, [r9, #2]
                int8_t rhs_value0 = rhs_ptr[0];
 801083a:	f992 c002 	ldrsb.w	ip, [r2, #2]
                res01 += lhs_value * rhs_value1;
 801083e:	fb04 6605 	mla	r6, r4, r5, r6
                res00 += lhs_value * rhs_value0;
 8010842:	fb0c 3305 	mla	r3, ip, r5, r3
                lhs_value = lhs_ptr[lhs_cols_offset];
 8010846:	f991 5002 	ldrsb.w	r5, [r1, #2]
                res11 += lhs_value * rhs_value1;
 801084a:	fb05 aa04 	mla	sl, r5, r4, sl
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801084e:	f10e 0403 	add.w	r4, lr, #3
                res10 += lhs_value * rhs_value0;
 8010852:	fb05 770c 	mla	r7, r5, ip, r7
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010856:	9d30      	ldr	r5, [sp, #192]	@ 0xc0
 8010858:	42a5      	cmp	r5, r4
 801085a:	dd0f      	ble.n	801087c <arm_nn_mat_mult_nt_t_s8+0x3e8>
                lhs_value = lhs_ptr[lhs_cols_offset];
 801085c:	f991 1003 	ldrsb.w	r1, [r1, #3]
                int8_t rhs_value0 = rhs_ptr[0];
 8010860:	f992 2003 	ldrsb.w	r2, [r2, #3]
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 8010864:	f990 0003 	ldrsb.w	r0, [r0, #3]
                res10 += lhs_value * rhs_value0;
 8010868:	fb02 7701 	mla	r7, r2, r1, r7
                res11 += lhs_value * rhs_value1;
 801086c:	fb00 aa01 	mla	sl, r0, r1, sl
                int8_t lhs_value = lhs_ptr[0];
 8010870:	f999 1003 	ldrsb.w	r1, [r9, #3]
                res00 += lhs_value * rhs_value0;
 8010874:	fb01 3302 	mla	r3, r1, r2, r3
                res01 += lhs_value * rhs_value1;
 8010878:	fb01 6600 	mla	r6, r1, r0, r6
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 801087c:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 801087e:	eba2 0e0e 	sub.w	lr, r2, lr
 8010882:	44f1      	add	r9, lr
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 8010884:	9a04      	ldr	r2, [sp, #16]
    // Rounding offset to add for a right shift of 31
    mult.word.low = 1 << 30;
    mult.word.high = 0;

    // Gets resolved as a SMLAL instruction
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010886:	2000      	movs	r0, #0
 8010888:	f04f 4880 	mov.w	r8, #1073741824	@ 0x40000000
 801088c:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8010890:	9a03      	ldr	r2, [sp, #12]
    int32_t result = new_val >> (total_shift - 1);
    result = (result + 1) >> 1;

    return result;
#else
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010892:	ea21 7ce1 	bic.w	ip, r1, r1, asr #31
 8010896:	4249      	negs	r1, r1
 8010898:	f852 4c04 	ldr.w	r4, [r2, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801089c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80108a0:	fa03 f30c 	lsl.w	r3, r3, ip
 80108a4:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 80108a8:	9408      	str	r4, [sp, #32]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80108aa:	fbc3 2004 	smlal	r2, r0, r3, r4
    const int32_t remainder_mask = (1 << exponent) - 1;
 80108ae:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 80108b0:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 80108b2:	fa03 f401 	lsl.w	r4, r3, r1
    result = (int32_t)(mult.long_long >> 31);
 80108b6:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80108ba:	2000      	movs	r0, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 80108bc:	3c01      	subs	r4, #1
    if (result < 0)
 80108be:	fa52 fb01 	asrs.w	fp, r2, r1
    int32_t threshold = remainder_mask >> 1;
 80108c2:	ea4f 0e64 	mov.w	lr, r4, asr #1
    int32_t remainder = remainder_mask & dividend;
 80108c6:	ea02 0304 	and.w	r3, r2, r4
        threshold++;
 80108ca:	bf4c      	ite	mi
 80108cc:	f10e 0201 	addmi.w	r2, lr, #1
    int32_t threshold = remainder_mask >> 1;
 80108d0:	4672      	movpl	r2, lr
    if (remainder > threshold)
 80108d2:	4293      	cmp	r3, r2
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 80108d4:	9b04      	ldr	r3, [sp, #16]
 80108d6:	681a      	ldr	r2, [r3, #0]
        result++;
 80108d8:	bfc8      	it	gt
 80108da:	f10b 0b01 	addgt.w	fp, fp, #1
 80108de:	9b03      	ldr	r3, [sp, #12]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80108e0:	ea22 75e2 	bic.w	r5, r2, r2, asr #31
 80108e4:	4252      	negs	r2, r2
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	40ae      	lsls	r6, r5
 80108ea:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 80108ee:	9309      	str	r3, [sp, #36]	@ 0x24
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80108f0:	fbc6 8003 	smlal	r8, r0, r6, r3
 80108f4:	4643      	mov	r3, r8
    result = (int32_t)(mult.long_long >> 31);
 80108f6:	0fdb      	lsrs	r3, r3, #31
 80108f8:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 80108fc:	2001      	movs	r0, #1
 80108fe:	4090      	lsls	r0, r2
 8010900:	3801      	subs	r0, #1
    int32_t remainder = remainder_mask & dividend;
 8010902:	ea03 0800 	and.w	r8, r3, r0
    int32_t threshold = remainder_mask >> 1;
 8010906:	1046      	asrs	r6, r0, #1
    if (result < 0)
 8010908:	4113      	asrs	r3, r2
 801090a:	9300      	str	r3, [sp, #0]
        threshold++;
 801090c:	bf4c      	ite	mi
 801090e:	1c73      	addmi	r3, r6, #1
    int32_t threshold = remainder_mask >> 1;
 8010910:	4633      	movpl	r3, r6
    if (remainder > threshold)
 8010912:	4598      	cmp	r8, r3
 8010914:	dd02      	ble.n	801091c <arm_nn_mat_mult_nt_t_s8+0x488>
        result++;
 8010916:	9b00      	ldr	r3, [sp, #0]
 8010918:	3301      	adds	r3, #1
 801091a:	9300      	str	r3, [sp, #0]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801091c:	fa07 fc0c 	lsl.w	ip, r7, ip
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010920:	9b08      	ldr	r3, [sp, #32]
 8010922:	f04f 4780 	mov.w	r7, #1073741824	@ 0x40000000
 8010926:	f04f 0800 	mov.w	r8, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801092a:	fa0a f505 	lsl.w	r5, sl, r5
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801092e:	fbcc 7803 	smlal	r7, r8, ip, r3
    result = (int32_t)(mult.long_long >> 31);
 8010932:	0fff      	lsrs	r7, r7, #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010934:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    result = (int32_t)(mult.long_long >> 31);
 8010936:	ea47 0748 	orr.w	r7, r7, r8, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801093a:	403c      	ands	r4, r7
    if (result < 0)
 801093c:	410f      	asrs	r7, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801093e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
        threshold++;
 8010942:	bf48      	it	mi
 8010944:	f10e 0e01 	addmi.w	lr, lr, #1
    if (remainder > threshold)
 8010948:	4574      	cmp	r4, lr
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801094a:	f04f 0400 	mov.w	r4, #0
 801094e:	fbc5 1403 	smlal	r1, r4, r5, r3
    result = (int32_t)(mult.long_long >> 31);
 8010952:	ea4f 71d1 	mov.w	r1, r1, lsr #31
        result++;
 8010956:	bfc8      	it	gt
 8010958:	3701      	addgt	r7, #1
            res00 += dst_offset;
 801095a:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
    result = (int32_t)(mult.long_long >> 31);
 801095c:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
    int32_t remainder = remainder_mask & dividend;
 8010960:	4008      	ands	r0, r1
    if (result < 0)
 8010962:	4111      	asrs	r1, r2
 8010964:	eb03 020b 	add.w	r2, r3, fp
        threshold++;
 8010968:	bf48      	it	mi
 801096a:	3601      	addmi	r6, #1
    if (remainder > threshold)
 801096c:	42b0      	cmp	r0, r6
            res01 += dst_offset;
 801096e:	9800      	ldr	r0, [sp, #0]
 8010970:	4418      	add	r0, r3
        result++;
 8010972:	bfc8      	it	gt
 8010974:	3101      	addgt	r1, #1
 8010976:	4603      	mov	r3, r0
            res10 += dst_offset;
 8010978:	9832      	ldr	r0, [sp, #200]	@ 0xc8
            res11 += dst_offset;
 801097a:	4401      	add	r1, r0
            res10 += dst_offset;
 801097c:	4407      	add	r7, r0
            res00 = MAX(res00, activation_min);
 801097e:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 8010980:	4282      	cmp	r2, r0
 8010982:	bfb8      	it	lt
 8010984:	4602      	movlt	r2, r0
            res01 = MAX(res01, activation_min);
 8010986:	4283      	cmp	r3, r0
 8010988:	bfb8      	it	lt
 801098a:	4603      	movlt	r3, r0
            res10 = MAX(res10, activation_min);
 801098c:	4287      	cmp	r7, r0
 801098e:	bfb8      	it	lt
 8010990:	4607      	movlt	r7, r0
            res11 = MAX(res11, activation_min);
 8010992:	4281      	cmp	r1, r0
 8010994:	bfb8      	it	lt
 8010996:	4601      	movlt	r1, r0
            res00 = MIN(res00, activation_max);
 8010998:	9834      	ldr	r0, [sp, #208]	@ 0xd0
 801099a:	4282      	cmp	r2, r0
 801099c:	bfa8      	it	ge
 801099e:	4602      	movge	r2, r0
            dst_ptr[0] = (int8_t)res00;
 80109a0:	9805      	ldr	r0, [sp, #20]
 80109a2:	7002      	strb	r2, [r0, #0]
            res01 = MIN(res01, activation_max);
 80109a4:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 80109a6:	4293      	cmp	r3, r2
 80109a8:	bfa8      	it	ge
 80109aa:	4613      	movge	r3, r2
            dst_ptr[1] = (int8_t)res01;
 80109ac:	4602      	mov	r2, r0
 80109ae:	7043      	strb	r3, [r0, #1]
            res10 = MIN(res10, activation_max);
 80109b0:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
            res11 = MIN(res11, activation_max);
 80109b2:	9834      	ldr	r0, [sp, #208]	@ 0xd0
            res10 = MIN(res10, activation_max);
 80109b4:	429f      	cmp	r7, r3
 80109b6:	bfa8      	it	ge
 80109b8:	461f      	movge	r7, r3
            res11 = MIN(res11, activation_max);
 80109ba:	4281      	cmp	r1, r0
            dst_ptr[0] = (int8_t)res10;
 80109bc:	9b07      	ldr	r3, [sp, #28]
            res11 = MIN(res11, activation_max);
 80109be:	bfa8      	it	ge
 80109c0:	4601      	movge	r1, r0
            dst_ptr[0] = (int8_t)res10;
 80109c2:	f803 7c01 	strb.w	r7, [r3, #-1]
            dst_ptr[1] = (int8_t)res11;
 80109c6:	7019      	strb	r1, [r3, #0]
            dst_ptr += rhs_rows;
 80109c8:	9911      	ldr	r1, [sp, #68]	@ 0x44
        while (lhs_rows_idx)
 80109ca:	440b      	add	r3, r1
 80109cc:	440a      	add	r2, r1
 80109ce:	9307      	str	r3, [sp, #28]
 80109d0:	9b06      	ldr	r3, [sp, #24]
 80109d2:	9205      	str	r2, [sp, #20]
 80109d4:	3b01      	subs	r3, #1
            lhs_ptr += 2 * lhs_cols_offset;
 80109d6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
        while (lhs_rows_idx)
 80109d8:	9306      	str	r3, [sp, #24]
            lhs_ptr += 2 * lhs_cols_offset;
 80109da:	eb09 0b02 	add.w	fp, r9, r2
        while (lhs_rows_idx)
 80109de:	f47f adee 	bne.w	80105be <arm_nn_mat_mult_nt_t_s8+0x12a>
 80109e2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80109e4:	f8dd a064 	ldr.w	sl, [sp, #100]	@ 0x64
 80109e8:	e9dd e917 	ldrd	lr, r9, [sp, #92]	@ 0x5c
 80109ec:	444b      	add	r3, r9
 80109ee:	9305      	str	r3, [sp, #20]
        if (lhs_rows % 2)
 80109f0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	f040 8099 	bne.w	8010b2a <arm_nn_mat_mult_nt_t_s8+0x696>
        rhs += 2 * rhs_cols;
 80109f8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 80109fa:	f10e 0e02 	add.w	lr, lr, #2
        rhs += 2 * rhs_cols;
 80109fe:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 8010a00:	f109 0902 	add.w	r9, r9, #2
        rhs += 2 * rhs_cols;
 8010a04:	4413      	add	r3, r2
 8010a06:	9315      	str	r3, [sp, #84]	@ 0x54
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 8010a08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010a0a:	4413      	add	r3, r2
 8010a0c:	930d      	str	r3, [sp, #52]	@ 0x34
 8010a0e:	9b03      	ldr	r3, [sp, #12]
 8010a10:	3308      	adds	r3, #8
 8010a12:	9303      	str	r3, [sp, #12]
 8010a14:	9b04      	ldr	r3, [sp, #16]
 8010a16:	3308      	adds	r3, #8
 8010a18:	9304      	str	r3, [sp, #16]
 8010a1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010a1c:	459e      	cmp	lr, r3
 8010a1e:	f6ff ad88 	blt.w	8010532 <arm_nn_mat_mult_nt_t_s8+0x9e>
 8010a22:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8010a26:	e9dd 432e 	ldrd	r4, r3, [sp, #184]	@ 0xb8
 8010a2a:	e9dd 5820 	ldrd	r5, r8, [sp, #128]	@ 0x80
 8010a2e:	3b02      	subs	r3, #2
 8010a30:	085b      	lsrs	r3, r3, #1
 8010a32:	fb03 2202 	mla	r2, r3, r2, r2
 8010a36:	3301      	adds	r3, #1
 8010a38:	e9dd 012c 	ldrd	r0, r1, [sp, #176]	@ 0xb0
 8010a3c:	4415      	add	r5, r2
 8010a3e:	eb08 0843 	add.w	r8, r8, r3, lsl #1
        dst += 2;
    }

    if (rhs_rows % 2)
 8010a42:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8010a44:	07db      	lsls	r3, r3, #31
 8010a46:	d55f      	bpl.n	8010b08 <arm_nn_mat_mult_nt_t_s8+0x674>
    {
        const int8_t *lhs_ptr = &lhs[0];
        int8_t *dst_ptr = &dst[0];

        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 8010a48:	2c00      	cmp	r4, #0
 8010a4a:	dd5d      	ble.n	8010b08 <arm_nn_mat_mult_nt_t_s8+0x674>
 8010a4c:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 8010a4e:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010a50:	942e      	str	r4, [sp, #184]	@ 0xb8
 8010a52:	eba3 0902 	sub.w	r9, r3, r2
        {
            const int8_t *rhs_ptr = &rhs[0];
            int32_t res00 = 0;
            if (bias)
            {
                res00 = bias[rhs_rows - 1];
 8010a56:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8010a58:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8010a5c:	4413      	add	r3, r2
 8010a5e:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
            }
            lhs_ptr -= rhs_cols;
            lhs_ptr += lhs_cols_offset;

            // Quantize down
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 8010a60:	eb00 0e83 	add.w	lr, r0, r3, lsl #2
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 8010a64:	2000      	movs	r0, #0
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 8010a66:	eb01 0c83 	add.w	ip, r1, r3, lsl #2
                res00 = bias[rhs_rows - 1];
 8010a6a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010a6e:	e9dd 4730 	ldrd	r4, r7, [sp, #192]	@ 0xc0
 8010a72:	9300      	str	r3, [sp, #0]
            if (bias)
 8010a74:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	f000 81c6 	beq.w	8010e08 <arm_nn_mat_mult_nt_t_s8+0x974>
                res00 = bias[rhs_rows - 1];
 8010a7c:	9b00      	ldr	r3, [sp, #0]
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010a7e:	2c00      	cmp	r4, #0
                res00 = bias[rhs_rows - 1];
 8010a80:	681a      	ldr	r2, [r3, #0]
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010a82:	f340 81c5 	ble.w	8010e10 <arm_nn_mat_mult_nt_t_s8+0x97c>
 8010a86:	1e69      	subs	r1, r5, #1
 8010a88:	eb0a 0b04 	add.w	fp, sl, r4
                int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 8010a8c:	f91a 3b01 	ldrsb.w	r3, [sl], #1
                int32_t rhs_value = rhs_ptr[0];
 8010a90:	f911 6f01 	ldrsb.w	r6, [r1, #1]!
                int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 8010a94:	443b      	add	r3, r7
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010a96:	45da      	cmp	sl, fp
                res00 += lhs_value * rhs_value;
 8010a98:	fb06 2203 	mla	r2, r6, r3, r2
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010a9c:	d1f6      	bne.n	8010a8c <arm_nn_mat_mult_nt_t_s8+0x5f8>
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 8010a9e:	f8dc 1000 	ldr.w	r1, [ip]
            lhs_ptr += lhs_cols_offset;
 8010aa2:	eb0b 0a09 	add.w	sl, fp, r9
 8010aa6:	f8de 3000 	ldr.w	r3, [lr]
 8010aaa:	f04f 0b00 	mov.w	fp, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010aae:	ea21 76e1 	bic.w	r6, r1, r1, asr #31
 8010ab2:	4249      	negs	r1, r1
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 8010ab4:	3001      	adds	r0, #1
 8010ab6:	fa02 f606 	lsl.w	r6, r2, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010aba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010abe:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010ac2:	fbc6 2b03 	smlal	r2, fp, r6, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 8010ac6:	2301      	movs	r3, #1
    result = (int32_t)(mult.long_long >> 31);
 8010ac8:	0fd2      	lsrs	r2, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8010aca:	408b      	lsls	r3, r1
    result = (int32_t)(mult.long_long >> 31);
 8010acc:	ea42 024b 	orr.w	r2, r2, fp, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8010ad0:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 8010ad2:	ea02 0603 	and.w	r6, r2, r3
    if (result < 0)
 8010ad6:	410a      	asrs	r2, r1
    int32_t threshold = remainder_mask >> 1;
 8010ad8:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 8010adc:	bf48      	it	mi
 8010ade:	3301      	addmi	r3, #1
    if (remainder > threshold)
 8010ae0:	429e      	cmp	r6, r3

            // Add offset
            res00 += dst_offset;
 8010ae2:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
        result++;
 8010ae4:	bfc8      	it	gt
 8010ae6:	3201      	addgt	r2, #1
 8010ae8:	4413      	add	r3, r2

            // Clamp the result
            res00 = MAX(res00, activation_min);
 8010aea:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8010aec:	4293      	cmp	r3, r2
 8010aee:	bfb8      	it	lt
 8010af0:	4613      	movlt	r3, r2
            res00 = MIN(res00, activation_max);
 8010af2:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8010af4:	4293      	cmp	r3, r2
 8010af6:	bfa8      	it	ge
 8010af8:	4613      	movge	r3, r2

            dst_ptr[0] = (int8_t)res00;
 8010afa:	f888 3000 	strb.w	r3, [r8]
            dst_ptr += rhs_rows;
 8010afe:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8010b00:	4498      	add	r8, r3
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 8010b02:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 8010b04:	4283      	cmp	r3, r0
 8010b06:	d1b5      	bne.n	8010a74 <arm_nn_mat_mult_nt_t_s8+0x5e0>
            dst_ptr += rhs_rows;
        }
    }
#endif
    return ARM_CMSIS_NN_SUCCESS;
}
 8010b08:	2000      	movs	r0, #0
 8010b0a:	b023      	add	sp, #140	@ 0x8c
 8010b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            int32_t rhs_cols_idx = 0;
 8010b10:	f04f 0e00 	mov.w	lr, #0
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 8010b14:	990e      	ldr	r1, [sp, #56]	@ 0x38
            int32_t res11 = lhs_offset_contribution1;
 8010b16:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
            int32_t res10 = lhs_offset_contribution0;
 8010b18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 8010b1a:	458e      	cmp	lr, r1
            const int8_t *rhs_ptr = &rhs[0];
 8010b1c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
            int32_t res11 = lhs_offset_contribution1;
 8010b1e:	46b2      	mov	sl, r6
            int32_t res10 = lhs_offset_contribution0;
 8010b20:	461f      	mov	r7, r3
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 8010b22:	f6ff ae10 	blt.w	8010746 <arm_nn_mat_mult_nt_t_s8+0x2b2>
 8010b26:	46d9      	mov	r9, fp
 8010b28:	e653      	b.n	80107d2 <arm_nn_mat_mult_nt_t_s8+0x33e>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8010b2a:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8010b2c:	2b0f      	cmp	r3, #15
 8010b2e:	f340 8179 	ble.w	8010e24 <arm_nn_mat_mult_nt_t_s8+0x990>
 8010b32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010b34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010b36:	eb0b 0802 	add.w	r8, fp, r2
 8010b3a:	9e01      	ldr	r6, [sp, #4]
 8010b3c:	3305      	adds	r3, #5
 8010b3e:	f8cd e000 	str.w	lr, [sp]
 8010b42:	f8cd 9018 	str.w	r9, [sp, #24]
 8010b46:	e9dd 120b 	ldrd	r1, r2, [sp, #44]	@ 0x2c
    memcpy(&val, *in_s8, 4);
 8010b4a:	f856 c003 	ldr.w	ip, [r6, r3]
 8010b4e:	18f5      	adds	r5, r6, r3
    memcpy(&val, in_s8, 4);
 8010b50:	f853 4c04 	ldr.w	r4, [r3, #-4]
    memcpy(&val, *in_s8, 4);
 8010b54:	f8db 0000 	ldr.w	r0, [fp]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010b58:	fa2f f98c 	sxtb16	r9, ip
 8010b5c:	fa2f f780 	sxtb16	r7, r0
 8010b60:	fa2f fe84 	sxtb16	lr, r4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010b64:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 8010b68:	fa2f f090 	sxtb16	r0, r0, ror #8
 8010b6c:	fa2f f494 	sxtb16	r4, r4, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010b70:	fb27 1909 	smlad	r9, r7, r9, r1
 8010b74:	fb20 910c 	smlad	r1, r0, ip, r9
 8010b78:	fb27 270e 	smlad	r7, r7, lr, r2
 8010b7c:	fb20 7004 	smlad	r0, r0, r4, r7
 8010b80:	686c      	ldr	r4, [r5, #4]
    memcpy(&val, in_s8, 4);
 8010b82:	681f      	ldr	r7, [r3, #0]
    memcpy(&val, *in_s8, 4);
 8010b84:	f8db 2004 	ldr.w	r2, [fp, #4]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010b88:	fa2f f984 	sxtb16	r9, r4
 8010b8c:	fa2f fc82 	sxtb16	ip, r2
 8010b90:	fa2f fe87 	sxtb16	lr, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010b94:	fa2f f494 	sxtb16	r4, r4, ror #8
 8010b98:	fa2f f292 	sxtb16	r2, r2, ror #8
 8010b9c:	fa2f f797 	sxtb16	r7, r7, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010ba0:	fb2c 1909 	smlad	r9, ip, r9, r1
 8010ba4:	fb22 9404 	smlad	r4, r2, r4, r9
 8010ba8:	fb2c 0c0e 	smlad	ip, ip, lr, r0
 8010bac:	fb22 c207 	smlad	r2, r2, r7, ip
 8010bb0:	f8d5 e008 	ldr.w	lr, [r5, #8]
    memcpy(&val, in_s8, 4);
 8010bb4:	f8d3 c004 	ldr.w	ip, [r3, #4]
    memcpy(&val, *in_s8, 4);
 8010bb8:	f8db 7008 	ldr.w	r7, [fp, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010bbc:	fa2f f08e 	sxtb16	r0, lr
 8010bc0:	fa2f f187 	sxtb16	r1, r7
 8010bc4:	fa2f f98c 	sxtb16	r9, ip
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010bc8:	fa2f fe9e 	sxtb16	lr, lr, ror #8
 8010bcc:	fa2f f797 	sxtb16	r7, r7, ror #8
 8010bd0:	fa2f fc9c 	sxtb16	ip, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010bd4:	fb21 4000 	smlad	r0, r1, r0, r4
 8010bd8:	fb27 000e 	smlad	r0, r7, lr, r0
 8010bdc:	fb21 2109 	smlad	r1, r1, r9, r2
 8010be0:	fb27 140c 	smlad	r4, r7, ip, r1
 8010be4:	68e9      	ldr	r1, [r5, #12]
    *in_s8 += 4;
 8010be6:	f10b 0b10 	add.w	fp, fp, #16
    memcpy(&val, *in_s8, 4);
 8010bea:	f85b 2c04 	ldr.w	r2, [fp, #-4]
    memcpy(&val, in_s8, 4);
 8010bee:	689d      	ldr	r5, [r3, #8]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010bf0:	fa2f fe81 	sxtb16	lr, r1
 8010bf4:	fa2f f782 	sxtb16	r7, r2
 8010bf8:	fa2f fc85 	sxtb16	ip, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010bfc:	fa2f f191 	sxtb16	r1, r1, ror #8
 8010c00:	fa2f f292 	sxtb16	r2, r2, ror #8
 8010c04:	fa2f f595 	sxtb16	r5, r5, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010c08:	fb27 0e0e 	smlad	lr, r7, lr, r0
 8010c0c:	fb22 e101 	smlad	r1, r2, r1, lr
 8010c10:	fb27 470c 	smlad	r7, r7, ip, r4
 8010c14:	fb22 7205 	smlad	r2, r2, r5, r7
 8010c18:	45c3      	cmp	fp, r8
 8010c1a:	f103 0310 	add.w	r3, r3, #16
 8010c1e:	d194      	bne.n	8010b4a <arm_nn_mat_mult_nt_t_s8+0x6b6>
 8010c20:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010c22:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8010c24:	f8dd e000 	ldr.w	lr, [sp]
 8010c28:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8010c2c:	181c      	adds	r4, r3, r0
 8010c2e:	e9cd 120b 	strd	r1, r2, [sp, #44]	@ 0x2c
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 8010c32:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8010c34:	3b03      	subs	r3, #3
 8010c36:	4283      	cmp	r3, r0
 8010c38:	f340 80f2 	ble.w	8010e20 <arm_nn_mat_mult_nt_t_s8+0x98c>
 8010c3c:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8010c3e:	4625      	mov	r5, r4
 8010c40:	f8cd e000 	str.w	lr, [sp]
 8010c44:	1f1f      	subs	r7, r3, #4
 8010c46:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
 8010c4a:	1a3b      	subs	r3, r7, r0
 8010c4c:	089a      	lsrs	r2, r3, #2
 8010c4e:	1c53      	adds	r3, r2, #1
 8010c50:	009e      	lsls	r6, r3, #2
 8010c52:	eb08 0c83 	add.w	ip, r8, r3, lsl #2
 8010c56:	e9cd 2608 	strd	r2, r6, [sp, #32]
 8010c5a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010c5c:	e9cd 0406 	strd	r0, r4, [sp, #24]
    memcpy(&val, *in_s8, 4);
 8010c60:	f855 0b04 	ldr.w	r0, [r5], #4
 8010c64:	f858 3b04 	ldr.w	r3, [r8], #4
    memcpy(&val, in_s8, 4);
 8010c68:	59ea      	ldr	r2, [r5, r7]
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8010c6a:	fa2f f480 	sxtb16	r4, r0
 8010c6e:	fa2f f183 	sxtb16	r1, r3
 8010c72:	fa2f fb82 	sxtb16	fp, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8010c76:	fa2f f090 	sxtb16	r0, r0, ror #8
 8010c7a:	fa2f f393 	sxtb16	r3, r3, ror #8
 8010c7e:	fa2f f292 	sxtb16	r2, r2, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010c82:	fb21 6404 	smlad	r4, r1, r4, r6
 8010c86:	fb23 4600 	smlad	r6, r3, r0, r4
 8010c8a:	fb21 e10b 	smlad	r1, r1, fp, lr
 8010c8e:	fb23 1e02 	smlad	lr, r3, r2, r1
 8010c92:	45e0      	cmp	r8, ip
 8010c94:	d1e4      	bne.n	8010c60 <arm_nn_mat_mult_nt_t_s8+0x7cc>
 8010c96:	e9dd 0406 	ldrd	r0, r4, [sp, #24]
 8010c9a:	e9cd 6e0b 	strd	r6, lr, [sp, #44]	@ 0x2c
 8010c9e:	1d03      	adds	r3, r0, #4
 8010ca0:	f8dd e000 	ldr.w	lr, [sp]
 8010ca4:	e9dd 2608 	ldrd	r2, r6, [sp, #32]
 8010ca8:	4434      	add	r4, r6
 8010caa:	eb03 0082 	add.w	r0, r3, r2, lsl #2
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010cae:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8010cb0:	4283      	cmp	r3, r0
 8010cb2:	dd3e      	ble.n	8010d32 <arm_nn_mat_mult_nt_t_s8+0x89e>
                int8_t lhs_value = lhs_ptr[0];
 8010cb4:	f99c 3000 	ldrsb.w	r3, [ip]
                res00 += lhs_value * rhs_value0;
 8010cb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010cba:	f994 2000 	ldrsb.w	r2, [r4]
 8010cbe:	fb13 1502 	smlabb	r5, r3, r2, r1
                res01 += lhs_value * rhs_value1;
 8010cc2:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 8010cc4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010cc6:	56a2      	ldrsb	r2, [r4, r2]
                res00 += lhs_value * rhs_value0;
 8010cc8:	950b      	str	r5, [sp, #44]	@ 0x2c
                res01 += lhs_value * rhs_value1;
 8010cca:	fb13 1602 	smlabb	r6, r3, r2, r1
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010cce:	1c43      	adds	r3, r0, #1
 8010cd0:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
                res01 += lhs_value * rhs_value1;
 8010cd2:	960c      	str	r6, [sp, #48]	@ 0x30
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010cd4:	429a      	cmp	r2, r3
 8010cd6:	dd2c      	ble.n	8010d32 <arm_nn_mat_mult_nt_t_s8+0x89e>
                int8_t lhs_value = lhs_ptr[0];
 8010cd8:	f99c 3001 	ldrsb.w	r3, [ip, #1]
                int8_t rhs_value1 = rhs_ptr[rhs_cols];
 8010cdc:	18a1      	adds	r1, r4, r2
                res00 += lhs_value * rhs_value0;
 8010cde:	f994 2001 	ldrsb.w	r2, [r4, #1]
 8010ce2:	fb13 5502 	smlabb	r5, r3, r2, r5
                res01 += lhs_value * rhs_value1;
 8010ce6:	f991 2001 	ldrsb.w	r2, [r1, #1]
 8010cea:	fb13 6602 	smlabb	r6, r3, r2, r6
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010cee:	1c83      	adds	r3, r0, #2
 8010cf0:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
                res00 += lhs_value * rhs_value0;
 8010cf2:	950b      	str	r5, [sp, #44]	@ 0x2c
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010cf4:	429a      	cmp	r2, r3
                res01 += lhs_value * rhs_value1;
 8010cf6:	960c      	str	r6, [sp, #48]	@ 0x30
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010cf8:	dd1b      	ble.n	8010d32 <arm_nn_mat_mult_nt_t_s8+0x89e>
                int8_t lhs_value = lhs_ptr[0];
 8010cfa:	f99c 3002 	ldrsb.w	r3, [ip, #2]
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010cfe:	3003      	adds	r0, #3
                res00 += lhs_value * rhs_value0;
 8010d00:	f994 2002 	ldrsb.w	r2, [r4, #2]
 8010d04:	fb12 5503 	smlabb	r5, r2, r3, r5
                res01 += lhs_value * rhs_value1;
 8010d08:	f991 2002 	ldrsb.w	r2, [r1, #2]
 8010d0c:	fb12 6603 	smlabb	r6, r2, r3, r6
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010d10:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
                res00 += lhs_value * rhs_value0;
 8010d12:	950b      	str	r5, [sp, #44]	@ 0x2c
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010d14:	4283      	cmp	r3, r0
                res01 += lhs_value * rhs_value1;
 8010d16:	960c      	str	r6, [sp, #48]	@ 0x30
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010d18:	dd0b      	ble.n	8010d32 <arm_nn_mat_mult_nt_t_s8+0x89e>
                int8_t lhs_value = lhs_ptr[0];
 8010d1a:	f99c 3003 	ldrsb.w	r3, [ip, #3]
                res00 += lhs_value * rhs_value0;
 8010d1e:	f994 2003 	ldrsb.w	r2, [r4, #3]
 8010d22:	fb13 5202 	smlabb	r2, r3, r2, r5
 8010d26:	920b      	str	r2, [sp, #44]	@ 0x2c
                res01 += lhs_value * rhs_value1;
 8010d28:	f991 2003 	ldrsb.w	r2, [r1, #3]
 8010d2c:	fb13 6302 	smlabb	r3, r3, r2, r6
 8010d30:	930c      	str	r3, [sp, #48]	@ 0x30
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx]);
 8010d32:	9b04      	ldr	r3, [sp, #16]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010d34:	2100      	movs	r1, #0
 8010d36:	9a03      	ldr	r2, [sp, #12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 8010d38:	2001      	movs	r0, #1
 8010d3a:	f853 3c04 	ldr.w	r3, [r3, #-4]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010d3e:	f852 5c04 	ldr.w	r5, [r2, #-4]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010d42:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8010d44:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8010d48:	425b      	negs	r3, r3
 8010d4a:	4094      	lsls	r4, r2
 8010d4c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010d50:	4622      	mov	r2, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010d52:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 8010d56:	fbc2 4105 	smlal	r4, r1, r2, r5
    result = (int32_t)(mult.long_long >> 31);
 8010d5a:	0fe2      	lsrs	r2, r4, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010d5c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
    result = (int32_t)(mult.long_long >> 31);
 8010d5e:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8010d62:	fa00 f103 	lsl.w	r1, r0, r3
 8010d66:	3901      	subs	r1, #1
    if (result < 0)
 8010d68:	fa52 f503 	asrs.w	r5, r2, r3
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 8010d6c:	9b04      	ldr	r3, [sp, #16]
    int32_t remainder = remainder_mask & dividend;
 8010d6e:	ea02 0001 	and.w	r0, r2, r1
    int32_t threshold = remainder_mask >> 1;
 8010d72:	ea4f 0161 	mov.w	r1, r1, asr #1
 8010d76:	681b      	ldr	r3, [r3, #0]
        threshold++;
 8010d78:	bf48      	it	mi
 8010d7a:	3101      	addmi	r1, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010d7c:	9a03      	ldr	r2, [sp, #12]
    if (remainder > threshold)
 8010d7e:	4288      	cmp	r0, r1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010d80:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010d84:	6816      	ldr	r6, [r2, #0]
 8010d86:	f04f 0000 	mov.w	r0, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010d8a:	fa04 f401 	lsl.w	r4, r4, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8010d8e:	f04f 0201 	mov.w	r2, #1
        result++;
 8010d92:	bfc8      	it	gt
 8010d94:	3501      	addgt	r5, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010d96:	4621      	mov	r1, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8010d98:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 8010d9c:	fbc1 4006 	smlal	r4, r0, r1, r6
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010da0:	4259      	negs	r1, r3
    result = (int32_t)(mult.long_long >> 31);
 8010da2:	0fe3      	lsrs	r3, r4, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8010da4:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    result = (int32_t)(mult.long_long >> 31);
 8010da8:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8010dac:	408a      	lsls	r2, r1
 8010dae:	3a01      	subs	r2, #1
    int32_t remainder = remainder_mask & dividend;
 8010db0:	ea03 0002 	and.w	r0, r3, r2
    if (result < 0)
 8010db4:	410b      	asrs	r3, r1
    int32_t threshold = remainder_mask >> 1;
 8010db6:	ea4f 0262 	mov.w	r2, r2, asr #1
            res01 += dst_offset;
 8010dba:	9932      	ldr	r1, [sp, #200]	@ 0xc8
        threshold++;
 8010dbc:	bf48      	it	mi
 8010dbe:	3201      	addmi	r2, #1
    if (remainder > threshold)
 8010dc0:	4290      	cmp	r0, r2
            res00 += dst_offset;
 8010dc2:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
        result++;
 8010dc4:	bfc8      	it	gt
 8010dc6:	3301      	addgt	r3, #1
 8010dc8:	442a      	add	r2, r5
            res01 += dst_offset;
 8010dca:	440b      	add	r3, r1
            res00 = MAX(res00, activation_min);
 8010dcc:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 8010dce:	428a      	cmp	r2, r1
 8010dd0:	bfb8      	it	lt
 8010dd2:	460a      	movlt	r2, r1
            res01 = MAX(res01, activation_min);
 8010dd4:	428b      	cmp	r3, r1
 8010dd6:	bfb8      	it	lt
 8010dd8:	460b      	movlt	r3, r1
            res00 = MIN(res00, activation_max);
 8010dda:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8010ddc:	428a      	cmp	r2, r1
 8010dde:	bfa8      	it	ge
 8010de0:	460a      	movge	r2, r1
            dst_ptr[0] = (int8_t)res00;
 8010de2:	9905      	ldr	r1, [sp, #20]
 8010de4:	700a      	strb	r2, [r1, #0]
            res01 = MIN(res01, activation_max);
 8010de6:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8010de8:	4293      	cmp	r3, r2
 8010dea:	bfa8      	it	ge
 8010dec:	4613      	movge	r3, r2
            dst_ptr[1] = (int8_t)res01;
 8010dee:	704b      	strb	r3, [r1, #1]
 8010df0:	e602      	b.n	80109f8 <arm_nn_mat_mult_nt_t_s8+0x564>
        if (bias)
 8010df2:	f1ba 0f00 	cmp.w	sl, #0
 8010df6:	d00d      	beq.n	8010e14 <arm_nn_mat_mult_nt_t_s8+0x980>
 8010df8:	2300      	movs	r3, #0
 8010dfa:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 8010dfe:	f7ff bbb9 	b.w	8010574 <arm_nn_mat_mult_nt_t_s8+0xe0>
        const int8_t *lhs_ptr = &lhs[0];
 8010e02:	f8dd b070 	ldr.w	fp, [sp, #112]	@ 0x70
 8010e06:	e5f3      	b.n	80109f0 <arm_nn_mat_mult_nt_t_s8+0x55c>
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 8010e08:	2c00      	cmp	r4, #0
 8010e0a:	461a      	mov	r2, r3
 8010e0c:	f73f ae3b 	bgt.w	8010a86 <arm_nn_mat_mult_nt_t_s8+0x5f2>
 8010e10:	46d3      	mov	fp, sl
 8010e12:	e644      	b.n	8010a9e <arm_nn_mat_mult_nt_t_s8+0x60a>
        while (lhs_rows_idx)
 8010e14:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010e16:	b14b      	cbz	r3, 8010e2c <arm_nn_mat_mult_nt_t_s8+0x998>
        lhs_offset_contribution0 *= lhs_offset;
 8010e18:	e9cd aa0b 	strd	sl, sl, [sp, #44]	@ 0x2c
 8010e1c:	f7ff bbba 	b.w	8010594 <arm_nn_mat_mult_nt_t_s8+0x100>
            for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 8010e20:	46c4      	mov	ip, r8
 8010e22:	e744      	b.n	8010cae <arm_nn_mat_mult_nt_t_s8+0x81a>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 8010e24:	46d8      	mov	r8, fp
            const int8_t *rhs_ptr = &rhs[0];
 8010e26:	9c15      	ldr	r4, [sp, #84]	@ 0x54
            int32_t rhs_cols_idx = 0;
 8010e28:	2000      	movs	r0, #0
 8010e2a:	e702      	b.n	8010c32 <arm_nn_mat_mult_nt_t_s8+0x79e>
        if (lhs_rows % 2)
 8010e2c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	f43f ade2 	beq.w	80109f8 <arm_nn_mat_mult_nt_t_s8+0x564>
            int32_t res01 = lhs_offset_contribution1;
 8010e34:	9b16      	ldr	r3, [sp, #88]	@ 0x58
            int32_t res00 = lhs_offset_contribution0;
 8010e36:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 8010e3a:	e77a      	b.n	8010d32 <arm_nn_mat_mult_nt_t_s8+0x89e>

08010e3c <arm_nn_vec_mat_mult_t_per_ch_s8>:
                                                    const int32_t rhs_rows,
                                                    const int32_t activation_min,
                                                    const int32_t activation_max,
                                                    const int32_t address_offset,
                                                    const int32_t rhs_offset)
{
 8010e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e40:	b093      	sub	sp, #76	@ 0x4c
 8010e42:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8010e44:	9301      	str	r3, [sp, #4]
        }

#elif defined(ARM_MATH_DSP)
        (void)kernel_sum;

        const int32_t row_loop_cnt = rhs_rows / 2;
 8010e46:	2a00      	cmp	r2, #0
{
 8010e48:	9002      	str	r0, [sp, #8]
 8010e4a:	910a      	str	r1, [sp, #40]	@ 0x28
        const int32_t row_loop_cnt = rhs_rows / 2;
 8010e4c:	bfb4      	ite	lt
 8010e4e:	1c53      	addlt	r3, r2, #1
 8010e50:	4613      	movge	r3, r2
        const int16_t lhs_offset_s16 = (int16_t)lhs_offset;
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 8010e52:	981d      	ldr	r0, [sp, #116]	@ 0x74
        const int32_t row_loop_cnt = rhs_rows / 2;
 8010e54:	105b      	asrs	r3, r3, #1
    if (rhs_offset)
 8010e56:	9926      	ldr	r1, [sp, #152]	@ 0x98
{
 8010e58:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 8010e5c:	b204      	sxth	r4, r0
{
 8010e5e:	f8dd 907c 	ldr.w	r9, [sp, #124]	@ 0x7c
        const int32_t row_loop_cnt = rhs_rows / 2;
 8010e62:	9305      	str	r3, [sp, #20]
    if (rhs_offset)
 8010e64:	2900      	cmp	r1, #0
 8010e66:	f000 853f 	beq.w	80118e8 <arm_nn_vec_mat_mult_t_per_ch_s8+0xaac>

        const int16_t rhs_offset_s16 = (int16_t)rhs_offset;
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);

        for (int32_t i = 0; i < row_loop_cnt; i++)
 8010e6a:	2a01      	cmp	r2, #1
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);
 8010e6c:	b20e      	sxth	r6, r1
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 8010e6e:	eac4 4004 	pkhbt	r0, r4, r4, lsl #16
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);
 8010e72:	eac6 4b06 	pkhbt	fp, r6, r6, lsl #16
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 8010e76:	9006      	str	r0, [sp, #24]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8010e78:	f340 8222 	ble.w	80112c0 <arm_nn_vec_mat_mult_t_per_ch_s8+0x484>
            {
                acc_0 = *bias++;
                acc_1 = *bias++;
            }

            const int32_t col_loop_cnt = rhs_cols / 4;
 8010e7c:	9f21      	ldr	r7, [sp, #132]	@ 0x84
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8010e7e:	2000      	movs	r0, #0

            const int8_t *lhs_vec = lhs;
            const int8_t *rhs_0_ptr = rhs;
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
            rhs += 2 * rhs_cols;
 8010e80:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8010e82:	f109 0c08 	add.w	ip, r9, #8
            const int32_t col_loop_cnt = rhs_cols / 4;
 8010e86:	2f00      	cmp	r7, #0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8010e88:	9009      	str	r0, [sp, #36]	@ 0x24
            rhs += 2 * rhs_cols;
 8010e8a:	ea4f 0641 	mov.w	r6, r1, lsl #1
 8010e8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
            const int32_t col_loop_cnt = rhs_cols / 4;
 8010e90:	bfb8      	it	lt
 8010e92:	3703      	addlt	r7, #3
 8010e94:	f8cd 907c 	str.w	r9, [sp, #124]	@ 0x7c
            rhs += 2 * rhs_cols;
 8010e98:	9607      	str	r6, [sp, #28]
 8010e9a:	46e1      	mov	r9, ip

                acc_1 = SMLAD(ker_1, vec_1, acc_1);
                acc_1 = SMLAD(ker_0, vec_0, acc_1);
            }

            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8010e9c:	f027 0403 	bic.w	r4, r7, #3
            const int32_t col_loop_cnt = rhs_cols / 4;
 8010ea0:	10bb      	asrs	r3, r7, #2
            acc_0 = MIN(acc_0, activation_max);
            acc_1 = MAX(acc_1, activation_min);
            acc_1 = MIN(acc_1, activation_max);
            *dst = (int8_t)acc_0;
            *(dst + address_offset) = (int8_t)acc_1;
            dst += 2 * address_offset;
 8010ea2:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8010ea4:	9e02      	ldr	r6, [sp, #8]
 8010ea6:	1908      	adds	r0, r1, r4
 8010ea8:	007d      	lsls	r5, r7, #1
            const int32_t col_loop_cnt = rhs_cols / 4;
 8010eaa:	930d      	str	r3, [sp, #52]	@ 0x34
 8010eac:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8010eae:	4426      	add	r6, r4
 8010eb0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8010eb2:	940e      	str	r4, [sp, #56]	@ 0x38
 8010eb4:	1b3c      	subs	r4, r7, r4
 8010eb6:	3308      	adds	r3, #8
            dst += 2 * address_offset;
 8010eb8:	950c      	str	r5, [sp, #48]	@ 0x30
            if (bias)
 8010eba:	9d01      	ldr	r5, [sp, #4]
 8010ebc:	f8dd c098 	ldr.w	ip, [sp, #152]	@ 0x98
 8010ec0:	9303      	str	r3, [sp, #12]
 8010ec2:	9004      	str	r0, [sp, #16]
 8010ec4:	9611      	str	r6, [sp, #68]	@ 0x44
 8010ec6:	9410      	str	r4, [sp, #64]	@ 0x40
            *(dst + address_offset) = (int8_t)acc_1;
 8010ec8:	f8cd 8020 	str.w	r8, [sp, #32]
            if (bias)
 8010ecc:	f8cd 8070 	str.w	r8, [sp, #112]	@ 0x70
 8010ed0:	9222      	str	r2, [sp, #136]	@ 0x88
 8010ed2:	2d00      	cmp	r5, #0
 8010ed4:	f000 81df 	beq.w	8011296 <arm_nn_vec_mat_mult_t_per_ch_s8+0x45a>
                acc_1 = *bias++;
 8010ed8:	686b      	ldr	r3, [r5, #4]
                acc_0 = *bias++;
 8010eda:	f855 2b08 	ldr.w	r2, [r5], #8
                acc_1 = *bias++;
 8010ede:	9501      	str	r5, [sp, #4]
            rhs += 2 * rhs_cols;
 8010ee0:	9e07      	ldr	r6, [sp, #28]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 8010ee2:	9821      	ldr	r0, [sp, #132]	@ 0x84
            rhs += 2 * rhs_cols;
 8010ee4:	198f      	adds	r7, r1, r6
            for (int32_t j = col_loop_cnt; j != 0; j--)
 8010ee6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 8010ee8:	1808      	adds	r0, r1, r0
            rhs += 2 * rhs_cols;
 8010eea:	970b      	str	r7, [sp, #44]	@ 0x2c
            for (int32_t j = col_loop_cnt; j != 0; j--)
 8010eec:	2d00      	cmp	r5, #0
 8010eee:	f000 86ef 	beq.w	8011cd0 <arm_nn_vec_mat_mult_t_per_ch_s8+0xe94>
 8010ef2:	f015 0703 	ands.w	r7, r5, #3
            const int8_t *lhs_vec = lhs;
 8010ef6:	9c02      	ldr	r4, [sp, #8]
            for (int32_t j = col_loop_cnt; j != 0; j--)
 8010ef8:	462e      	mov	r6, r5
 8010efa:	f105 3aff 	add.w	sl, r5, #4294967295
 8010efe:	d058      	beq.n	8010fb2 <arm_nn_vec_mat_mult_t_per_ch_s8+0x176>
 8010f00:	2f01      	cmp	r7, #1
 8010f02:	d039      	beq.n	8010f78 <arm_nn_vec_mat_mult_t_per_ch_s8+0x13c>
 8010f04:	2f02      	cmp	r7, #2
 8010f06:	d01b      	beq.n	8010f40 <arm_nn_vec_mat_mult_t_per_ch_s8+0x104>
    memcpy(&val, *in_s8, 4);
 8010f08:	f854 eb04 	ldr.w	lr, [r4], #4
__STATIC_FORCEINLINE uint32_t SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
{
    uint32_t result;
    if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
    {
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010f0c:	9e06      	ldr	r6, [sp, #24]
 8010f0e:	fa26 f79e 	sxtab16	r7, r6, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010f12:	fa26 f88e 	sxtab16	r8, r6, lr
 8010f16:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010f1a:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010f1e:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010f22:	fb2e 2207 	smlad	r2, lr, r7, r2
 8010f26:	fb26 2208 	smlad	r2, r6, r8, r2
 8010f2a:	f850 5b04 	ldr.w	r5, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010f2e:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010f32:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010f36:	fb2e 3307 	smlad	r3, lr, r7, r3
 8010f3a:	fb26 3308 	smlad	r3, r6, r8, r3
 8010f3e:	4656      	mov	r6, sl
 8010f40:	f854 ab04 	ldr.w	sl, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010f44:	9f06      	ldr	r7, [sp, #24]
 8010f46:	fa27 f89a 	sxtab16	r8, r7, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010f4a:	fa27 f58a 	sxtab16	r5, r7, sl
 8010f4e:	f851 ab04 	ldr.w	sl, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010f52:	fa2b fe9a 	sxtab16	lr, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010f56:	fa2b f78a 	sxtab16	r7, fp, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010f5a:	fb2e 2208 	smlad	r2, lr, r8, r2
 8010f5e:	fb27 2205 	smlad	r2, r7, r5, r2
 8010f62:	f850 ab04 	ldr.w	sl, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010f66:	fa2b fe9a 	sxtab16	lr, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010f6a:	fa2b f78a 	sxtab16	r7, fp, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010f6e:	fb2e 3308 	smlad	r3, lr, r8, r3
 8010f72:	fb27 3305 	smlad	r3, r7, r5, r3
 8010f76:	3e01      	subs	r6, #1
 8010f78:	f854 5b04 	ldr.w	r5, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010f7c:	9f06      	ldr	r7, [sp, #24]
 8010f7e:	fa27 f895 	sxtab16	r8, r7, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010f82:	fa27 fa85 	sxtab16	sl, r7, r5
 8010f86:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010f8a:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010f8e:	fa2b f785 	sxtab16	r7, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010f92:	fb2e 2208 	smlad	r2, lr, r8, r2
 8010f96:	fb27 220a 	smlad	r2, r7, sl, r2
 8010f9a:	f850 5b04 	ldr.w	r5, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010f9e:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010fa2:	fa2b f785 	sxtab16	r7, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010fa6:	fb2e 3e08 	smlad	lr, lr, r8, r3
 8010faa:	fb27 e30a 	smlad	r3, r7, sl, lr
 8010fae:	3e01      	subs	r6, #1
 8010fb0:	d076      	beq.n	80110a0 <arm_nn_vec_mat_mult_t_per_ch_s8+0x264>
 8010fb2:	9d06      	ldr	r5, [sp, #24]
 8010fb4:	9600      	str	r6, [sp, #0]
 8010fb6:	f8cd 903c 	str.w	r9, [sp, #60]	@ 0x3c
 8010fba:	f8cd c098 	str.w	ip, [sp, #152]	@ 0x98
 8010fbe:	46a0      	mov	r8, r4
 8010fc0:	f858 9b04 	ldr.w	r9, [r8], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010fc4:	fa25 fa99 	sxtab16	sl, r5, r9, ror #8
 8010fc8:	468e      	mov	lr, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010fca:	fa25 f789 	sxtab16	r7, r5, r9
 8010fce:	f85e 6b04 	ldr.w	r6, [lr], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010fd2:	fa2b fc96 	sxtab16	ip, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010fd6:	fa2b f986 	sxtab16	r9, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010fda:	fb2c 220a 	smlad	r2, ip, sl, r2
 8010fde:	fb29 2607 	smlad	r6, r9, r7, r2
 8010fe2:	4684      	mov	ip, r0
 8010fe4:	f85c 2b04 	ldr.w	r2, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010fe8:	fa2b f992 	sxtab16	r9, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8010fec:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8010ff0:	fb29 330a 	smlad	r3, r9, sl, r3
 8010ff4:	fb22 3207 	smlad	r2, r2, r7, r3
 8010ff8:	6867      	ldr	r7, [r4, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8010ffa:	fa25 f997 	sxtab16	r9, r5, r7, ror #8
 8010ffe:	684b      	ldr	r3, [r1, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011000:	fa25 f787 	sxtab16	r7, r5, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011004:	fa2b fa93 	sxtab16	sl, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011008:	fa2b f383 	sxtab16	r3, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801100c:	fb2a 6609 	smlad	r6, sl, r9, r6
 8011010:	fb23 6307 	smlad	r3, r3, r7, r6
 8011014:	f8d0 a004 	ldr.w	sl, [r0, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011018:	fa2b f69a 	sxtab16	r6, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801101c:	fa2b fa8a 	sxtab16	sl, fp, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011020:	fb26 2209 	smlad	r2, r6, r9, r2
 8011024:	fb2a 2907 	smlad	r9, sl, r7, r2
 8011028:	f8d8 7004 	ldr.w	r7, [r8, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801102c:	fa25 f697 	sxtab16	r6, r5, r7, ror #8
 8011030:	f8de 8004 	ldr.w	r8, [lr, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011034:	fa25 fa87 	sxtab16	sl, r5, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011038:	fa2b f298 	sxtab16	r2, fp, r8, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801103c:	fa2b f788 	sxtab16	r7, fp, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011040:	fb22 3306 	smlad	r3, r2, r6, r3
 8011044:	fb27 380a 	smlad	r8, r7, sl, r3
 8011048:	f8dc e004 	ldr.w	lr, [ip, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801104c:	fa2b f79e 	sxtab16	r7, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011050:	fa2b fc8e 	sxtab16	ip, fp, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011054:	fb27 9906 	smlad	r9, r7, r6, r9
 8011058:	fb2c 960a 	smlad	r6, ip, sl, r9
 801105c:	68e2      	ldr	r2, [r4, #12]
    *in_s8 += 4;
 801105e:	3410      	adds	r4, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011060:	fa25 fa92 	sxtab16	sl, r5, r2, ror #8
    memcpy(&val, *in_s8, 4);
 8011064:	68cb      	ldr	r3, [r1, #12]
    *in_s8 += 4;
 8011066:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011068:	fa25 f782 	sxtab16	r7, r5, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801106c:	fa2b fe93 	sxtab16	lr, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011070:	fa2b fc83 	sxtab16	ip, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011074:	fb2e 820a 	smlad	r2, lr, sl, r8
 8011078:	fb2c 2207 	smlad	r2, ip, r7, r2
    memcpy(&val, *in_s8, 4);
 801107c:	68c3      	ldr	r3, [r0, #12]
    *in_s8 += 4;
 801107e:	3010      	adds	r0, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011080:	fa2b fe93 	sxtab16	lr, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011084:	fa2b f883 	sxtab16	r8, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011088:	fb2e 690a 	smlad	r9, lr, sl, r6
 801108c:	fb28 9307 	smlad	r3, r8, r7, r9
 8011090:	9e00      	ldr	r6, [sp, #0]
 8011092:	1f37      	subs	r7, r6, #4
 8011094:	9700      	str	r7, [sp, #0]
 8011096:	d192      	bne.n	8010fbe <arm_nn_vec_mat_mult_t_per_ch_s8+0x182>
 8011098:	f8dd 903c 	ldr.w	r9, [sp, #60]	@ 0x3c
 801109c:	f8dd c098 	ldr.w	ip, [sp, #152]	@ 0x98
 80110a0:	9904      	ldr	r1, [sp, #16]
 80110a2:	9821      	ldr	r0, [sp, #132]	@ 0x84
 80110a4:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80110a6:	1808      	adds	r0, r1, r0
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 80110a8:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 80110aa:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 80110ac:	42b4      	cmp	r4, r6
 80110ae:	dd7b      	ble.n	80111a8 <arm_nn_vec_mat_mult_t_per_ch_s8+0x36c>
 80110b0:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80110b2:	f017 0403 	ands.w	r4, r7, #3
 80110b6:	eb05 0a07 	add.w	sl, r5, r7
 80110ba:	d02f      	beq.n	801111c <arm_nn_vec_mat_mult_t_per_ch_s8+0x2e0>
 80110bc:	2c01      	cmp	r4, #1
 80110be:	d01d      	beq.n	80110fc <arm_nn_vec_mat_mult_t_per_ch_s8+0x2c0>
 80110c0:	2c02      	cmp	r4, #2
 80110c2:	d00d      	beq.n	80110e0 <arm_nn_vec_mat_mult_t_per_ch_s8+0x2a4>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80110c4:	f915 8b01 	ldrsb.w	r8, [r5], #1
 80110c8:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80110ca:	f911 7b01 	ldrsb.w	r7, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80110ce:	f910 4b01 	ldrsb.w	r4, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80110d2:	44b0      	add	r8, r6
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80110d4:	4467      	add	r7, ip
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80110d6:	4464      	add	r4, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80110d8:	fb08 2207 	mla	r2, r8, r7, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80110dc:	fb08 3304 	mla	r3, r8, r4, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80110e0:	f915 8b01 	ldrsb.w	r8, [r5], #1
 80110e4:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80110e6:	f911 7b01 	ldrsb.w	r7, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80110ea:	f910 4b01 	ldrsb.w	r4, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80110ee:	44b0      	add	r8, r6
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80110f0:	4467      	add	r7, ip
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80110f2:	4464      	add	r4, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80110f4:	fb08 2207 	mla	r2, r8, r7, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80110f8:	fb08 3304 	mla	r3, r8, r4, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80110fc:	f915 8b01 	ldrsb.w	r8, [r5], #1
 8011100:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8011102:	f911 7b01 	ldrsb.w	r7, [r1], #1
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011106:	4555      	cmp	r5, sl
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8011108:	f910 4b01 	ldrsb.w	r4, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801110c:	44b0      	add	r8, r6
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801110e:	4467      	add	r7, ip
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8011110:	4464      	add	r4, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8011112:	fb08 2207 	mla	r2, r8, r7, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8011116:	fb08 3304 	mla	r3, r8, r4, r3
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801111a:	d045      	beq.n	80111a8 <arm_nn_vec_mat_mult_t_per_ch_s8+0x36c>
 801111c:	f8dd 8074 	ldr.w	r8, [sp, #116]	@ 0x74
 8011120:	f8cd b000 	str.w	fp, [sp]
 8011124:	f8cd 903c 	str.w	r9, [sp, #60]	@ 0x3c
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011128:	46a9      	mov	r9, r5
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801112a:	460c      	mov	r4, r1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801112c:	4683      	mov	fp, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801112e:	f995 7001 	ldrsb.w	r7, [r5, #1]
 8011132:	f919 eb01 	ldrsb.w	lr, [r9], #1
                lhs_vec++;
 8011136:	3504      	adds	r5, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011138:	4447      	add	r7, r8
                rhs_0_ptr++;
 801113a:	3104      	adds	r1, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801113c:	f999 6001 	ldrsb.w	r6, [r9, #1]
 8011140:	44c6      	add	lr, r8
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8011142:	f914 9b01 	ldrsb.w	r9, [r4], #1
                rhs_1_ptr++;
 8011146:	3004      	adds	r0, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011148:	4446      	add	r6, r8
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801114a:	44e1      	add	r9, ip
 801114c:	fb0e 2209 	mla	r2, lr, r9, r2
 8011150:	f994 9001 	ldrsb.w	r9, [r4, #1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8011154:	f91b 4b01 	ldrsb.w	r4, [fp], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8011158:	44e1      	add	r9, ip
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801115a:	4464      	add	r4, ip
 801115c:	fb0e 3404 	mla	r4, lr, r4, r3
 8011160:	f99b 3001 	ldrsb.w	r3, [fp, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8011164:	f911 bc03 	ldrsb.w	fp, [r1, #-3]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8011168:	4463      	add	r3, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801116a:	44e3      	add	fp, ip
 801116c:	fb07 2e0b 	mla	lr, r7, fp, r2
 8011170:	fb06 e209 	mla	r2, r6, r9, lr
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8011174:	f910 ec03 	ldrsb.w	lr, [r0, #-3]
 8011178:	44e6      	add	lr, ip
 801117a:	fb07 470e 	mla	r7, r7, lr, r4
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801117e:	f911 4c01 	ldrsb.w	r4, [r1, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8011182:	fb06 7903 	mla	r9, r6, r3, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011186:	f915 6c01 	ldrsb.w	r6, [r5, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801118a:	f910 3c01 	ldrsb.w	r3, [r0, #-1]
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801118e:	4464      	add	r4, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011190:	4446      	add	r6, r8
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011192:	4555      	cmp	r5, sl
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8011194:	4463      	add	r3, ip
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8011196:	fb06 2204 	mla	r2, r6, r4, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801119a:	fb06 9303 	mla	r3, r6, r3, r9
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801119e:	d1c3      	bne.n	8011128 <arm_nn_vec_mat_mult_t_per_ch_s8+0x2ec>
 80111a0:	f8dd b000 	ldr.w	fp, [sp]
 80111a4:	f8dd 903c 	ldr.w	r9, [sp, #60]	@ 0x3c
            acc_0 = arm_nn_requantize(acc_0, *dst_multiplier++, *dst_shift++);
 80111a8:	9903      	ldr	r1, [sp, #12]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80111aa:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 80111ae:	f859 7c08 	ldr.w	r7, [r9, #-8]
 80111b2:	f04f 0800 	mov.w	r8, #0
 80111b6:	f851 5c08 	ldr.w	r5, [r1, #-8]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80111ba:	f109 0908 	add.w	r9, r9, #8
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80111be:	ea25 70e5 	bic.w	r0, r5, r5, asr #31
 80111c2:	fa02 f600 	lsl.w	r6, r2, r0
 80111c6:	426a      	negs	r2, r5
    const int32_t remainder_mask = (1 << exponent) - 1;
 80111c8:	2001      	movs	r0, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80111ca:	ea22 7ae2 	bic.w	sl, r2, r2, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80111ce:	fbc6 4807 	smlal	r4, r8, r6, r7
    result = (int32_t)(mult.long_long >> 31);
 80111d2:	0fe1      	lsrs	r1, r4, #31
            acc_1 = arm_nn_requantize(acc_1, *dst_multiplier++, *dst_shift++);
 80111d4:	9c03      	ldr	r4, [sp, #12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 80111d6:	fa00 f50a 	lsl.w	r5, r0, sl
    result = (int32_t)(mult.long_long >> 31);
 80111da:	ea41 0748 	orr.w	r7, r1, r8, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 80111de:	1e6e      	subs	r6, r5, #1
    if (result < 0)
 80111e0:	fa57 f10a 	asrs.w	r1, r7, sl
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80111e4:	f04f 0a00 	mov.w	sl, #0
    int32_t remainder = remainder_mask & dividend;
 80111e8:	ea07 0206 	and.w	r2, r7, r6
 80111ec:	f854 7c04 	ldr.w	r7, [r4, #-4]
    int32_t threshold = remainder_mask >> 1;
 80111f0:	fa46 f600 	asr.w	r6, r6, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80111f4:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
        threshold++;
 80111f8:	bf48      	it	mi
 80111fa:	1836      	addmi	r6, r6, r0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80111fc:	ea27 70e7 	bic.w	r0, r7, r7, asr #31
    if (remainder > threshold)
 8011200:	42b2      	cmp	r2, r6
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011202:	fa03 f200 	lsl.w	r2, r3, r0
 8011206:	f1c7 0300 	rsb	r3, r7, #0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801120a:	f859 6c0c 	ldr.w	r6, [r9, #-12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801120e:	f04f 0001 	mov.w	r0, #1
        result++;
 8011212:	bfc8      	it	gt
 8011214:	3101      	addgt	r1, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011216:	ea23 77e3 	bic.w	r7, r3, r3, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801121a:	fbc2 4a06 	smlal	r4, sl, r2, r6
    result = (int32_t)(mult.long_long >> 31);
 801121e:	0fe5      	lsrs	r5, r4, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8011220:	40b8      	lsls	r0, r7
    result = (int32_t)(mult.long_long >> 31);
 8011222:	ea45 064a 	orr.w	r6, r5, sl, lsl #1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011226:	9d09      	ldr	r5, [sp, #36]	@ 0x24
    const int32_t remainder_mask = (1 << exponent) - 1;
 8011228:	1e42      	subs	r2, r0, #1
 801122a:	9803      	ldr	r0, [sp, #12]
    if (result < 0)
 801122c:	fa56 f307 	asrs.w	r3, r6, r7
            acc_0 += dst_offset;
 8011230:	9f1e      	ldr	r7, [sp, #120]	@ 0x78
    int32_t threshold = remainder_mask >> 1;
 8011232:	ea4f 0462 	mov.w	r4, r2, asr #1
    int32_t remainder = remainder_mask & dividend;
 8011236:	ea06 0802 	and.w	r8, r6, r2
 801123a:	4439      	add	r1, r7
            acc_0 = MAX(acc_0, activation_min);
 801123c:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
        threshold++;
 801123e:	bf48      	it	mi
 8011240:	3401      	addmi	r4, #1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011242:	3008      	adds	r0, #8
 8011244:	9a04      	ldr	r2, [sp, #16]
 8011246:	3501      	adds	r5, #1
    if (remainder > threshold)
 8011248:	45a0      	cmp	r8, r4
 801124a:	9003      	str	r0, [sp, #12]
 801124c:	9c07      	ldr	r4, [sp, #28]
        result++;
 801124e:	bfc8      	it	gt
 8011250:	3301      	addgt	r3, #1
            acc_0 = MAX(acc_0, activation_min);
 8011252:	42b1      	cmp	r1, r6
            *(dst + address_offset) = (int8_t)acc_1;
 8011254:	9825      	ldr	r0, [sp, #148]	@ 0x94
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011256:	4422      	add	r2, r4
            acc_1 += dst_offset;
 8011258:	443b      	add	r3, r7
            acc_0 = MAX(acc_0, activation_min);
 801125a:	bfb8      	it	lt
 801125c:	4631      	movlt	r1, r6
            acc_0 = MIN(acc_0, activation_max);
 801125e:	9f24      	ldr	r7, [sp, #144]	@ 0x90
            acc_1 = MAX(acc_1, activation_min);
 8011260:	42b3      	cmp	r3, r6
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011262:	9204      	str	r2, [sp, #16]
 8011264:	9509      	str	r5, [sp, #36]	@ 0x24
            acc_1 = MAX(acc_1, activation_min);
 8011266:	bfb8      	it	lt
 8011268:	4633      	movlt	r3, r6
            acc_0 = MIN(acc_0, activation_max);
 801126a:	42b9      	cmp	r1, r7
            *dst = (int8_t)acc_0;
 801126c:	9e08      	ldr	r6, [sp, #32]
            acc_0 = MIN(acc_0, activation_max);
 801126e:	bfa8      	it	ge
 8011270:	4639      	movge	r1, r7
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011272:	9f05      	ldr	r7, [sp, #20]
            *dst = (int8_t)acc_0;
 8011274:	7031      	strb	r1, [r6, #0]
            acc_1 = MIN(acc_1, activation_max);
 8011276:	9924      	ldr	r1, [sp, #144]	@ 0x90
 8011278:	428b      	cmp	r3, r1
 801127a:	bfa8      	it	ge
 801127c:	460b      	movge	r3, r1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801127e:	42bd      	cmp	r5, r7
            *(dst + address_offset) = (int8_t)acc_1;
 8011280:	5433      	strb	r3, [r6, r0]
            dst += 2 * address_offset;
 8011282:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011284:	eb06 0203 	add.w	r2, r6, r3
 8011288:	9208      	str	r2, [sp, #32]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801128a:	da07      	bge.n	801129c <arm_nn_vec_mat_mult_t_per_ch_s8+0x460>
            if (bias)
 801128c:	9d01      	ldr	r5, [sp, #4]
 801128e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011290:	2d00      	cmp	r5, #0
 8011292:	f47f ae21 	bne.w	8010ed8 <arm_nn_vec_mat_mult_t_per_ch_s8+0x9c>
 8011296:	462a      	mov	r2, r5
            int32_t acc_1 = 0;
 8011298:	462b      	mov	r3, r5
 801129a:	e621      	b.n	8010ee0 <arm_nn_vec_mat_mult_t_per_ch_s8+0xa4>
 801129c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801129e:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80112a0:	f8dd c070 	ldr.w	ip, [sp, #112]	@ 0x70
 80112a4:	fb07 5604 	mla	r6, r7, r4, r5
 80112a8:	f8dd a07c 	ldr.w	sl, [sp, #124]	@ 0x7c
 80112ac:	eb00 03c7 	add.w	r3, r0, r7, lsl #3
 80112b0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80112b2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80112b4:	eb0a 09c7 	add.w	r9, sl, r7, lsl #3
 80112b8:	fb07 c801 	mla	r8, r7, r1, ip
 80112bc:	960a      	str	r6, [sp, #40]	@ 0x28
 80112be:	9320      	str	r3, [sp, #128]	@ 0x80
        }

        if (rhs_rows & 0x1)
 80112c0:	07d2      	lsls	r2, r2, #31
 80112c2:	f140 830d 	bpl.w	80118e0 <arm_nn_vec_mat_mult_t_per_ch_s8+0xaa4>
        {
            int32_t acc_0 = 0;
            if (bias)
 80112c6:	9b01      	ldr	r3, [sp, #4]
 80112c8:	b103      	cbz	r3, 80112cc <arm_nn_vec_mat_mult_t_per_ch_s8+0x490>
            {
                acc_0 = *bias++;
 80112ca:	681b      	ldr	r3, [r3, #0]
            }
            const int32_t col_loop_cnt = rhs_cols / 4;
 80112cc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80112ce:	2a00      	cmp	r2, #0
 80112d0:	bfb8      	it	lt
 80112d2:	3203      	addlt	r2, #3

            const int8_t *lhs_vec = lhs;
            const int8_t *rhs_ptr = rhs;

            for (int32_t i = col_loop_cnt; i != 0; i--)
 80112d4:	1097      	asrs	r7, r2, #2
 80112d6:	f000 851a 	beq.w	8011d0e <arm_nn_vec_mat_mult_t_per_ch_s8+0xed2>
 80112da:	f017 0503 	ands.w	r5, r7, #3
            const int8_t *rhs_ptr = rhs;
 80112de:	990a      	ldr	r1, [sp, #40]	@ 0x28
            const int8_t *lhs_vec = lhs;
 80112e0:	f8dd c008 	ldr.w	ip, [sp, #8]
            for (int32_t i = col_loop_cnt; i != 0; i--)
 80112e4:	46be      	mov	lr, r7
 80112e6:	f107 3aff 	add.w	sl, r7, #4294967295
 80112ea:	d03d      	beq.n	8011368 <arm_nn_vec_mat_mult_t_per_ch_s8+0x52c>
 80112ec:	2d01      	cmp	r5, #1
 80112ee:	d027      	beq.n	8011340 <arm_nn_vec_mat_mult_t_per_ch_s8+0x504>
 80112f0:	2d02      	cmp	r5, #2
 80112f2:	d012      	beq.n	801131a <arm_nn_vec_mat_mult_t_per_ch_s8+0x4de>
    memcpy(&val, *in_s8, 4);
 80112f4:	f85c 4b04 	ldr.w	r4, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80112f8:	9e06      	ldr	r6, [sp, #24]
 80112fa:	fa26 fe94 	sxtab16	lr, r6, r4, ror #8
 80112fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011300:	fa26 f584 	sxtab16	r5, r6, r4
 8011304:	f851 2b04 	ldr.w	r2, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011308:	fa2b f092 	sxtab16	r0, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801130c:	fa2b f482 	sxtab16	r4, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011310:	fb20 330e 	smlad	r3, r0, lr, r3
 8011314:	fb24 3305 	smlad	r3, r4, r5, r3
 8011318:	46d6      	mov	lr, sl
 801131a:	f85c 6b04 	ldr.w	r6, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801131e:	9a06      	ldr	r2, [sp, #24]
 8011320:	fa22 fa96 	sxtab16	sl, r2, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011324:	fa22 f586 	sxtab16	r5, r2, r6
 8011328:	f851 0b04 	ldr.w	r0, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801132c:	fa2b f490 	sxtab16	r4, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011330:	fa2b f680 	sxtab16	r6, fp, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011334:	fb24 330a 	smlad	r3, r4, sl, r3
 8011338:	fb26 3305 	smlad	r3, r6, r5, r3
 801133c:	f10e 3eff 	add.w	lr, lr, #4294967295
 8011340:	f85c ab04 	ldr.w	sl, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011344:	9a06      	ldr	r2, [sp, #24]
 8011346:	fa22 f59a 	sxtab16	r5, r2, sl, ror #8
 801134a:	f851 6b04 	ldr.w	r6, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801134e:	fa22 f08a 	sxtab16	r0, r2, sl
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011352:	fa2b f496 	sxtab16	r4, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011356:	fa2b fa86 	sxtab16	sl, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801135a:	fb24 3305 	smlad	r3, r4, r5, r3
 801135e:	fb2a 3300 	smlad	r3, sl, r0, r3
 8011362:	f1be 0e01 	subs.w	lr, lr, #1
 8011366:	d046      	beq.n	80113f6 <arm_nn_vec_mat_mult_t_per_ch_s8+0x5ba>
 8011368:	9a06      	ldr	r2, [sp, #24]
 801136a:	9700      	str	r7, [sp, #0]
 801136c:	4667      	mov	r7, ip
 801136e:	f857 5b04 	ldr.w	r5, [r7], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011372:	fa22 fa95 	sxtab16	sl, r2, r5, ror #8
 8011376:	460e      	mov	r6, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011378:	fa22 f485 	sxtab16	r4, r2, r5
 801137c:	f856 0b04 	ldr.w	r0, [r6], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011380:	fa2b f590 	sxtab16	r5, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011384:	fa2b f080 	sxtab16	r0, fp, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011388:	fb25 330a 	smlad	r3, r5, sl, r3
 801138c:	fb20 3304 	smlad	r3, r0, r4, r3
 8011390:	f8dc 4004 	ldr.w	r4, [ip, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011394:	fa22 fa94 	sxtab16	sl, r2, r4, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011398:	fa22 f584 	sxtab16	r5, r2, r4
 801139c:	684c      	ldr	r4, [r1, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801139e:	fa2b f094 	sxtab16	r0, fp, r4, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80113a2:	fa2b f484 	sxtab16	r4, fp, r4
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80113a6:	fb20 330a 	smlad	r3, r0, sl, r3
 80113aa:	fb24 3a05 	smlad	sl, r4, r5, r3
 80113ae:	687f      	ldr	r7, [r7, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80113b0:	fa22 f597 	sxtab16	r5, r2, r7, ror #8
 80113b4:	6870      	ldr	r0, [r6, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80113b6:	fa22 f487 	sxtab16	r4, r2, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80113ba:	fa2b f690 	sxtab16	r6, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80113be:	fa2b f380 	sxtab16	r3, fp, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80113c2:	fb26 a705 	smlad	r7, r6, r5, sl
 80113c6:	fb23 7a04 	smlad	sl, r3, r4, r7
 80113ca:	f8dc 500c 	ldr.w	r5, [ip, #12]
    *in_s8 += 4;
 80113ce:	f10c 0c10 	add.w	ip, ip, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80113d2:	fa22 f095 	sxtab16	r0, r2, r5, ror #8
    memcpy(&val, *in_s8, 4);
 80113d6:	68ce      	ldr	r6, [r1, #12]
    *in_s8 += 4;
 80113d8:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80113da:	fa22 f485 	sxtab16	r4, r2, r5
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80113de:	fa2b f796 	sxtab16	r7, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80113e2:	fa2b f386 	sxtab16	r3, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80113e6:	fb27 a500 	smlad	r5, r7, r0, sl
 80113ea:	fb23 5304 	smlad	r3, r3, r4, r5
 80113ee:	f1be 0e04 	subs.w	lr, lr, #4
 80113f2:	d1bb      	bne.n	801136c <arm_nn_vec_mat_mult_t_per_ch_s8+0x530>
 80113f4:	9f00      	ldr	r7, [sp, #0]
 80113f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80113f8:	00be      	lsls	r6, r7, #2
 80113fa:	9802      	ldr	r0, [sp, #8]
 80113fc:	eb01 0287 	add.w	r2, r1, r7, lsl #2
 8011400:	eb00 0487 	add.w	r4, r0, r7, lsl #2
 8011404:	920a      	str	r2, [sp, #40]	@ 0x28
 8011406:	9402      	str	r4, [sp, #8]

                acc_0 = SMLAD(ker_1, vec_1, acc_0);
                acc_0 = SMLAD(ker_0, vec_0, acc_0);
            }

            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8011408:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 801140a:	42b7      	cmp	r7, r6
 801140c:	f340 80b4 	ble.w	8011578 <arm_nn_vec_mat_mult_t_per_ch_s8+0x73c>
 8011410:	1bbd      	subs	r5, r7, r6
 8011412:	9902      	ldr	r1, [sp, #8]
 8011414:	f015 0207 	ands.w	r2, r5, #7
 8011418:	eb01 0605 	add.w	r6, r1, r5
 801141c:	f000 8471 	beq.w	8011d02 <arm_nn_vec_mat_mult_t_per_ch_s8+0xec6>
 8011420:	2a01      	cmp	r2, #1
 8011422:	d050      	beq.n	80114c6 <arm_nn_vec_mat_mult_t_per_ch_s8+0x68a>
 8011424:	2a02      	cmp	r2, #2
 8011426:	d040      	beq.n	80114aa <arm_nn_vec_mat_mult_t_per_ch_s8+0x66e>
 8011428:	2a03      	cmp	r2, #3
 801142a:	d030      	beq.n	801148e <arm_nn_vec_mat_mult_t_per_ch_s8+0x652>
 801142c:	2a04      	cmp	r2, #4
 801142e:	d020      	beq.n	8011472 <arm_nn_vec_mat_mult_t_per_ch_s8+0x636>
 8011430:	2a05      	cmp	r2, #5
 8011432:	d010      	beq.n	8011456 <arm_nn_vec_mat_mult_t_per_ch_s8+0x61a>
 8011434:	2a06      	cmp	r2, #6
 8011436:	f040 8450 	bne.w	8011cda <arm_nn_vec_mat_mult_t_per_ch_s8+0xe9e>
            {
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801143a:	9a02      	ldr	r2, [sp, #8]
                lhs_vec++;
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801143c:	980a      	ldr	r0, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801143e:	f912 cb01 	ldrsb.w	ip, [r2], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011442:	f910 bb01 	ldrsb.w	fp, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011446:	991d      	ldr	r1, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011448:	9c26      	ldr	r4, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801144a:	448c      	add	ip, r1
 801144c:	9202      	str	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801144e:	44a3      	add	fp, r4
 8011450:	900a      	str	r0, [sp, #40]	@ 0x28
 8011452:	fb0c 330b 	mla	r3, ip, fp, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011456:	9f02      	ldr	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011458:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801145a:	f917 ab01 	ldrsb.w	sl, [r7], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801145e:	f911 2b01 	ldrsb.w	r2, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011462:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011464:	9826      	ldr	r0, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011466:	44aa      	add	sl, r5
 8011468:	9702      	str	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801146a:	4402      	add	r2, r0
 801146c:	910a      	str	r1, [sp, #40]	@ 0x28
 801146e:	fb0a 3302 	mla	r3, sl, r2, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011472:	9c02      	ldr	r4, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011474:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011476:	f914 cb01 	ldrsb.w	ip, [r4], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801147a:	f915 bb01 	ldrsb.w	fp, [r5], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801147e:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011480:	9926      	ldr	r1, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011482:	44bc      	add	ip, r7
 8011484:	9402      	str	r4, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011486:	448b      	add	fp, r1
 8011488:	950a      	str	r5, [sp, #40]	@ 0x28
 801148a:	fb0c 330b 	mla	r3, ip, fp, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801148e:	9a02      	ldr	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011490:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011492:	f912 ab01 	ldrsb.w	sl, [r2], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011496:	f914 cb01 	ldrsb.w	ip, [r4], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801149a:	981d      	ldr	r0, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801149c:	9f26      	ldr	r7, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801149e:	4482      	add	sl, r0
 80114a0:	9202      	str	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114a2:	44bc      	add	ip, r7
 80114a4:	940a      	str	r4, [sp, #40]	@ 0x28
 80114a6:	fb0a 330c 	mla	r3, sl, ip, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114aa:	9d02      	ldr	r5, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114ae:	f915 bb01 	ldrsb.w	fp, [r5], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114b2:	f910 2b01 	ldrsb.w	r2, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114b6:	991d      	ldr	r1, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114b8:	9c26      	ldr	r4, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114ba:	448b      	add	fp, r1
 80114bc:	9502      	str	r5, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114be:	4422      	add	r2, r4
 80114c0:	900a      	str	r0, [sp, #40]	@ 0x28
 80114c2:	fb0b 3302 	mla	r3, fp, r2, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114c6:	9f02      	ldr	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114ca:	f917 ab01 	ldrsb.w	sl, [r7], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114ce:	f911 cb01 	ldrsb.w	ip, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114d2:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80114d4:	42b7      	cmp	r7, r6
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114d6:	9c26      	ldr	r4, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114d8:	44aa      	add	sl, r5
 80114da:	9702      	str	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114dc:	44a4      	add	ip, r4
 80114de:	910a      	str	r1, [sp, #40]	@ 0x28
 80114e0:	fb0a 330c 	mla	r3, sl, ip, r3
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80114e4:	d048      	beq.n	8011578 <arm_nn_vec_mat_mult_t_per_ch_s8+0x73c>
 80114e6:	463a      	mov	r2, r7
 80114e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80114ea:	981d      	ldr	r0, [sp, #116]	@ 0x74
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114ec:	4693      	mov	fp, r2
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114ee:	460d      	mov	r5, r1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114f0:	f992 e001 	ldrsb.w	lr, [r2, #1]
                lhs_vec++;
 80114f4:	3208      	adds	r2, #8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80114f6:	f91b ab01 	ldrsb.w	sl, [fp], #1
                rhs_ptr++;
 80114fa:	3108      	adds	r1, #8
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80114fc:	f915 cb01 	ldrsb.w	ip, [r5], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011500:	4486      	add	lr, r0
 8011502:	4482      	add	sl, r0
 8011504:	f99b 7001 	ldrsb.w	r7, [fp, #1]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011508:	44a4      	add	ip, r4
 801150a:	f995 b001 	ldrsb.w	fp, [r5, #1]
 801150e:	f911 5c07 	ldrsb.w	r5, [r1, #-7]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011512:	4407      	add	r7, r0
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011514:	fb0a 330c 	mla	r3, sl, ip, r3
 8011518:	44a3      	add	fp, r4
 801151a:	4425      	add	r5, r4
 801151c:	fb0e 3a05 	mla	sl, lr, r5, r3
 8011520:	f911 3c05 	ldrsb.w	r3, [r1, #-5]
 8011524:	f911 5c04 	ldrsb.w	r5, [r1, #-4]
 8011528:	fb07 ac0b 	mla	ip, r7, fp, sl
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801152c:	f912 7c05 	ldrsb.w	r7, [r2, #-5]
 8011530:	f912 ac04 	ldrsb.w	sl, [r2, #-4]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011534:	4423      	add	r3, r4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011536:	4407      	add	r7, r0
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011538:	4425      	add	r5, r4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801153a:	4482      	add	sl, r0
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801153c:	fb07 cb03 	mla	fp, r7, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011540:	f912 7c03 	ldrsb.w	r7, [r2, #-3]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011544:	f911 3c03 	ldrsb.w	r3, [r1, #-3]
 8011548:	fb0a bc05 	mla	ip, sl, r5, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801154c:	4407      	add	r7, r0
 801154e:	f912 ac02 	ldrsb.w	sl, [r2, #-2]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011552:	4423      	add	r3, r4
 8011554:	f911 5c02 	ldrsb.w	r5, [r1, #-2]
 8011558:	fb07 cb03 	mla	fp, r7, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801155c:	4482      	add	sl, r0
 801155e:	f912 7c01 	ldrsb.w	r7, [r2, #-1]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011562:	4425      	add	r5, r4
 8011564:	f911 3c01 	ldrsb.w	r3, [r1, #-1]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8011568:	42b2      	cmp	r2, r6
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 801156a:	fb0a bc05 	mla	ip, sl, r5, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801156e:	4407      	add	r7, r0
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011570:	4423      	add	r3, r4
 8011572:	fb07 c303 	mla	r3, r7, r3, ip
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8011576:	d1b9      	bne.n	80114ec <arm_nn_vec_mat_mult_t_per_ch_s8+0x6b0>
            }

            acc_0 = arm_nn_requantize(acc_0, *dst_multiplier++, *dst_shift++);
 8011578:	9c20      	ldr	r4, [sp, #128]	@ 0x80
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801157a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801157e:	f8d9 1000 	ldr.w	r1, [r9]
 8011582:	f04f 0900 	mov.w	r9, #0
 8011586:	6826      	ldr	r6, [r4, #0]
 8011588:	46cb      	mov	fp, r9
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801158a:	ea26 70e6 	bic.w	r0, r6, r6, asr #31
 801158e:	4275      	negs	r5, r6
 8011590:	4083      	lsls	r3, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8011592:	fbc3 2b01 	smlal	r2, fp, r3, r1
    result = (int32_t)(mult.long_long >> 31);
 8011596:	0fd7      	lsrs	r7, r2, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011598:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
    result = (int32_t)(mult.long_long >> 31);
 801159c:	ea47 044b 	orr.w	r4, r7, fp, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 80115a0:	e183      	b.n	80118aa <arm_nn_vec_mat_mult_t_per_ch_s8+0xa6e>
 80115a2:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 80115a4:	9d20      	ldr	r5, [sp, #128]	@ 0x80
 80115a6:	f8dd c070 	ldr.w	ip, [sp, #112]	@ 0x70
 80115aa:	fb03 7604 	mla	r6, r3, r4, r7
 80115ae:	f8dd 907c 	ldr.w	r9, [sp, #124]	@ 0x7c
 80115b2:	eb05 00c3 	add.w	r0, r5, r3, lsl #3
 80115b6:	9908      	ldr	r1, [sp, #32]
 80115b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80115ba:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
 80115be:	fb03 c801 	mla	r8, r3, r1, ip
 80115c2:	960a      	str	r6, [sp, #40]	@ 0x28
 80115c4:	9020      	str	r0, [sp, #128]	@ 0x80
            *dst = (int8_t)acc_0;
            *(dst + address_offset) = (int8_t)acc_1;
            dst += 2 * address_offset;
        }

        if (rhs_rows & 0x1)
 80115c6:	07d3      	lsls	r3, r2, #31
 80115c8:	f140 818a 	bpl.w	80118e0 <arm_nn_vec_mat_mult_t_per_ch_s8+0xaa4>
        {
            int32_t acc_0 = 0;
            if (bias)
 80115cc:	9b01      	ldr	r3, [sp, #4]
 80115ce:	b10b      	cbz	r3, 80115d4 <arm_nn_vec_mat_mult_t_per_ch_s8+0x798>
            {
                acc_0 = *bias++;
 80115d0:	681a      	ldr	r2, [r3, #0]
 80115d2:	9226      	str	r2, [sp, #152]	@ 0x98
            }
            const int32_t col_loop_cnt = rhs_cols / 4;
 80115d4:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 80115d6:	2f00      	cmp	r7, #0
 80115d8:	bfb8      	it	lt
 80115da:	3703      	addlt	r7, #3

            const int8_t *lhs_vec = lhs;
            const int8_t *rhs_ptr = rhs;

            for (int32_t i = col_loop_cnt; i != 0; i--)
 80115dc:	10bf      	asrs	r7, r7, #2
 80115de:	f000 8092 	beq.w	8011706 <arm_nn_vec_mat_mult_t_per_ch_s8+0x8ca>
 80115e2:	f017 0603 	ands.w	r6, r7, #3
            const int8_t *rhs_ptr = rhs;
 80115e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
            const int8_t *lhs_vec = lhs;
 80115e8:	9902      	ldr	r1, [sp, #8]
            for (int32_t i = col_loop_cnt; i != 0; i--)
 80115ea:	463c      	mov	r4, r7
 80115ec:	f107 3aff 	add.w	sl, r7, #4294967295
 80115f0:	f000 8371 	beq.w	8011cd6 <arm_nn_vec_mat_mult_t_per_ch_s8+0xe9a>
 80115f4:	2e01      	cmp	r6, #1
 80115f6:	d027      	beq.n	8011648 <arm_nn_vec_mat_mult_t_per_ch_s8+0x80c>
 80115f8:	2e02      	cmp	r6, #2
 80115fa:	d012      	beq.n	8011622 <arm_nn_vec_mat_mult_t_per_ch_s8+0x7e6>
    memcpy(&val, *in_s8, 4);
 80115fc:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011600:	fa2b f495 	sxtab16	r4, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011604:	fa2b f685 	sxtab16	r6, fp, r5
 8011608:	f852 cb04 	ldr.w	ip, [r2], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801160c:	fa2f f09c 	sxtb16	r0, ip, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011610:	fa2f f58c 	sxtb16	r5, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011614:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8011616:	fb20 3404 	smlad	r4, r0, r4, r3
 801161a:	fb25 4606 	smlad	r6, r5, r6, r4
 801161e:	4654      	mov	r4, sl
 8011620:	9626      	str	r6, [sp, #152]	@ 0x98
 8011622:	f851 ab04 	ldr.w	sl, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011626:	fa2b f69a 	sxtab16	r6, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801162a:	fa2b f08a 	sxtab16	r0, fp, sl
 801162e:	f852 cb04 	ldr.w	ip, [r2], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011632:	fa2f f59c 	sxtb16	r5, ip, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011636:	fa2f fa8c 	sxtb16	sl, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801163a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801163c:	fb25 3606 	smlad	r6, r5, r6, r3
 8011640:	fb2a 6000 	smlad	r0, sl, r0, r6
 8011644:	3c01      	subs	r4, #1
 8011646:	9026      	str	r0, [sp, #152]	@ 0x98
 8011648:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801164c:	fa2b fa95 	sxtab16	sl, fp, r5, ror #8
 8011650:	f852 cb04 	ldr.w	ip, [r2], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011654:	fa2b f685 	sxtab16	r6, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011658:	fa2f f09c 	sxtb16	r0, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801165c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801165e:	fa2f fc8c 	sxtb16	ip, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011662:	fb20 350a 	smlad	r5, r0, sl, r3
 8011666:	fb2c 5306 	smlad	r3, ip, r6, r5
 801166a:	3c01      	subs	r4, #1
 801166c:	9326      	str	r3, [sp, #152]	@ 0x98
 801166e:	d041      	beq.n	80116f4 <arm_nn_vec_mat_mult_t_per_ch_s8+0x8b8>
 8011670:	460d      	mov	r5, r1
 8011672:	f855 6b04 	ldr.w	r6, [r5], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011676:	fa2b fa96 	sxtab16	sl, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801167a:	fa2b fc86 	sxtab16	ip, fp, r6
 801167e:	4616      	mov	r6, r2
 8011680:	f856 0b04 	ldr.w	r0, [r6], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011684:	fa2f fe90 	sxtb16	lr, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011688:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801168c:	fb2e 330a 	smlad	r3, lr, sl, r3
 8011690:	fb20 330c 	smlad	r3, r0, ip, r3
 8011694:	6848      	ldr	r0, [r1, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011696:	fa2b fa90 	sxtab16	sl, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801169a:	fa2b fc80 	sxtab16	ip, fp, r0
 801169e:	6850      	ldr	r0, [r2, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80116a0:	fa2f fe90 	sxtb16	lr, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80116a4:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80116a8:	fb2e 330a 	smlad	r3, lr, sl, r3
 80116ac:	fb20 3a0c 	smlad	sl, r0, ip, r3
 80116b0:	686d      	ldr	r5, [r5, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80116b2:	fa2b f095 	sxtab16	r0, fp, r5, ror #8
 80116b6:	6873      	ldr	r3, [r6, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80116b8:	fa2b fc85 	sxtab16	ip, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80116bc:	fa2f f693 	sxtb16	r6, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80116c0:	fa2f f583 	sxtb16	r5, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80116c4:	fb26 aa00 	smlad	sl, r6, r0, sl
 80116c8:	fb25 a30c 	smlad	r3, r5, ip, sl
 80116cc:	68c8      	ldr	r0, [r1, #12]
    *in_s8 += 4;
 80116ce:	3110      	adds	r1, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80116d0:	fa2b fc90 	sxtab16	ip, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80116d4:	fa2b f580 	sxtab16	r5, fp, r0
 80116d8:	3210      	adds	r2, #16
    memcpy(&val, *in_s8, 4);
 80116da:	f852 0c04 	ldr.w	r0, [r2, #-4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80116de:	fa2f f690 	sxtb16	r6, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80116e2:	fa2f fa80 	sxtb16	sl, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80116e6:	fb26 330c 	smlad	r3, r6, ip, r3
 80116ea:	fb2a 3305 	smlad	r3, sl, r5, r3
 80116ee:	3c04      	subs	r4, #4
 80116f0:	d1be      	bne.n	8011670 <arm_nn_vec_mat_mult_t_per_ch_s8+0x834>
 80116f2:	9326      	str	r3, [sp, #152]	@ 0x98
 80116f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80116f6:	9c02      	ldr	r4, [sp, #8]
 80116f8:	eb02 0187 	add.w	r1, r2, r7, lsl #2
 80116fc:	eb04 0587 	add.w	r5, r4, r7, lsl #2
 8011700:	00bf      	lsls	r7, r7, #2
 8011702:	910a      	str	r1, [sp, #40]	@ 0x28
 8011704:	9502      	str	r5, [sp, #8]

                acc_0 = SMLAD(ker_1, vec_1, acc_0);
                acc_0 = SMLAD(ker_0, vec_0, acc_0);
            }

            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8011706:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8011708:	42b8      	cmp	r0, r7
 801170a:	f340 80b9 	ble.w	8011880 <arm_nn_vec_mat_mult_t_per_ch_s8+0xa44>
 801170e:	1bc6      	subs	r6, r0, r7
 8011710:	9a02      	ldr	r2, [sp, #8]
 8011712:	f016 0307 	ands.w	r3, r6, #7
 8011716:	eb02 0506 	add.w	r5, r2, r6
 801171a:	f000 82ee 	beq.w	8011cfa <arm_nn_vec_mat_mult_t_per_ch_s8+0xebe>
 801171e:	2b01      	cmp	r3, #1
 8011720:	d05c      	beq.n	80117dc <arm_nn_vec_mat_mult_t_per_ch_s8+0x9a0>
 8011722:	2b02      	cmp	r3, #2
 8011724:	d04c      	beq.n	80117c0 <arm_nn_vec_mat_mult_t_per_ch_s8+0x984>
 8011726:	2b03      	cmp	r3, #3
 8011728:	d03c      	beq.n	80117a4 <arm_nn_vec_mat_mult_t_per_ch_s8+0x968>
 801172a:	2b04      	cmp	r3, #4
 801172c:	d02c      	beq.n	8011788 <arm_nn_vec_mat_mult_t_per_ch_s8+0x94c>
 801172e:	2b05      	cmp	r3, #5
 8011730:	d01c      	beq.n	801176c <arm_nn_vec_mat_mult_t_per_ch_s8+0x930>
 8011732:	2b06      	cmp	r3, #6
 8011734:	d00c      	beq.n	8011750 <arm_nn_vec_mat_mult_t_per_ch_s8+0x914>
            {
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011736:	f912 bb01 	ldrsb.w	fp, [r2], #1
                lhs_vec++;
                acc_0 += lhs_temp * (*rhs_ptr);
 801173a:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801173c:	9202      	str	r2, [sp, #8]
 801173e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 8011740:	f911 4b01 	ldrsb.w	r4, [r1], #1
 8011744:	9f26      	ldr	r7, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011746:	4493      	add	fp, r2
                acc_0 += lhs_temp * (*rhs_ptr);
 8011748:	910a      	str	r1, [sp, #40]	@ 0x28
 801174a:	fb0b 7004 	mla	r0, fp, r4, r7
 801174e:	9026      	str	r0, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011750:	9e02      	ldr	r6, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 8011752:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011754:	f916 cb01 	ldrsb.w	ip, [r6], #1
 8011758:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 801175a:	f911 ab01 	ldrsb.w	sl, [r1], #1
 801175e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011760:	449c      	add	ip, r3
 8011762:	9602      	str	r6, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 8011764:	fb0c 240a 	mla	r4, ip, sl, r2
 8011768:	910a      	str	r1, [sp, #40]	@ 0x28
 801176a:	9426      	str	r4, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801176c:	9f02      	ldr	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801176e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011770:	f917 bb01 	ldrsb.w	fp, [r7], #1
 8011774:	981d      	ldr	r0, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 8011776:	f916 3b01 	ldrsb.w	r3, [r6], #1
 801177a:	9926      	ldr	r1, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801177c:	4483      	add	fp, r0
 801177e:	9702      	str	r7, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 8011780:	fb0b 1203 	mla	r2, fp, r3, r1
 8011784:	960a      	str	r6, [sp, #40]	@ 0x28
 8011786:	9226      	str	r2, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011788:	9c02      	ldr	r4, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801178a:	980a      	ldr	r0, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801178c:	f914 cb01 	ldrsb.w	ip, [r4], #1
 8011790:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 8011792:	f910 6b01 	ldrsb.w	r6, [r0], #1
 8011796:	9b26      	ldr	r3, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011798:	44bc      	add	ip, r7
 801179a:	9402      	str	r4, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 801179c:	fb0c 3106 	mla	r1, ip, r6, r3
 80117a0:	900a      	str	r0, [sp, #40]	@ 0x28
 80117a2:	9126      	str	r1, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80117a4:	9a02      	ldr	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 80117a6:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80117a8:	f912 ab01 	ldrsb.w	sl, [r2], #1
 80117ac:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 80117ae:	f917 0b01 	ldrsb.w	r0, [r7], #1
 80117b2:	9e26      	ldr	r6, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80117b4:	44a2      	add	sl, r4
 80117b6:	9202      	str	r2, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 80117b8:	fb0a 6300 	mla	r3, sl, r0, r6
 80117bc:	970a      	str	r7, [sp, #40]	@ 0x28
 80117be:	9326      	str	r3, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80117c0:	9902      	ldr	r1, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 80117c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80117c4:	f911 bb01 	ldrsb.w	fp, [r1], #1
 80117c8:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 80117ca:	f914 7b01 	ldrsb.w	r7, [r4], #1
 80117ce:	9826      	ldr	r0, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80117d0:	4493      	add	fp, r2
 80117d2:	9102      	str	r1, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 80117d4:	fb0b 0607 	mla	r6, fp, r7, r0
 80117d8:	940a      	str	r4, [sp, #40]	@ 0x28
 80117da:	9626      	str	r6, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80117dc:	9902      	ldr	r1, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 80117de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80117e0:	f911 cb01 	ldrsb.w	ip, [r1], #1
 80117e4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
                acc_0 += lhs_temp * (*rhs_ptr);
 80117e6:	f914 ab01 	ldrsb.w	sl, [r4], #1
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80117ea:	42a9      	cmp	r1, r5
                acc_0 += lhs_temp * (*rhs_ptr);
 80117ec:	9a26      	ldr	r2, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80117ee:	449c      	add	ip, r3
 80117f0:	9102      	str	r1, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr);
 80117f2:	fb0c 270a 	mla	r7, ip, sl, r2
 80117f6:	940a      	str	r4, [sp, #40]	@ 0x28
 80117f8:	9726      	str	r7, [sp, #152]	@ 0x98
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80117fa:	d041      	beq.n	8011880 <arm_nn_vec_mat_mult_t_per_ch_s8+0xa44>
 80117fc:	460a      	mov	r2, r1
 80117fe:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8011800:	990a      	ldr	r1, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011802:	4696      	mov	lr, r2
                acc_0 += lhs_temp * (*rhs_ptr);
 8011804:	468b      	mov	fp, r1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011806:	f992 c001 	ldrsb.w	ip, [r2, #1]
                lhs_vec++;
 801180a:	3208      	adds	r2, #8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801180c:	f91e 6b01 	ldrsb.w	r6, [lr], #1
                rhs_ptr++;
 8011810:	3108      	adds	r1, #8
                acc_0 += lhs_temp * (*rhs_ptr);
 8011812:	f91b 3b01 	ldrsb.w	r3, [fp], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011816:	4484      	add	ip, r0
 8011818:	4406      	add	r6, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 801181a:	f911 ac07 	ldrsb.w	sl, [r1, #-7]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801181e:	f99e e001 	ldrsb.w	lr, [lr, #1]
                acc_0 += lhs_temp * (*rhs_ptr);
 8011822:	fb06 7703 	mla	r7, r6, r3, r7
 8011826:	f99b 4001 	ldrsb.w	r4, [fp, #1]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801182a:	4486      	add	lr, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 801182c:	f911 3c05 	ldrsb.w	r3, [r1, #-5]
 8011830:	fb0c 760a 	mla	r6, ip, sl, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011834:	f912 cc05 	ldrsb.w	ip, [r2, #-5]
                acc_0 += lhs_temp * (*rhs_ptr);
 8011838:	f911 ac04 	ldrsb.w	sl, [r1, #-4]
 801183c:	fb0e 6b04 	mla	fp, lr, r4, r6
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011840:	4484      	add	ip, r0
 8011842:	f912 4c04 	ldrsb.w	r4, [r2, #-4]
                acc_0 += lhs_temp * (*rhs_ptr);
 8011846:	fb0c b703 	mla	r7, ip, r3, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801184a:	f912 cc03 	ldrsb.w	ip, [r2, #-3]
 801184e:	4404      	add	r4, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 8011850:	f911 6c03 	ldrsb.w	r6, [r1, #-3]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011854:	4484      	add	ip, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 8011856:	fb04 7b0a 	mla	fp, r4, sl, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801185a:	f912 7c02 	ldrsb.w	r7, [r2, #-2]
                acc_0 += lhs_temp * (*rhs_ptr);
 801185e:	f911 4c02 	ldrsb.w	r4, [r1, #-2]
 8011862:	fb0c b306 	mla	r3, ip, r6, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011866:	4407      	add	r7, r0
 8011868:	f912 bc01 	ldrsb.w	fp, [r2, #-1]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801186c:	42aa      	cmp	r2, r5
                acc_0 += lhs_temp * (*rhs_ptr);
 801186e:	f911 6c01 	ldrsb.w	r6, [r1, #-1]
 8011872:	fb07 3a04 	mla	sl, r7, r4, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011876:	4483      	add	fp, r0
                acc_0 += lhs_temp * (*rhs_ptr);
 8011878:	fb0b a706 	mla	r7, fp, r6, sl
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801187c:	d1c1      	bne.n	8011802 <arm_nn_vec_mat_mult_t_per_ch_s8+0x9c6>
 801187e:	9726      	str	r7, [sp, #152]	@ 0x98
            }

            acc_0 = arm_nn_requantize(acc_0, *dst_multiplier++, *dst_shift++);
 8011880:	9d20      	ldr	r5, [sp, #128]	@ 0x80
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8011882:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011886:	9826      	ldr	r0, [sp, #152]	@ 0x98
 8011888:	682a      	ldr	r2, [r5, #0]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801188a:	f8d9 4000 	ldr.w	r4, [r9]
 801188e:	f04f 0900 	mov.w	r9, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011892:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8011896:	4257      	negs	r7, r2
 8011898:	fa00 f601 	lsl.w	r6, r0, r1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801189c:	fbc6 3904 	smlal	r3, r9, r6, r4
    result = (int32_t)(mult.long_long >> 31);
 80118a0:	0fdd      	lsrs	r5, r3, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80118a2:	ea27 73e7 	bic.w	r3, r7, r7, asr #31
    result = (int32_t)(mult.long_long >> 31);
 80118a6:	ea45 0449 	orr.w	r4, r5, r9, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 80118aa:	2601      	movs	r6, #1

            // Add offset
            acc_0 += dst_offset;

            // Clamp the result
            acc_0 = MAX(acc_0, activation_min);
 80118ac:	9823      	ldr	r0, [sp, #140]	@ 0x8c
            acc_0 = MIN(acc_0, activation_max);
 80118ae:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 80118b0:	409e      	lsls	r6, r3
    if (result < 0)
 80118b2:	fa54 f303 	asrs.w	r3, r4, r3
    const int32_t remainder_mask = (1 << exponent) - 1;
 80118b6:	f106 31ff 	add.w	r1, r6, #4294967295
    int32_t threshold = remainder_mask >> 1;
 80118ba:	ea4f 0261 	mov.w	r2, r1, asr #1
    int32_t remainder = remainder_mask & dividend;
 80118be:	ea04 0a01 	and.w	sl, r4, r1
            acc_0 += dst_offset;
 80118c2:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
        threshold++;
 80118c4:	bf48      	it	mi
 80118c6:	3201      	addmi	r2, #1
    if (remainder > threshold)
 80118c8:	4592      	cmp	sl, r2
        result++;
 80118ca:	bfc8      	it	gt
 80118cc:	3301      	addgt	r3, #1
 80118ce:	4423      	add	r3, r4
            acc_0 = MAX(acc_0, activation_min);
 80118d0:	4283      	cmp	r3, r0
 80118d2:	bfb8      	it	lt
 80118d4:	4603      	movlt	r3, r0
            acc_0 = MIN(acc_0, activation_max);
 80118d6:	42ab      	cmp	r3, r5
 80118d8:	bfa8      	it	ge
 80118da:	462b      	movge	r3, r5
            *dst = (int8_t)acc_0;
 80118dc:	f888 3000 	strb.w	r3, [r8]
            rhs += rhs_cols;
        }
#endif
    }
    return ARM_CMSIS_NN_SUCCESS;
}
 80118e0:	2000      	movs	r0, #0
 80118e2:	b013      	add	sp, #76	@ 0x4c
 80118e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80118e8:	2a01      	cmp	r2, #1
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 80118ea:	eac4 4b04 	pkhbt	fp, r4, r4, lsl #16
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80118ee:	f77f ae6a 	ble.w	80115c6 <arm_nn_vec_mat_mult_t_per_ch_s8+0x78a>
            const int32_t col_loop_cnt = rhs_cols / 4;
 80118f2:	9d21      	ldr	r5, [sp, #132]	@ 0x84
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80118f4:	2300      	movs	r3, #0
            rhs += 2 * rhs_cols;
 80118f6:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 80118f8:	f109 0a08 	add.w	sl, r9, #8
            const int32_t col_loop_cnt = rhs_cols / 4;
 80118fc:	2d00      	cmp	r5, #0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80118fe:	9306      	str	r3, [sp, #24]
            rhs += 2 * rhs_cols;
 8011900:	ea4f 0144 	mov.w	r1, r4, lsl #1
 8011904:	9c02      	ldr	r4, [sp, #8]
            const int32_t col_loop_cnt = rhs_cols / 4;
 8011906:	bfb8      	it	lt
 8011908:	3503      	addlt	r5, #3
 801190a:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
            rhs += 2 * rhs_cols;
 801190e:	9103      	str	r1, [sp, #12]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011910:	f025 0003 	bic.w	r0, r5, #3
            const int32_t col_loop_cnt = rhs_cols / 4;
 8011914:	10af      	asrs	r7, r5, #2
            dst += 2 * address_offset;
 8011916:	9d25      	ldr	r5, [sp, #148]	@ 0x94
 8011918:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801191a:	4404      	add	r4, r0
 801191c:	006e      	lsls	r6, r5, #1
 801191e:	9d21      	ldr	r5, [sp, #132]	@ 0x84
 8011920:	180b      	adds	r3, r1, r0
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011922:	900b      	str	r0, [sp, #44]	@ 0x2c
            const int32_t col_loop_cnt = rhs_cols / 4;
 8011924:	9709      	str	r7, [sp, #36]	@ 0x24
 8011926:	1a28      	subs	r0, r5, r0
 8011928:	9f20      	ldr	r7, [sp, #128]	@ 0x80
            dst += 2 * address_offset;
 801192a:	9608      	str	r6, [sp, #32]
            if (bias)
 801192c:	9e01      	ldr	r6, [sp, #4]
 801192e:	3708      	adds	r7, #8
 8011930:	9300      	str	r3, [sp, #0]
 8011932:	940f      	str	r4, [sp, #60]	@ 0x3c
 8011934:	900e      	str	r0, [sp, #56]	@ 0x38
            *(dst + address_offset) = (int8_t)acc_1;
 8011936:	f8cd 8010 	str.w	r8, [sp, #16]
            if (bias)
 801193a:	f8cd 8070 	str.w	r8, [sp, #112]	@ 0x70
 801193e:	f8cd 907c 	str.w	r9, [sp, #124]	@ 0x7c
 8011942:	9222      	str	r2, [sp, #136]	@ 0x88
 8011944:	2e00      	cmp	r6, #0
 8011946:	f000 81c0 	beq.w	8011cca <arm_nn_vec_mat_mult_t_per_ch_s8+0xe8e>
                acc_1 = *bias++;
 801194a:	6873      	ldr	r3, [r6, #4]
                acc_0 = *bias++;
 801194c:	f856 2b08 	ldr.w	r2, [r6], #8
                acc_1 = *bias++;
 8011950:	9601      	str	r6, [sp, #4]
            rhs += 2 * rhs_cols;
 8011952:	9d03      	ldr	r5, [sp, #12]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 8011954:	9c21      	ldr	r4, [sp, #132]	@ 0x84
            rhs += 2 * rhs_cols;
 8011956:	194e      	adds	r6, r1, r5
            for (int32_t j = col_loop_cnt; j != 0; j--)
 8011958:	9d09      	ldr	r5, [sp, #36]	@ 0x24
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 801195a:	1908      	adds	r0, r1, r4
            const int8_t *lhs_vec = lhs;
 801195c:	9c02      	ldr	r4, [sp, #8]
            rhs += 2 * rhs_cols;
 801195e:	9607      	str	r6, [sp, #28]
            for (int32_t j = col_loop_cnt; j != 0; j--)
 8011960:	2d00      	cmp	r5, #0
 8011962:	f000 80d4 	beq.w	8011b0e <arm_nn_vec_mat_mult_t_per_ch_s8+0xcd2>
 8011966:	462e      	mov	r6, r5
 8011968:	f105 3eff 	add.w	lr, r5, #4294967295
 801196c:	f015 0503 	ands.w	r5, r5, #3
 8011970:	d055      	beq.n	8011a1e <arm_nn_vec_mat_mult_t_per_ch_s8+0xbe2>
 8011972:	2d01      	cmp	r5, #1
 8011974:	d037      	beq.n	80119e6 <arm_nn_vec_mat_mult_t_per_ch_s8+0xbaa>
 8011976:	2d02      	cmp	r5, #2
 8011978:	d01a      	beq.n	80119b0 <arm_nn_vec_mat_mult_t_per_ch_s8+0xb74>
    memcpy(&val, *in_s8, 4);
 801197a:	f854 6b04 	ldr.w	r6, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801197e:	fa2b f996 	sxtab16	r9, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011982:	fa2b f586 	sxtab16	r5, fp, r6
 8011986:	f851 6b04 	ldr.w	r6, [r1], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801198a:	fa2f f896 	sxtb16	r8, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801198e:	fa2f f686 	sxtb16	r6, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011992:	fb28 2209 	smlad	r2, r8, r9, r2
 8011996:	fb26 2205 	smlad	r2, r6, r5, r2
 801199a:	f850 6b04 	ldr.w	r6, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801199e:	fa2f f896 	sxtb16	r8, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80119a2:	fa2f f686 	sxtb16	r6, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80119a6:	fb28 3309 	smlad	r3, r8, r9, r3
 80119aa:	fb26 3305 	smlad	r3, r6, r5, r3
 80119ae:	4676      	mov	r6, lr
 80119b0:	f854 eb04 	ldr.w	lr, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80119b4:	fa2b f99e 	sxtab16	r9, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80119b8:	fa2b f58e 	sxtab16	r5, fp, lr
 80119bc:	f851 eb04 	ldr.w	lr, [r1], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80119c0:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80119c4:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80119c8:	fb28 2209 	smlad	r2, r8, r9, r2
 80119cc:	fb2e 2205 	smlad	r2, lr, r5, r2
 80119d0:	f850 eb04 	ldr.w	lr, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80119d4:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80119d8:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80119dc:	fb28 3309 	smlad	r3, r8, r9, r3
 80119e0:	fb2e 3305 	smlad	r3, lr, r5, r3
 80119e4:	3e01      	subs	r6, #1
 80119e6:	f854 5b04 	ldr.w	r5, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80119ea:	fa2b f995 	sxtab16	r9, fp, r5, ror #8
 80119ee:	f851 eb04 	ldr.w	lr, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80119f2:	fa2b f585 	sxtab16	r5, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80119f6:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80119fa:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80119fe:	fb28 2209 	smlad	r2, r8, r9, r2
 8011a02:	fb2e 2205 	smlad	r2, lr, r5, r2
 8011a06:	f850 eb04 	ldr.w	lr, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011a0a:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011a0e:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011a12:	fb28 3309 	smlad	r3, r8, r9, r3
 8011a16:	fb2e 3305 	smlad	r3, lr, r5, r3
 8011a1a:	3e01      	subs	r6, #1
 8011a1c:	d072      	beq.n	8011b04 <arm_nn_vec_mat_mult_t_per_ch_s8+0xcc8>
 8011a1e:	f8cd c074 	str.w	ip, [sp, #116]	@ 0x74
 8011a22:	e9cd 7a0c 	strd	r7, sl, [sp, #48]	@ 0x30
 8011a26:	46a0      	mov	r8, r4
 8011a28:	f858 cb04 	ldr.w	ip, [r8], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011a2c:	fa2b fa9c 	sxtab16	sl, fp, ip, ror #8
 8011a30:	468e      	mov	lr, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011a32:	fa2b f78c 	sxtab16	r7, fp, ip
 8011a36:	f85e 9b04 	ldr.w	r9, [lr], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011a3a:	fa2f fc99 	sxtb16	ip, r9, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011a3e:	fa2f f589 	sxtb16	r5, r9
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011a42:	fb2c 220a 	smlad	r2, ip, sl, r2
 8011a46:	fb25 2507 	smlad	r5, r5, r7, r2
 8011a4a:	4684      	mov	ip, r0
 8011a4c:	f85c 2b04 	ldr.w	r2, [ip], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011a50:	fa2f f992 	sxtb16	r9, r2, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011a54:	fa2f f282 	sxtb16	r2, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011a58:	fb29 330a 	smlad	r3, r9, sl, r3
 8011a5c:	fb22 3207 	smlad	r2, r2, r7, r3
 8011a60:	6867      	ldr	r7, [r4, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011a62:	fa2b f997 	sxtab16	r9, fp, r7, ror #8
 8011a66:	684b      	ldr	r3, [r1, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011a68:	fa2b f787 	sxtab16	r7, fp, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011a6c:	fa2f fa93 	sxtb16	sl, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011a70:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011a74:	fb2a 5509 	smlad	r5, sl, r9, r5
 8011a78:	fb23 5307 	smlad	r3, r3, r7, r5
 8011a7c:	f8d0 a004 	ldr.w	sl, [r0, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011a80:	fa2f f59a 	sxtb16	r5, sl, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011a84:	fa2f fa8a 	sxtb16	sl, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011a88:	fb25 2209 	smlad	r2, r5, r9, r2
 8011a8c:	fb2a 2907 	smlad	r9, sl, r7, r2
 8011a90:	f8d8 7004 	ldr.w	r7, [r8, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011a94:	fa2b f597 	sxtab16	r5, fp, r7, ror #8
 8011a98:	f8de 8004 	ldr.w	r8, [lr, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011a9c:	fa2b fa87 	sxtab16	sl, fp, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011aa0:	fa2f f298 	sxtb16	r2, r8, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011aa4:	fa2f f788 	sxtb16	r7, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011aa8:	fb22 3305 	smlad	r3, r2, r5, r3
 8011aac:	fb27 380a 	smlad	r8, r7, sl, r3
 8011ab0:	f8dc e004 	ldr.w	lr, [ip, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011ab4:	fa2f f79e 	sxtb16	r7, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011ab8:	fa2f fc8e 	sxtb16	ip, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011abc:	fb27 9905 	smlad	r9, r7, r5, r9
 8011ac0:	fb2c 950a 	smlad	r5, ip, sl, r9
 8011ac4:	68e2      	ldr	r2, [r4, #12]
    *in_s8 += 4;
 8011ac6:	3410      	adds	r4, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8011ac8:	fa2b fa92 	sxtab16	sl, fp, r2, ror #8
    memcpy(&val, *in_s8, 4);
 8011acc:	68cb      	ldr	r3, [r1, #12]
    *in_s8 += 4;
 8011ace:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8011ad0:	fa2b f782 	sxtab16	r7, fp, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011ad4:	fa2f fe93 	sxtb16	lr, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011ad8:	fa2f fc83 	sxtb16	ip, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011adc:	fb2e 820a 	smlad	r2, lr, sl, r8
 8011ae0:	fb2c 2207 	smlad	r2, ip, r7, r2
    memcpy(&val, *in_s8, 4);
 8011ae4:	68c3      	ldr	r3, [r0, #12]
    *in_s8 += 4;
 8011ae6:	3010      	adds	r0, #16
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011ae8:	fa2f fe93 	sxtb16	lr, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011aec:	fa2f f883 	sxtb16	r8, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011af0:	fb2e 590a 	smlad	r9, lr, sl, r5
 8011af4:	fb28 9307 	smlad	r3, r8, r7, r9
 8011af8:	3e04      	subs	r6, #4
 8011afa:	d194      	bne.n	8011a26 <arm_nn_vec_mat_mult_t_per_ch_s8+0xbea>
 8011afc:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 8011b00:	e9dd 7a0c 	ldrd	r7, sl, [sp, #48]	@ 0x30
 8011b04:	9800      	ldr	r0, [sp, #0]
 8011b06:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 8011b08:	4601      	mov	r1, r0
 8011b0a:	4420      	add	r0, r4
 8011b0c:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011b0e:	9d21      	ldr	r5, [sp, #132]	@ 0x84
 8011b10:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8011b12:	42b5      	cmp	r5, r6
 8011b14:	dd64      	ble.n	8011be0 <arm_nn_vec_mat_mult_t_per_ch_s8+0xda4>
 8011b16:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8011b18:	f015 0603 	ands.w	r6, r5, #3
 8011b1c:	eb04 0905 	add.w	r9, r4, r5
 8011b20:	d026      	beq.n	8011b70 <arm_nn_vec_mat_mult_t_per_ch_s8+0xd34>
 8011b22:	2e01      	cmp	r6, #1
 8011b24:	d017      	beq.n	8011b56 <arm_nn_vec_mat_mult_t_per_ch_s8+0xd1a>
 8011b26:	2e02      	cmp	r6, #2
 8011b28:	d00a      	beq.n	8011b40 <arm_nn_vec_mat_mult_t_per_ch_s8+0xd04>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b2a:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011b2e:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b32:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011b34:	f910 6b01 	ldrsb.w	r6, [r0], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011b38:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011b3c:	fb08 3306 	mla	r3, r8, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b40:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011b44:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b48:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011b4a:	f910 6b01 	ldrsb.w	r6, [r0], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011b4e:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011b52:	fb08 3306 	mla	r3, r8, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b56:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011b5a:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b5e:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011b60:	f910 6b01 	ldrsb.w	r6, [r0], #1
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011b64:	454c      	cmp	r4, r9
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011b66:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011b6a:	fb08 3306 	mla	r3, r8, r6, r3
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011b6e:	d037      	beq.n	8011be0 <arm_nn_vec_mat_mult_t_per_ch_s8+0xda4>
 8011b70:	e9cd b70c 	strd	fp, r7, [sp, #48]	@ 0x30
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b74:	46a3      	mov	fp, r4
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011b76:	460d      	mov	r5, r1
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011b78:	4680      	mov	r8, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b7a:	f994 7001 	ldrsb.w	r7, [r4, #1]
 8011b7e:	f91b eb01 	ldrsb.w	lr, [fp], #1
                lhs_vec++;
 8011b82:	3404      	adds	r4, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b84:	4467      	add	r7, ip
                rhs_0_ptr++;
 8011b86:	3104      	adds	r1, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b88:	44e6      	add	lr, ip
 8011b8a:	f99b 6001 	ldrsb.w	r6, [fp, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011b8e:	f915 bb01 	ldrsb.w	fp, [r5], #1
                rhs_1_ptr++;
 8011b92:	3004      	adds	r0, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011b94:	4466      	add	r6, ip
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011b96:	fb0e 220b 	mla	r2, lr, fp, r2
 8011b9a:	f995 b001 	ldrsb.w	fp, [r5, #1]
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011b9e:	f918 5b01 	ldrsb.w	r5, [r8], #1
 8011ba2:	fb0e 3505 	mla	r5, lr, r5, r3
 8011ba6:	f998 3001 	ldrsb.w	r3, [r8, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011baa:	f911 8c03 	ldrsb.w	r8, [r1, #-3]
 8011bae:	fb07 2e08 	mla	lr, r7, r8, r2
 8011bb2:	fb06 e20b 	mla	r2, r6, fp, lr
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011bb6:	f910 ec03 	ldrsb.w	lr, [r0, #-3]
 8011bba:	fb07 570e 	mla	r7, r7, lr, r5
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011bbe:	f911 5c01 	ldrsb.w	r5, [r1, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011bc2:	fb06 7b03 	mla	fp, r6, r3, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011bc6:	f914 6c01 	ldrsb.w	r6, [r4, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011bca:	f910 3c01 	ldrsb.w	r3, [r0, #-1]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011bce:	454c      	cmp	r4, r9
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011bd0:	4466      	add	r6, ip
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8011bd2:	fb06 2205 	mla	r2, r6, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8011bd6:	fb06 b303 	mla	r3, r6, r3, fp
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011bda:	d1cb      	bne.n	8011b74 <arm_nn_vec_mat_mult_t_per_ch_s8+0xd38>
 8011bdc:	e9dd b70c 	ldrd	fp, r7, [sp, #48]	@ 0x30
            acc_0 = arm_nn_requantize(acc_0, *dst_multiplier++, *dst_shift++);
 8011be0:	f857 0c08 	ldr.w	r0, [r7, #-8]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8011be4:	f04f 0800 	mov.w	r8, #0
 8011be8:	f85a 1c08 	ldr.w	r1, [sl, #-8]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011bec:	3708      	adds	r7, #8
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011bee:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 8011bf2:	f10a 0a08 	add.w	sl, sl, #8
 8011bf6:	fa02 f604 	lsl.w	r6, r2, r4
 8011bfa:	4242      	negs	r2, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8011bfc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011c00:	ea22 79e2 	bic.w	r9, r2, r2, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8011c04:	fbc6 0801 	smlal	r0, r8, r6, r1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8011c08:	2601      	movs	r6, #1
    result = (int32_t)(mult.long_long >> 31);
 8011c0a:	0fc5      	lsrs	r5, r0, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8011c0c:	fa06 f409 	lsl.w	r4, r6, r9
    result = (int32_t)(mult.long_long >> 31);
 8011c10:	ea45 0148 	orr.w	r1, r5, r8, lsl #1
            acc_1 = arm_nn_requantize(acc_1, *dst_multiplier++, *dst_shift++);
 8011c14:	f857 5c0c 	ldr.w	r5, [r7, #-12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 8011c18:	1e62      	subs	r2, r4, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8011c1a:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
    int32_t remainder = remainder_mask & dividend;
 8011c1e:	ea01 0002 	and.w	r0, r1, r2
    if (result < 0)
 8011c22:	fa51 f109 	asrs.w	r1, r1, r9
    int32_t threshold = remainder_mask >> 1;
 8011c26:	fa42 f206 	asr.w	r2, r2, r6
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011c2a:	ea25 79e5 	bic.w	r9, r5, r5, asr #31
        threshold++;
 8011c2e:	bf48      	it	mi
 8011c30:	1992      	addmi	r2, r2, r6
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011c32:	fa03 f809 	lsl.w	r8, r3, r9
 8011c36:	426b      	negs	r3, r5
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8011c38:	f85a 6c0c 	ldr.w	r6, [sl, #-12]
    if (remainder > threshold)
 8011c3c:	4290      	cmp	r0, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8011c3e:	f04f 0200 	mov.w	r2, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8011c42:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8011c46:	f04f 0301 	mov.w	r3, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8011c4a:	fbc8 4206 	smlal	r4, r2, r8, r6
    result = (int32_t)(mult.long_long >> 31);
 8011c4e:	ea4f 75d4 	mov.w	r5, r4, lsr #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8011c52:	fa03 f300 	lsl.w	r3, r3, r0
        result++;
 8011c56:	bfc8      	it	gt
 8011c58:	3101      	addgt	r1, #1
    result = (int32_t)(mult.long_long >> 31);
 8011c5a:	ea45 0642 	orr.w	r6, r5, r2, lsl #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8011c5e:	1e5a      	subs	r2, r3, #1
            acc_0 = MAX(acc_0, activation_min);
 8011c60:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
    if (result < 0)
 8011c62:	fa56 f500 	asrs.w	r5, r6, r0
            acc_0 += dst_offset;
 8011c66:	981e      	ldr	r0, [sp, #120]	@ 0x78
    int32_t threshold = remainder_mask >> 1;
 8011c68:	ea4f 0462 	mov.w	r4, r2, asr #1
    int32_t remainder = remainder_mask & dividend;
 8011c6c:	ea06 0902 	and.w	r9, r6, r2
 8011c70:	4401      	add	r1, r0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011c72:	9a00      	ldr	r2, [sp, #0]
        threshold++;
 8011c74:	bf48      	it	mi
 8011c76:	3401      	addmi	r4, #1
 8011c78:	9e06      	ldr	r6, [sp, #24]
    if (remainder > threshold)
 8011c7a:	45a1      	cmp	r9, r4
 8011c7c:	9c03      	ldr	r4, [sp, #12]
 8011c7e:	f106 0601 	add.w	r6, r6, #1
        result++;
 8011c82:	bfc8      	it	gt
 8011c84:	3501      	addgt	r5, #1
            acc_0 = MAX(acc_0, activation_min);
 8011c86:	4299      	cmp	r1, r3
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011c88:	4422      	add	r2, r4
 8011c8a:	9606      	str	r6, [sp, #24]
            acc_1 += dst_offset;
 8011c8c:	4405      	add	r5, r0
            acc_0 = MAX(acc_0, activation_min);
 8011c8e:	bfb8      	it	lt
 8011c90:	4619      	movlt	r1, r3
            acc_0 = MIN(acc_0, activation_max);
 8011c92:	9824      	ldr	r0, [sp, #144]	@ 0x90
            acc_1 = MAX(acc_1, activation_min);
 8011c94:	429d      	cmp	r5, r3
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011c96:	9200      	str	r2, [sp, #0]
            *dst = (int8_t)acc_0;
 8011c98:	9a04      	ldr	r2, [sp, #16]
            acc_1 = MAX(acc_1, activation_min);
 8011c9a:	bfb8      	it	lt
 8011c9c:	461d      	movlt	r5, r3
            acc_0 = MIN(acc_0, activation_max);
 8011c9e:	4281      	cmp	r1, r0
            *(dst + address_offset) = (int8_t)acc_1;
 8011ca0:	9b25      	ldr	r3, [sp, #148]	@ 0x94
            acc_0 = MIN(acc_0, activation_max);
 8011ca2:	bfa8      	it	ge
 8011ca4:	4601      	movge	r1, r0
            *dst = (int8_t)acc_0;
 8011ca6:	7011      	strb	r1, [r2, #0]
            acc_1 = MIN(acc_1, activation_max);
 8011ca8:	9924      	ldr	r1, [sp, #144]	@ 0x90
 8011caa:	428d      	cmp	r5, r1
 8011cac:	bfa8      	it	ge
 8011cae:	460d      	movge	r5, r1
            *(dst + address_offset) = (int8_t)acc_1;
 8011cb0:	54d5      	strb	r5, [r2, r3]
            dst += 2 * address_offset;
 8011cb2:	9d08      	ldr	r5, [sp, #32]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011cb4:	9b05      	ldr	r3, [sp, #20]
            dst += 2 * address_offset;
 8011cb6:	1950      	adds	r0, r2, r5
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011cb8:	429e      	cmp	r6, r3
            dst += 2 * address_offset;
 8011cba:	9004      	str	r0, [sp, #16]
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8011cbc:	f6bf ac71 	bge.w	80115a2 <arm_nn_vec_mat_mult_t_per_ch_s8+0x766>
            if (bias)
 8011cc0:	9e01      	ldr	r6, [sp, #4]
 8011cc2:	9907      	ldr	r1, [sp, #28]
 8011cc4:	2e00      	cmp	r6, #0
 8011cc6:	f47f ae40 	bne.w	801194a <arm_nn_vec_mat_mult_t_per_ch_s8+0xb0e>
 8011cca:	4632      	mov	r2, r6
            int32_t acc_1 = 0;
 8011ccc:	4633      	mov	r3, r6
 8011cce:	e640      	b.n	8011952 <arm_nn_vec_mat_mult_t_per_ch_s8+0xb16>
            const int8_t *lhs_vec = lhs;
 8011cd0:	9d02      	ldr	r5, [sp, #8]
 8011cd2:	f7ff b9e9 	b.w	80110a8 <arm_nn_vec_mat_mult_t_per_ch_s8+0x26c>
 8011cd6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8011cd8:	e4ca      	b.n	8011670 <arm_nn_vec_mat_mult_t_per_ch_s8+0x834>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011cda:	4608      	mov	r0, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011cdc:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011cde:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 8011ce0:	f910 bb01 	ldrsb.w	fp, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011ce4:	f917 ab01 	ldrsb.w	sl, [r7], #1
 8011ce8:	9d26      	ldr	r5, [sp, #152]	@ 0x98
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8011cea:	44a3      	add	fp, r4
 8011cec:	9002      	str	r0, [sp, #8]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8011cee:	44aa      	add	sl, r5
 8011cf0:	970a      	str	r7, [sp, #40]	@ 0x28
 8011cf2:	fb0b 330a 	mla	r3, fp, sl, r3
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8011cf6:	f7ff bba0 	b.w	801143a <arm_nn_vec_mat_mult_t_per_ch_s8+0x5fe>
 8011cfa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011cfc:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8011cfe:	9f26      	ldr	r7, [sp, #152]	@ 0x98
 8011d00:	e57f      	b.n	8011802 <arm_nn_vec_mat_mult_t_per_ch_s8+0x9c6>
 8011d02:	460a      	mov	r2, r1
 8011d04:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8011d06:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011d08:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 8011d0a:	f7ff bbef 	b.w	80114ec <arm_nn_vec_mat_mult_t_per_ch_s8+0x6b0>
 8011d0e:	463e      	mov	r6, r7
 8011d10:	f7ff bb7a 	b.w	8011408 <arm_nn_vec_mat_mult_t_per_ch_s8+0x5cc>

08011d14 <arm_nn_vec_mat_mult_t_s16>:
                                              const int32_t dst_shift,
                                              const int32_t rhs_cols,
                                              const int32_t rhs_rows,
                                              const int32_t activation_min,
                                              const int32_t activation_max)
{
 8011d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d18:	b097      	sub	sp, #92	@ 0x5c
 8011d1a:	4690      	mov	r8, r2
 8011d1c:	469c      	mov	ip, r3
 8011d1e:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8011d20:	900d      	str	r0, [sp, #52]	@ 0x34
#if defined(ARM_MATH_DSP)

    int32_t rhs_cols_fast = rhs_cols;

    if (rhs_cols > MAX_COL_COUNT)
 8011d22:	e9dd e221 	ldrd	lr, r2, [sp, #132]	@ 0x84
 8011d26:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8011d2a:	bfa8      	it	ge
 8011d2c:	f44f 7200 	movge.w	r2, #512	@ 0x200
        rhs += rhs_cols;
    }

    #else // ARM_MATH_MVEI

    const int32_t row_loop_cnt = rhs_rows / 2;
 8011d30:	2e00      	cmp	r6, #0
 8011d32:	bfb4      	ite	lt
 8011d34:	1c73      	addlt	r3, r6, #1
 8011d36:	4633      	movge	r3, r6

    for (int32_t i = 0; i < row_loop_cnt; i++)
 8011d38:	2e01      	cmp	r6, #1
    const int32_t row_loop_cnt = rhs_rows / 2;
 8011d3a:	ea4f 0363 	mov.w	r3, r3, asr #1
 8011d3e:	930e      	str	r3, [sp, #56]	@ 0x38
    for (int32_t i = 0; i < row_loop_cnt; i++)
 8011d40:	f340 8107 	ble.w	8011f52 <arm_nn_vec_mat_mult_t_s16+0x23e>
        int64_t acc_64_0 = 0;
        int64_t acc_64_1 = 0;
        int32_t acc_0 = 0;
        int32_t acc_1 = 0;

        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 8011d44:	2a00      	cmp	r2, #0
 8011d46:	4613      	mov	r3, r2

        const int16_t *lhs_vec = lhs;
        const int8_t *rhs_0 = rhs;
        const int8_t *rhs_1 = rhs + rhs_cols;
        rhs += 2 * rhs_cols;
 8011d48:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 8011d4a:	f10c 0a04 	add.w	sl, ip, #4
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 8011d4e:	bfb8      	it	lt
 8011d50:	1cd3      	addlt	r3, r2, #3
 8011d52:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
        rhs += 2 * rhs_cols;
 8011d54:	007f      	lsls	r7, r7, #1
 8011d56:	9213      	str	r2, [sp, #76]	@ 0x4c
        }

        acc_64_0 += acc_0;
        acc_64_1 += acc_1;

        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011d58:	f023 0003 	bic.w	r0, r3, #3
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 8011d5c:	109b      	asrs	r3, r3, #2
        rhs += 2 * rhs_cols;
 8011d5e:	9702      	str	r7, [sp, #8]
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 8011d60:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011d62:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 */
__STATIC_FORCEINLINE int32_t arm_nn_requantize_s64(const int64_t val,
                                                   const int32_t reduced_multiplier,
                                                   const int32_t shift)
{
    const int64_t new_val = val * reduced_multiplier;
 8011d66:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 8011d68:	eb01 0b00 	add.w	fp, r1, r0
 8011d6c:	9312      	str	r3, [sp, #72]	@ 0x48
 8011d6e:	17ff      	asrs	r7, r7, #31
 8011d70:	9b22      	ldr	r3, [sp, #136]	@ 0x88
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011d72:	9010      	str	r0, [sp, #64]	@ 0x40
 8011d74:	1a1b      	subs	r3, r3, r0
 8011d76:	9704      	str	r7, [sp, #16]
 8011d78:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 8011d7a:	9311      	str	r3, [sp, #68]	@ 0x44
    for (int32_t i = 0; i < row_loop_cnt; i++)
 8011d7c:	2300      	movs	r3, #0
 8011d7e:	9705      	str	r7, [sp, #20]

    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 8011d80:	f1ce 070e 	rsb	r7, lr, #14
 8011d84:	9303      	str	r3, [sp, #12]
 8011d86:	f10e 0312 	add.w	r3, lr, #18
 8011d8a:	46b9      	mov	r9, r7
 8011d8c:	9114      	str	r1, [sp, #80]	@ 0x50
 8011d8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011d90:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 8011d94:	f8cd e084 	str.w	lr, [sp, #132]	@ 0x84
 8011d98:	9623      	str	r6, [sp, #140]	@ 0x8c
 8011d9a:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
        const int8_t *rhs_1 = rhs + rhs_cols;
 8011d9e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011da0:	460e      	mov	r6, r1
 8011da2:	18cf      	adds	r7, r1, r3
        rhs += 2 * rhs_cols;
 8011da4:	9b02      	ldr	r3, [sp, #8]
 8011da6:	4419      	add	r1, r3
        for (int j = col_loop_cnt; j != 0; j--)
 8011da8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	f000 8139 	beq.w	8012022 <arm_nn_vec_mat_mult_t_s16+0x30e>
        int32_t acc_1 = 0;
 8011db0:	2200      	movs	r2, #0
        const int16_t *lhs_vec = lhs;
 8011db2:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
        for (int j = col_loop_cnt; j != 0; j--)
 8011db6:	469e      	mov	lr, r3
        int32_t acc_0 = 0;
 8011db8:	9106      	str	r1, [sp, #24]
 8011dba:	4610      	mov	r0, r2
 8011dbc:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8011dc0:	e9cd ab0b 	strd	sl, fp, [sp, #44]	@ 0x2c
    memcpy(&val, *in_q15, 4);
 8011dc4:	f8dc b000 	ldr.w	fp, [ip]
    *in_q15 += 2;
 8011dc8:	f10c 0c08 	add.w	ip, ip, #8
    memcpy(&val, *in_q15, 4);
 8011dcc:	f85c ac04 	ldr.w	sl, [ip, #-4]
    memcpy(&val, *in_s8, 4);
 8011dd0:	f856 1b04 	ldr.w	r1, [r6], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011dd4:	fa2f f391 	sxtb16	r3, r1, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011dd8:	fa2f f181 	sxtb16	r1, r1
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 8011ddc:	eac3 4521 	pkhtb	r5, r3, r1, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 8011de0:	eac1 4103 	pkhbt	r1, r1, r3, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011de4:	fb21 010b 	smlad	r1, r1, fp, r0
 8011de8:	fb25 100a 	smlad	r0, r5, sl, r1
    memcpy(&val, *in_s8, 4);
 8011dec:	f857 3b04 	ldr.w	r3, [r7], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011df0:	fa2f f193 	sxtb16	r1, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011df4:	fa2f f383 	sxtb16	r3, r3
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 8011df8:	eac1 4523 	pkhtb	r5, r1, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 8011dfc:	eac3 4301 	pkhbt	r3, r3, r1, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011e00:	fb23 230b 	smlad	r3, r3, fp, r2
 8011e04:	fb25 320a 	smlad	r2, r5, sl, r3
        for (int j = col_loop_cnt; j != 0; j--)
 8011e08:	f1be 0e01 	subs.w	lr, lr, #1
 8011e0c:	d1da      	bne.n	8011dc4 <arm_nn_vec_mat_mult_t_s16+0xb0>
        acc_64_0 += acc_0;
 8011e0e:	17c3      	asrs	r3, r0, #31
        acc_64_1 += acc_1;
 8011e10:	4614      	mov	r4, r2
 8011e12:	17d5      	asrs	r5, r2, #31
        acc_64_0 += acc_0;
 8011e14:	9906      	ldr	r1, [sp, #24]
 8011e16:	9301      	str	r3, [sp, #4]
 8011e18:	9b22      	ldr	r3, [sp, #136]	@ 0x88
        acc_64_1 += acc_1;
 8011e1a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
        acc_64_0 += acc_0;
 8011e1c:	9000      	str	r0, [sp, #0]
 8011e1e:	e9dd ab0b 	ldrd	sl, fp, [sp, #44]	@ 0x2c
 8011e22:	eb0b 0703 	add.w	r7, fp, r3
 8011e26:	465e      	mov	r6, fp
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011e28:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8011e2a:	4283      	cmp	r3, r0
 8011e2c:	dd18      	ble.n	8011e60 <arm_nn_vec_mat_mult_t_s16+0x14c>
 8011e2e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011e30:	f8cd 8018 	str.w	r8, [sp, #24]
 8011e34:	4688      	mov	r8, r1
 8011e36:	eb06 0c03 	add.w	ip, r6, r3
 8011e3a:	e9dd 0100 	ldrd	r0, r1, [sp]
        {
            const int32_t lhs_temp = (*lhs_vec);
            lhs_vec++;
            acc_64_0 += lhs_temp * (*rhs_0);
 8011e3e:	f916 eb01 	ldrsb.w	lr, [r6], #1
            const int32_t lhs_temp = (*lhs_vec);
 8011e42:	f932 3b02 	ldrsh.w	r3, [r2], #2
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011e46:	4566      	cmp	r6, ip
            acc_64_0 += lhs_temp * (*rhs_0);
 8011e48:	fbc3 018e 	smlalbb	r0, r1, r3, lr
            rhs_0++;
            acc_64_1 += lhs_temp * (*rhs_1);
 8011e4c:	f917 eb01 	ldrsb.w	lr, [r7], #1
 8011e50:	fbc3 458e 	smlalbb	r4, r5, r3, lr
        for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
 8011e54:	d1f3      	bne.n	8011e3e <arm_nn_vec_mat_mult_t_s16+0x12a>
 8011e56:	e9cd 0100 	strd	r0, r1, [sp]
 8011e5a:	4641      	mov	r1, r8
 8011e5c:	f8dd 8018 	ldr.w	r8, [sp, #24]
            rhs_1++;
        }

        if (bias)
 8011e60:	f1b8 0f00 	cmp.w	r8, #0
 8011e64:	d015      	beq.n	8011e92 <arm_nn_vec_mat_mult_t_s16+0x17e>
        {
            acc_64_0 += *bias++;
 8011e66:	f8d8 3000 	ldr.w	r3, [r8]
            acc_64_1 += *bias++;
 8011e6a:	f108 0810 	add.w	r8, r8, #16
            acc_64_0 += *bias++;
 8011e6e:	f858 2c0c 	ldr.w	r2, [r8, #-12]
 8011e72:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011e76:	18f3      	adds	r3, r6, r3
 8011e78:	eb42 0207 	adc.w	r2, r2, r7
 8011e7c:	e9cd 3200 	strd	r3, r2, [sp]
            acc_64_1 += *bias++;
 8011e80:	f858 3c08 	ldr.w	r3, [r8, #-8]
 8011e84:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8011e88:	18e3      	adds	r3, r4, r3
 8011e8a:	eb42 0205 	adc.w	r2, r2, r5
 8011e8e:	461c      	mov	r4, r3
 8011e90:	4615      	mov	r5, r2
    const int64_t new_val = val * reduced_multiplier;
 8011e92:	9a04      	ldr	r2, [sp, #16]
 8011e94:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8011e96:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011e9a:	fb02 f206 	mul.w	r2, r2, r6
 8011e9e:	4633      	mov	r3, r6
 8011ea0:	9e05      	ldr	r6, [sp, #20]
 8011ea2:	fb00 2207 	mla	r2, r0, r7, r2
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 8011ea6:	f1b9 0020 	subs.w	r0, r9, #32
    const int64_t new_val = val * reduced_multiplier;
 8011eaa:	fba3 3606 	umull	r3, r6, r3, r6
 8011eae:	4432      	add	r2, r6
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 8011eb0:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8011eb2:	fa23 f309 	lsr.w	r3, r3, r9
 8011eb6:	fa02 f606 	lsl.w	r6, r2, r6
 8011eba:	ea43 0306 	orr.w	r3, r3, r6
 8011ebe:	d402      	bmi.n	8011ec6 <arm_nn_vec_mat_mult_t_s16+0x1b2>
 8011ec0:	fa42 f000 	asr.w	r0, r2, r0
 8011ec4:	4303      	orrs	r3, r0
    result = (result + 1) >> 1;               // Last shift position and insert round
 8011ec6:	3301      	adds	r3, #1
        }
        int32_t tmp;

        tmp = arm_nn_requantize_s64(acc_64_0, dst_multiplier, dst_shift);
        tmp = MAX(tmp, activation_min);
 8011ec8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8011eca:	105b      	asrs	r3, r3, #1
 8011ecc:	4293      	cmp	r3, r2
 8011ece:	bfb8      	it	lt
 8011ed0:	4613      	movlt	r3, r2
        tmp = MIN(tmp, activation_max);
 8011ed2:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8011ed4:	4293      	cmp	r3, r2
 8011ed6:	bfa8      	it	ge
 8011ed8:	4613      	movge	r3, r2
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 8011eda:	f1b9 0020 	subs.w	r0, r9, #32
        *dst++ = (int16_t)tmp;
 8011ede:	f82a 3c04 	strh.w	r3, [sl, #-4]
    const int64_t new_val = val * reduced_multiplier;
 8011ee2:	9b04      	ldr	r3, [sp, #16]
 8011ee4:	fb03 f204 	mul.w	r2, r3, r4
 8011ee8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011eea:	fb03 2205 	mla	r2, r3, r5, r2
 8011eee:	9b05      	ldr	r3, [sp, #20]
 8011ef0:	fba4 3603 	umull	r3, r6, r4, r3
 8011ef4:	4432      	add	r2, r6
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 8011ef6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8011ef8:	fa23 f309 	lsr.w	r3, r3, r9
 8011efc:	fa02 f606 	lsl.w	r6, r2, r6
 8011f00:	ea43 0306 	orr.w	r3, r3, r6
 8011f04:	d402      	bmi.n	8011f0c <arm_nn_vec_mat_mult_t_s16+0x1f8>
 8011f06:	fa42 f000 	asr.w	r0, r2, r0
 8011f0a:	4303      	orrs	r3, r0
    for (int32_t i = 0; i < row_loop_cnt; i++)
 8011f0c:	9802      	ldr	r0, [sp, #8]
    result = (result + 1) >> 1;               // Last shift position and insert round
 8011f0e:	3301      	adds	r3, #1
 8011f10:	9a03      	ldr	r2, [sp, #12]
 8011f12:	f10a 0a04 	add.w	sl, sl, #4
 8011f16:	105b      	asrs	r3, r3, #1
 8011f18:	4483      	add	fp, r0

        tmp = arm_nn_requantize_s64(acc_64_1, dst_multiplier, dst_shift);
        tmp = MAX(tmp, activation_min);
 8011f1a:	9824      	ldr	r0, [sp, #144]	@ 0x90
    for (int32_t i = 0; i < row_loop_cnt; i++)
 8011f1c:	3201      	adds	r2, #1
        tmp = MAX(tmp, activation_min);
 8011f1e:	4283      	cmp	r3, r0
    for (int32_t i = 0; i < row_loop_cnt; i++)
 8011f20:	9203      	str	r2, [sp, #12]
        tmp = MAX(tmp, activation_min);
 8011f22:	bfb8      	it	lt
 8011f24:	4603      	movlt	r3, r0
        tmp = MIN(tmp, activation_max);
 8011f26:	9825      	ldr	r0, [sp, #148]	@ 0x94
 8011f28:	4283      	cmp	r3, r0
 8011f2a:	bfa8      	it	ge
 8011f2c:	4603      	movge	r3, r0
        *dst++ = (int16_t)tmp;
 8011f2e:	f82a 3c06 	strh.w	r3, [sl, #-6]
    for (int32_t i = 0; i < row_loop_cnt; i++)
 8011f32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f34:	4293      	cmp	r3, r2
 8011f36:	f73f af32 	bgt.w	8011d9e <arm_nn_vec_mat_mult_t_s16+0x8a>
 8011f3a:	f8dd c054 	ldr.w	ip, [sp, #84]	@ 0x54
 8011f3e:	9802      	ldr	r0, [sp, #8]
 8011f40:	f8dd e084 	ldr.w	lr, [sp, #132]	@ 0x84
 8011f44:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 8011f48:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8011f4a:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	@ 0x4c
 8011f4e:	fb03 1100 	mla	r1, r3, r0, r1
    }

    if (rhs_rows & 0x1)
 8011f52:	07f3      	lsls	r3, r6, #31
 8011f54:	d561      	bpl.n	801201a <arm_nn_vec_mat_mult_t_s16+0x306>
    {
        int64_t acc_64_0 = 0;
        int32_t acc_0 = 0;
        const int32_t col_loop_cnt = rhs_cols_fast / 4;
 8011f56:	2a00      	cmp	r2, #0
 8011f58:	bfb8      	it	lt
 8011f5a:	3203      	addlt	r2, #3

        const int16_t *lhs_vec = lhs;
        const int8_t *rhs_0 = rhs;

        for (int i = col_loop_cnt; i != 0; i--)
 8011f5c:	1095      	asrs	r5, r2, #2
 8011f5e:	d067      	beq.n	8012030 <arm_nn_vec_mat_mult_t_s16+0x31c>
        const int16_t *lhs_vec = lhs;
 8011f60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
        for (int i = col_loop_cnt; i != 0; i--)
 8011f62:	462c      	mov	r4, r5
        const int8_t *rhs_0 = rhs;
 8011f64:	460e      	mov	r6, r1
        int32_t acc_0 = 0;
 8011f66:	2000      	movs	r0, #0
    memcpy(&val, *in_s8, 4);
 8011f68:	f856 3b04 	ldr.w	r3, [r6], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8011f6c:	fa2f f793 	sxtb16	r7, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8011f70:	fa2f f383 	sxtb16	r3, r3
    memcpy(&val, *in_q15, 4);
 8011f74:	f8d2 a000 	ldr.w	sl, [r2]
    *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 8011f78:	eac7 4923 	pkhtb	r9, r7, r3, asr #16
    *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 8011f7c:	eac3 4307 	pkhbt	r3, r3, r7, lsl #16
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8011f80:	fb23 030a 	smlad	r3, r3, sl, r0
    memcpy(&val, *in_q15, 4);
 8011f84:	6850      	ldr	r0, [r2, #4]
    *in_q15 += 2;
 8011f86:	3208      	adds	r2, #8
 8011f88:	fb29 3000 	smlad	r0, r9, r0, r3
        for (int i = col_loop_cnt; i != 0; i--)
 8011f8c:	3c01      	subs	r4, #1
 8011f8e:	d1eb      	bne.n	8011f68 <arm_nn_vec_mat_mult_t_s16+0x254>
 8011f90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011f92:	eb01 0185 	add.w	r1, r1, r5, lsl #2

            vec = arm_nn_read_q15x2_ia(&lhs_vec);
            acc_0 = SMLAD(ker_1, vec, acc_0);
        }

        acc_64_0 += acc_0;
 8011f96:	4602      	mov	r2, r0
 8011f98:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011f9c:	00ad      	lsls	r5, r5, #2
 8011f9e:	930d      	str	r3, [sp, #52]	@ 0x34
 8011fa0:	17c3      	asrs	r3, r0, #31

        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 8011fa2:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8011fa4:	42a8      	cmp	r0, r5
 8011fa6:	dd0a      	ble.n	8011fbe <arm_nn_vec_mat_mult_t_s16+0x2aa>
 8011fa8:	1b40      	subs	r0, r0, r5
 8011faa:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8011fac:	4408      	add	r0, r1
        {
            const int32_t lhs_temp = (*lhs_vec);
            lhs_vec++;
            acc_64_0 += lhs_temp * (*rhs_0);
 8011fae:	f911 5b01 	ldrsb.w	r5, [r1], #1
            const int32_t lhs_temp = (*lhs_vec);
 8011fb2:	f934 6b02 	ldrsh.w	r6, [r4], #2
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 8011fb6:	4281      	cmp	r1, r0
            acc_64_0 += lhs_temp * (*rhs_0);
 8011fb8:	fbc6 2385 	smlalbb	r2, r3, r6, r5
        for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 8011fbc:	d1f7      	bne.n	8011fae <arm_nn_vec_mat_mult_t_s16+0x29a>
            rhs_0++;
        }

        if (bias)
 8011fbe:	f1b8 0f00 	cmp.w	r8, #0
 8011fc2:	d006      	beq.n	8011fd2 <arm_nn_vec_mat_mult_t_s16+0x2be>
        {
            acc_64_0 += *bias++;
 8011fc4:	e9d8 1000 	ldrd	r1, r0, [r8]
 8011fc8:	1851      	adds	r1, r2, r1
 8011fca:	eb40 0003 	adc.w	r0, r0, r3
 8011fce:	460a      	mov	r2, r1
 8011fd0:	4603      	mov	r3, r0
    const int64_t new_val = val * reduced_multiplier;
 8011fd2:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8011fd4:	17c8      	asrs	r0, r1, #31
 8011fd6:	fb01 f103 	mul.w	r1, r1, r3
 8011fda:	fb00 1102 	mla	r1, r0, r2, r1
 8011fde:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8011fe0:	fba0 3202 	umull	r3, r2, r0, r2
 8011fe4:	4411      	add	r1, r2
    int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 8011fe6:	f1ce 020e 	rsb	r2, lr, #14
 8011fea:	f10e 0e12 	add.w	lr, lr, #18
 8011fee:	40d3      	lsrs	r3, r2
 8011ff0:	3a20      	subs	r2, #32
 8011ff2:	fa01 fe0e 	lsl.w	lr, r1, lr
 8011ff6:	ea43 030e 	orr.w	r3, r3, lr
 8011ffa:	d402      	bmi.n	8012002 <arm_nn_vec_mat_mult_t_s16+0x2ee>
 8011ffc:	fa41 f202 	asr.w	r2, r1, r2
 8012000:	4313      	orrs	r3, r2
    result = (result + 1) >> 1;               // Last shift position and insert round
 8012002:	3301      	adds	r3, #1
        }
        int32_t tmp;
        tmp = arm_nn_requantize_s64(acc_64_0, dst_multiplier, dst_shift);
        tmp = MAX(tmp, activation_min);
 8012004:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8012006:	105b      	asrs	r3, r3, #1
 8012008:	4293      	cmp	r3, r2
 801200a:	bfb8      	it	lt
 801200c:	4613      	movlt	r3, r2
        tmp = MIN(tmp, activation_max);
 801200e:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8012010:	4293      	cmp	r3, r2
 8012012:	bfa8      	it	ge
 8012014:	4613      	movge	r3, r2
        *dst++ = (int16_t)tmp;
 8012016:	f8ac 3000 	strh.w	r3, [ip]
        rhs += rhs_cols;
    }
#endif     // ARM_MATH_DSP

    return ARM_CMSIS_NN_SUCCESS;
}
 801201a:	2000      	movs	r0, #0
 801201c:	b017      	add	sp, #92	@ 0x5c
 801201e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (int j = col_loop_cnt; j != 0; j--)
 8012022:	2400      	movs	r4, #0
 8012024:	2500      	movs	r5, #0
        const int16_t *lhs_vec = lhs;
 8012026:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012028:	9b22      	ldr	r3, [sp, #136]	@ 0x88
        for (int j = col_loop_cnt; j != 0; j--)
 801202a:	e9cd 4500 	strd	r4, r5, [sp]
 801202e:	e6fb      	b.n	8011e28 <arm_nn_vec_mat_mult_t_s16+0x114>
        for (int i = col_loop_cnt; i != 0; i--)
 8012030:	2200      	movs	r2, #0
 8012032:	2300      	movs	r3, #0
 8012034:	e7b5      	b.n	8011fa2 <arm_nn_vec_mat_mult_t_s16+0x28e>
 8012036:	bf00      	nop

08012038 <arm_nn_vec_mat_mult_t_s4>:
                                             const int32_t dst_shift,
                                             const int32_t rhs_cols,
                                             const int32_t rhs_rows,
                                             const int32_t activation_min,
                                             const int32_t activation_max)
{
 8012038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801203c:	b09d      	sub	sp, #116	@ 0x74
 801203e:	9d2b      	ldr	r5, [sp, #172]	@ 0xac
 8012040:	9102      	str	r1, [sp, #8]
 8012042:	4619      	mov	r1, r3
    const int32_t row_loop_cnt = rhs_rows / 4;
 8012044:	2d00      	cmp	r5, #0
{
 8012046:	9208      	str	r2, [sp, #32]
 8012048:	900b      	str	r0, [sp, #44]	@ 0x2c
    const int32_t row_loop_cnt = rhs_rows / 4;
 801204a:	bfb4      	ite	lt
 801204c:	1ceb      	addlt	r3, r5, #3
 801204e:	462b      	movge	r3, r5
        dst += 2;
    }

#elif defined(ARM_MATH_DSP)

    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 8012050:	2d03      	cmp	r5, #3
{
 8012052:	9829      	ldr	r0, [sp, #164]	@ 0xa4
    const int32_t row_loop_cnt = rhs_rows / 4;
 8012054:	ea4f 02a3 	mov.w	r2, r3, asr #2
    const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 8012058:	9b26      	ldr	r3, [sp, #152]	@ 0x98
    const int32_t row_loop_cnt = rhs_rows / 4;
 801205a:	9215      	str	r2, [sp, #84]	@ 0x54
    const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801205c:	b21b      	sxth	r3, r3
 801205e:	eac3 4b03 	pkhbt	fp, r3, r3, lsl #16
    const int rhs_offset = rhs_cols * row_loop_cnt;
 8012062:	4613      	mov	r3, r2
 8012064:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8012066:	fb02 f203 	mul.w	r2, r2, r3
 801206a:	9200      	str	r2, [sp, #0]
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 801206c:	f340 8216 	ble.w	801249c <arm_nn_vec_mat_mult_t_s4+0x464>
        int32_t res1 = 0;

        if (bias)
        {
            res0 += *bias;
            res1 += bias[2 * row_loop_cnt];
 8012070:	00db      	lsls	r3, r3, #3
            res0 = SMLAD(lhs_high, rhs_high0, res0);
            res1 = SMLAD(lhs_low, rhs_low1, res1);
            res1 = SMLAD(lhs_high, rhs_high1, res1);
        }

        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 8012072:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012074:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
            res1 += bias[2 * row_loop_cnt];
 8012078:	9314      	str	r3, [sp, #80]	@ 0x50
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801207a:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801207c:	2b00      	cmp	r3, #0
 801207e:	bfb8      	it	lt
 8012080:	3303      	addlt	r3, #3
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 8012082:	4252      	negs	r2, r2
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 8012084:	ea4f 03a3 	mov.w	r3, r3, asr #2
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 8012088:	f002 0203 	and.w	r2, r2, #3
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801208c:	461e      	mov	r6, r3
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801208e:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8012090:	f003 0303 	and.w	r3, r3, #3
 8012094:	bf58      	it	pl
 8012096:	4253      	negpl	r3, r2

            ++rhs_ptr;
            lhs_ptr += 2;
        }

        if (rhs_cols % 2 == 1)
 8012098:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 801209a:	9601      	str	r6, [sp, #4]
 801209c:	2a00      	cmp	r2, #0
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 801209e:	f1a3 0202 	sub.w	r2, r3, #2
        if (rhs_cols % 2 == 1)
 80120a2:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 80120a4:	920c      	str	r2, [sp, #48]	@ 0x30
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80120a6:	f1c0 0200 	rsb	r2, r0, #0
        if (rhs_cols % 2 == 1)
 80120aa:	f003 0301 	and.w	r3, r3, #1
 80120ae:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 80120b2:	bfb8      	it	lt
 80120b4:	425b      	neglt	r3, r3
 80120b6:	9205      	str	r2, [sp, #20]
 80120b8:	9316      	str	r3, [sp, #88]	@ 0x58
    const int32_t remainder_mask = (1 << exponent) - 1;
 80120ba:	2301      	movs	r3, #1
 80120bc:	4093      	lsls	r3, r2
 80120be:	1e5a      	subs	r2, r3, #1
 80120c0:	9203      	str	r2, [sp, #12]
 80120c2:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80120c4:	2a03      	cmp	r2, #3
        res0 = MIN(res0, activation_max);
        res1 = MAX(res1, activation_min);
        res1 = MIN(res1, activation_max);

        *dst = (int8_t)res0;
        *(dst + 2 * row_loop_cnt) = (int8_t)res1;
 80120c6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80120c8:	bfd4      	ite	le
 80120ca:	2300      	movle	r3, #0
 80120cc:	2301      	movgt	r3, #1
 80120ce:	0052      	lsls	r2, r2, #1
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	ea4f 0386 	mov.w	r3, r6, lsl #2
 80120d6:	bf18      	it	ne
 80120d8:	461e      	movne	r6, r3
    int32_t threshold = remainder_mask >> 1;
 80120da:	9b03      	ldr	r3, [sp, #12]
 80120dc:	bf08      	it	eq
 80120de:	2604      	moveq	r6, #4
 80120e0:	ea4f 0363 	mov.w	r3, r3, asr #1
 80120e4:	9617      	str	r6, [sp, #92]	@ 0x5c
 80120e6:	bf08      	it	eq
 80120e8:	2602      	moveq	r6, #2
 80120ea:	9304      	str	r3, [sp, #16]
 80120ec:	f102 0301 	add.w	r3, r2, #1
 80120f0:	440b      	add	r3, r1
 80120f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80120f4:	9b01      	ldr	r3, [sp, #4]
 80120f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80120fa:	bf18      	it	ne
 80120fc:	461e      	movne	r6, r3
        threshold++;
 80120fe:	9b04      	ldr	r3, [sp, #16]
 8012100:	960f      	str	r6, [sp, #60]	@ 0x3c
 8012102:	3301      	adds	r3, #1
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 8012104:	2600      	movs	r6, #0
 8012106:	9306      	str	r3, [sp, #24]
 8012108:	1c8b      	adds	r3, r1, #2
 801210a:	960d      	str	r6, [sp, #52]	@ 0x34
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801210c:	ea20 76e0 	bic.w	r6, r0, r0, asr #31
 8012110:	930a      	str	r3, [sp, #40]	@ 0x28
 8012112:	9607      	str	r6, [sp, #28]
 8012114:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012116:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012118:	18f3      	adds	r3, r6, r3
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801211a:	e9cd ce10 	strd	ip, lr, [sp, #64]	@ 0x40
 801211e:	e9cd 3218 	strd	r3, r2, [sp, #96]	@ 0x60
 8012122:	e9cd 411a 	strd	r4, r1, [sp, #104]	@ 0x68
 8012126:	9029      	str	r0, [sp, #164]	@ 0xa4
 8012128:	952b      	str	r5, [sp, #172]	@ 0xac
        if (bias)
 801212a:	9b08      	ldr	r3, [sp, #32]
 801212c:	2b00      	cmp	r3, #0
 801212e:	f000 82b9 	beq.w	80126a4 <arm_nn_vec_mat_mult_t_s4+0x66c>
            res1 += bias[2 * row_loop_cnt];
 8012132:	9a14      	ldr	r2, [sp, #80]	@ 0x50
            res0 += *bias;
 8012134:	6818      	ldr	r0, [r3, #0]
            res1 += bias[2 * row_loop_cnt];
 8012136:	f853 b002 	ldr.w	fp, [r3, r2]
            ++bias;
 801213a:	3304      	adds	r3, #4
 801213c:	9308      	str	r3, [sp, #32]
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 801213e:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8012140:	2b03      	cmp	r3, #3
 8012142:	f340 82b5 	ble.w	80126b0 <arm_nn_vec_mat_mult_t_s4+0x678>
        const int8_t *lhs_ptr = &lhs[0];
 8012146:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 8012148:	f04f 0900 	mov.w	r9, #0
            res0 = SMLAD(lhs_high, rhs_low0, res0);
        }

        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
        {
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 801214c:	f8dd 8008 	ldr.w	r8, [sp, #8]
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 8012150:	f8dd e038 	ldr.w	lr, [sp, #56]	@ 0x38
 8012154:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 8012158:	f8dd c040 	ldr.w	ip, [sp, #64]	@ 0x40
 801215c:	9713      	str	r7, [sp, #76]	@ 0x4c
    memcpy(&val, in_s8, 2);
 801215e:	f8b8 3000 	ldrh.w	r3, [r8]
    memcpy(&val, *in_s8, 4);
 8012162:	f855 6b04 	ldr.w	r6, [r5], #4
    memcpy(&val, in_s8, 2);
 8012166:	f363 0a0f 	bfi	sl, r3, #0, #16
 801216a:	9b00      	ldr	r3, [sp, #0]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801216c:	fa2e f786 	sxtab16	r7, lr, r6
 8012170:	f838 3003 	ldrh.w	r3, [r8, r3]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 8012174:	ea4f 220a 	mov.w	r2, sl, lsl #8
 8012178:	fa5f f18a 	uxtb.w	r1, sl
            rhs_ptr += 2;
 801217c:	f108 0802 	add.w	r8, r8, #2
    memcpy(&val, in_s8, 2);
 8012180:	f363 0c0f 	bfi	ip, r3, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 8012184:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 8012188:	ea4f 230c 	mov.w	r3, ip, lsl #8
 801218c:	430a      	orrs	r2, r1
 801218e:	fa5f f18c 	uxtb.w	r1, ip
 8012192:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012196:	430b      	orrs	r3, r1
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 8012198:	0111      	lsls	r1, r2, #4

__extension__ extern __inline int16x2_t
__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))
__sxtb16 (int8x4_t __a)
{
  return __builtin_arm_sxtb16 (__a);
 801219a:	fa2f f282 	sxtb16	r2, r2
 801219e:	fa2f f181 	sxtb16	r1, r1
 80121a2:	011c      	lsls	r4, r3, #4
 80121a4:	fa2f f383 	sxtb16	r3, r3
    return (op1 >> op2) | (op1 << (32U - op2));
 80121a8:	ea4f 1232 	mov.w	r2, r2, ror #4
 80121ac:	fa2f f484 	sxtb16	r4, r4
 80121b0:	ea4f 1131 	mov.w	r1, r1, ror #4
 80121b4:	ea4f 1333 	mov.w	r3, r3, ror #4
 80121b8:	ea4f 1434 	mov.w	r4, r4, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80121bc:	fa2f f181 	sxtb16	r1, r1
 80121c0:	fa2f f282 	sxtb16	r2, r2
 80121c4:	fa2f f484 	sxtb16	r4, r4
 80121c8:	fa2f f383 	sxtb16	r3, r3
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80121cc:	fa2e f696 	sxtab16	r6, lr, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80121d0:	fb27 0101 	smlad	r1, r7, r1, r0
 80121d4:	fb26 1002 	smlad	r0, r6, r2, r1
 80121d8:	fb27 b704 	smlad	r7, r7, r4, fp
 80121dc:	fb26 7b03 	smlad	fp, r6, r3, r7
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 80121e0:	f109 0901 	add.w	r9, r9, #1
 80121e4:	9b01      	ldr	r3, [sp, #4]
 80121e6:	4599      	cmp	r9, r3
 80121e8:	dbb9      	blt.n	801215e <arm_nn_vec_mat_mult_t_s4+0x126>
 80121ea:	9b02      	ldr	r3, [sp, #8]
 80121ec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80121ee:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 80121f0:	4413      	add	r3, r2
 80121f2:	f8cd a048 	str.w	sl, [sp, #72]	@ 0x48
 80121f6:	f8cd c040 	str.w	ip, [sp, #64]	@ 0x40
 80121fa:	9302      	str	r3, [sp, #8]
 80121fc:	9b18      	ldr	r3, [sp, #96]	@ 0x60
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 80121fe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012200:	2a01      	cmp	r2, #1
 8012202:	d81d      	bhi.n	8012240 <arm_nn_vec_mat_mult_t_s4+0x208>
            const int32_t rhs_value0 = rhs_ptr[0];
 8012204:	9902      	ldr	r1, [sp, #8]
            lhs_ptr += 2;
 8012206:	3302      	adds	r3, #2
            const int32_t rhs_value1 = rhs_ptr[rhs_offset];
 8012208:	9a00      	ldr	r2, [sp, #0]
            const int32_t rhs_value0 = rhs_ptr[0];
 801220a:	f991 5000 	ldrsb.w	r5, [r1]
            const int32_t rhs_value1 = rhs_ptr[rhs_offset];
 801220e:	568a      	ldrsb	r2, [r1, r2]
            ++rhs_ptr;
 8012210:	3101      	adds	r1, #1
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 8012212:	f913 4c02 	ldrsb.w	r4, [r3, #-2]
            const int32_t lower0 = (int8_t)(rhs_value0 << 4) >> 4;
 8012216:	f345 0e03 	sbfx	lr, r5, #0, #4
            ++rhs_ptr;
 801221a:	9102      	str	r1, [sp, #8]
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 801221c:	9926      	ldr	r1, [sp, #152]	@ 0x98
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 801221e:	9e26      	ldr	r6, [sp, #152]	@ 0x98
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 8012220:	440c      	add	r4, r1
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 8012222:	f913 1c01 	ldrsb.w	r1, [r3, #-1]
            res0 += lhs_value_0 * lower0;
 8012226:	fb04 0e0e 	mla	lr, r4, lr, r0
            const int32_t higher0 = rhs_value0 >> 4;
 801222a:	1128      	asrs	r0, r5, #4
            const int32_t lower1 = (int8_t)(rhs_value1 << 4) >> 4;
 801222c:	f342 0503 	sbfx	r5, r2, #0, #4
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 8012230:	4431      	add	r1, r6
            const int32_t higher1 = rhs_value1 >> 4;
 8012232:	1112      	asrs	r2, r2, #4
            res1 += lhs_value_0 * lower1;
 8012234:	fb04 b405 	mla	r4, r4, r5, fp
            res0 += lhs_value_1 * higher0;
 8012238:	fb01 e000 	mla	r0, r1, r0, lr
            res1 += lhs_value_1 * higher1;
 801223c:	fb01 4b02 	mla	fp, r1, r2, r4
        if (rhs_cols % 2 == 1)
 8012240:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8012242:	2a01      	cmp	r2, #1
 8012244:	f000 820e 	beq.w	8012664 <arm_nn_vec_mat_mult_t_s4+0x62c>
            spillover1 = 0;
 8012248:	2500      	movs	r5, #0
            lhs_ptr = &lhs[0];
 801224a:	f8dd e02c 	ldr.w	lr, [sp, #44]	@ 0x2c
            spillover0 = 0;
 801224e:	462b      	mov	r3, r5
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012250:	9a07      	ldr	r2, [sp, #28]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012252:	2100      	movs	r1, #0
 8012254:	9c28      	ldr	r4, [sp, #160]	@ 0xa0
 8012256:	2600      	movs	r6, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012258:	4090      	lsls	r0, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801225a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801225e:	fbc0 2104 	smlal	r2, r1, r0, r4
    result = (int32_t)(mult.long_long >> 31);
 8012262:	0fd2      	lsrs	r2, r2, #31
    int32_t remainder = remainder_mask & dividend;
 8012264:	9803      	ldr	r0, [sp, #12]
    result = (int32_t)(mult.long_long >> 31);
 8012266:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    int32_t threshold = remainder_mask >> 1;
 801226a:	9905      	ldr	r1, [sp, #20]
 801226c:	9c04      	ldr	r4, [sp, #16]
 801226e:	fa52 f101 	asrs.w	r1, r2, r1
    int32_t remainder = remainder_mask & dividend;
 8012272:	ea02 0200 	and.w	r2, r2, r0
    int32_t threshold = remainder_mask >> 1;
 8012276:	9806      	ldr	r0, [sp, #24]
 8012278:	bf58      	it	pl
 801227a:	4620      	movpl	r0, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801227c:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
    if (remainder > threshold)
 8012280:	4282      	cmp	r2, r0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012282:	9a07      	ldr	r2, [sp, #28]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012284:	9828      	ldr	r0, [sp, #160]	@ 0xa0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012286:	fa0b f202 	lsl.w	r2, fp, r2
        result++;
 801228a:	bfc8      	it	gt
 801228c:	3101      	addgt	r1, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801228e:	fbc2 4600 	smlal	r4, r6, r2, r0
    result = (int32_t)(mult.long_long >> 31);
 8012292:	0fe2      	lsrs	r2, r4, #31
    int32_t threshold = remainder_mask >> 1;
 8012294:	9805      	ldr	r0, [sp, #20]
    result = (int32_t)(mult.long_long >> 31);
 8012296:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
    int32_t remainder = remainder_mask & dividend;
 801229a:	9c03      	ldr	r4, [sp, #12]
    int32_t threshold = remainder_mask >> 1;
 801229c:	9e04      	ldr	r6, [sp, #16]
 801229e:	fa52 f000 	asrs.w	r0, r2, r0
    int32_t remainder = remainder_mask & dividend;
 80122a2:	ea02 0204 	and.w	r2, r2, r4
    int32_t threshold = remainder_mask >> 1;
 80122a6:	9c06      	ldr	r4, [sp, #24]
 80122a8:	bf58      	it	pl
 80122aa:	4634      	movpl	r4, r6
    if (remainder > threshold)
 80122ac:	42a2      	cmp	r2, r4
        res0 += dst_offset;
 80122ae:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
        result++;
 80122b0:	bfc8      	it	gt
 80122b2:	3001      	addgt	r0, #1
 80122b4:	4411      	add	r1, r2
        res1 += dst_offset;
 80122b6:	4410      	add	r0, r2
        res0 = MAX(res0, activation_min);
 80122b8:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80122ba:	4291      	cmp	r1, r2
 80122bc:	bfb8      	it	lt
 80122be:	4611      	movlt	r1, r2
        res1 = MAX(res1, activation_min);
 80122c0:	4290      	cmp	r0, r2
 80122c2:	bfb8      	it	lt
 80122c4:	4610      	movlt	r0, r2
        res0 = MIN(res0, activation_max);
 80122c6:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 80122c8:	4291      	cmp	r1, r2
 80122ca:	bfa8      	it	ge
 80122cc:	4611      	movge	r1, r2
        *dst = (int8_t)res0;
 80122ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80122d0:	f802 1c02 	strb.w	r1, [r2, #-2]
        res1 = MIN(res1, activation_max);
 80122d4:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
        if (bias)
 80122d6:	9908      	ldr	r1, [sp, #32]
        res1 = MIN(res1, activation_max);
 80122d8:	4290      	cmp	r0, r2
 80122da:	bfa8      	it	ge
 80122dc:	4610      	movge	r0, r2
        *(dst + 2 * row_loop_cnt) = (int8_t)res1;
 80122de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80122e0:	f802 0c01 	strb.w	r0, [r2, #-1]
        if (bias)
 80122e4:	b131      	cbz	r1, 80122f4 <arm_nn_vec_mat_mult_t_s4+0x2bc>
            res0 += *bias;
 80122e6:	680a      	ldr	r2, [r1, #0]
 80122e8:	4413      	add	r3, r2
            res1 += bias[2 * row_loop_cnt];
 80122ea:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80122ec:	588a      	ldr	r2, [r1, r2]
 80122ee:	4415      	add	r5, r2
            ++bias;
 80122f0:	1d0a      	adds	r2, r1, #4
 80122f2:	9208      	str	r2, [sp, #32]
        for (int rhs_cols_idx = 0; rhs_cols_idx < rhs_cols / 4; ++rhs_cols_idx)
 80122f4:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80122f6:	2a03      	cmp	r2, #3
 80122f8:	dd54      	ble.n	80123a4 <arm_nn_vec_mat_mult_t_s4+0x36c>
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 80122fa:	46f3      	mov	fp, lr
 80122fc:	f8dd 8008 	ldr.w	r8, [sp, #8]
        for (int rhs_cols_idx = 0; rhs_cols_idx < rhs_cols / 4; ++rhs_cols_idx)
 8012300:	f04f 0900 	mov.w	r9, #0
 8012304:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8012308:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801230a:	f8cd e04c 	str.w	lr, [sp, #76]	@ 0x4c
    memcpy(&val, in_s8, 2);
 801230e:	f8b8 2000 	ldrh.w	r2, [r8]
    memcpy(&val, *in_s8, 4);
 8012312:	f85b cb04 	ldr.w	ip, [fp], #4
    memcpy(&val, in_s8, 2);
 8012316:	f362 060f 	bfi	r6, r2, #0, #16
 801231a:	9a00      	ldr	r2, [sp, #0]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801231c:	fa2a fe8c 	sxtab16	lr, sl, ip
 8012320:	f838 2002 	ldrh.w	r2, [r8, r2]
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 8012324:	0231      	lsls	r1, r6, #8
 8012326:	b2f0      	uxtb	r0, r6
            rhs_ptr += 2;
 8012328:	f108 0802 	add.w	r8, r8, #2
    memcpy(&val, in_s8, 2);
 801232c:	f362 070f 	bfi	r7, r2, #0, #16
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 8012330:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 8012334:	023a      	lsls	r2, r7, #8
 8012336:	4301      	orrs	r1, r0
 8012338:	b2f8      	uxtb	r0, r7
 801233a:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801233e:	4302      	orrs	r2, r0
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 8012340:	0108      	lsls	r0, r1, #4
 8012342:	fa2f f181 	sxtb16	r1, r1
 8012346:	fa2f f080 	sxtb16	r0, r0
 801234a:	0114      	lsls	r4, r2, #4
 801234c:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 8012350:	ea4f 1131 	mov.w	r1, r1, ror #4
 8012354:	fa2f f484 	sxtb16	r4, r4
 8012358:	ea4f 1030 	mov.w	r0, r0, ror #4
 801235c:	ea4f 1232 	mov.w	r2, r2, ror #4
 8012360:	ea4f 1434 	mov.w	r4, r4, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012364:	fa2f f080 	sxtb16	r0, r0
 8012368:	fa2f f181 	sxtb16	r1, r1
 801236c:	fa2f f484 	sxtb16	r4, r4
 8012370:	fa2f f282 	sxtb16	r2, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012374:	fa2a fc9c 	sxtab16	ip, sl, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012378:	fb2e 3000 	smlad	r0, lr, r0, r3
 801237c:	fb2c 0301 	smlad	r3, ip, r1, r0
 8012380:	fb2e 5e04 	smlad	lr, lr, r4, r5
 8012384:	fb2c e502 	smlad	r5, ip, r2, lr
        for (int rhs_cols_idx = 0; rhs_cols_idx < rhs_cols / 4; ++rhs_cols_idx)
 8012388:	f109 0901 	add.w	r9, r9, #1
 801238c:	9a01      	ldr	r2, [sp, #4]
 801238e:	4591      	cmp	r9, r2
 8012390:	dbbd      	blt.n	801230e <arm_nn_vec_mat_mult_t_s4+0x2d6>
 8012392:	9a02      	ldr	r2, [sp, #8]
 8012394:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8012396:	f8dd e04c 	ldr.w	lr, [sp, #76]	@ 0x4c
 801239a:	440a      	add	r2, r1
 801239c:	9611      	str	r6, [sp, #68]	@ 0x44
 801239e:	9202      	str	r2, [sp, #8]
 80123a0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80123a2:	4496      	add	lr, r2
        if (((rhs_cols % 4) == 2) || ((rhs_cols % 4) == 3))
 80123a4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80123a6:	2a01      	cmp	r2, #1
 80123a8:	d81b      	bhi.n	80123e2 <arm_nn_vec_mat_mult_t_s4+0x3aa>
            const int32_t rhs_value0 = rhs_ptr[0];
 80123aa:	9902      	ldr	r1, [sp, #8]
            const int32_t rhs_value1 = rhs_ptr[rhs_offset];
 80123ac:	9a00      	ldr	r2, [sp, #0]
            const int32_t rhs_value0 = rhs_ptr[0];
 80123ae:	f991 0000 	ldrsb.w	r0, [r1]
            const int32_t rhs_value1 = rhs_ptr[rhs_offset];
 80123b2:	568a      	ldrsb	r2, [r1, r2]
            ++rhs_ptr;
 80123b4:	3101      	adds	r1, #1
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 80123b6:	9e26      	ldr	r6, [sp, #152]	@ 0x98
            const int32_t lower0 = (int8_t)(rhs_value0 << 4) >> 4;
 80123b8:	f340 0c03 	sbfx	ip, r0, #0, #4
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 80123bc:	f99e 4000 	ldrsb.w	r4, [lr]
            const int32_t higher0 = rhs_value0 >> 4;
 80123c0:	1100      	asrs	r0, r0, #4
            ++rhs_ptr;
 80123c2:	9102      	str	r1, [sp, #8]
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 80123c4:	4434      	add	r4, r6
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 80123c6:	f99e 1001 	ldrsb.w	r1, [lr, #1]
            res0 += lhs_value_0 * lower0;
 80123ca:	fb04 330c 	mla	r3, r4, ip, r3
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 80123ce:	4431      	add	r1, r6
            res0 += lhs_value_1 * higher0;
 80123d0:	fb01 3300 	mla	r3, r1, r0, r3
            const int32_t lower1 = (int8_t)(rhs_value1 << 4) >> 4;
 80123d4:	f342 0003 	sbfx	r0, r2, #0, #4
            const int32_t higher1 = rhs_value1 >> 4;
 80123d8:	1112      	asrs	r2, r2, #4
            res1 += lhs_value_0 * lower1;
 80123da:	fb04 5000 	mla	r0, r4, r0, r5
            res1 += lhs_value_1 * higher1;
 80123de:	fb01 0502 	mla	r5, r1, r2, r0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80123e2:	9a07      	ldr	r2, [sp, #28]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80123e4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80123e8:	9828      	ldr	r0, [sp, #160]	@ 0xa0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80123ea:	4093      	lsls	r3, r2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80123ec:	2200      	movs	r2, #0
 80123ee:	9c28      	ldr	r4, [sp, #160]	@ 0xa0
 80123f0:	fbc3 1200 	smlal	r1, r2, r3, r0
    result = (int32_t)(mult.long_long >> 31);
 80123f4:	0fcb      	lsrs	r3, r1, #31
    int32_t threshold = remainder_mask >> 1;
 80123f6:	9804      	ldr	r0, [sp, #16]
    result = (int32_t)(mult.long_long >> 31);
 80123f8:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
    int32_t threshold = remainder_mask >> 1;
 80123fc:	9a05      	ldr	r2, [sp, #20]
    int32_t remainder = remainder_mask & dividend;
 80123fe:	9903      	ldr	r1, [sp, #12]
    int32_t threshold = remainder_mask >> 1;
 8012400:	fa53 f202 	asrs.w	r2, r3, r2
    int32_t remainder = remainder_mask & dividend;
 8012404:	ea03 0301 	and.w	r3, r3, r1
    int32_t threshold = remainder_mask >> 1;
 8012408:	9906      	ldr	r1, [sp, #24]
 801240a:	bf58      	it	pl
 801240c:	4601      	movpl	r1, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801240e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
    if (remainder > threshold)
 8012412:	428b      	cmp	r3, r1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012414:	9b07      	ldr	r3, [sp, #28]
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012416:	f04f 0100 	mov.w	r1, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801241a:	fa05 f303 	lsl.w	r3, r5, r3
        result++;
 801241e:	bfc8      	it	gt
 8012420:	3201      	addgt	r2, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012422:	fbc3 0104 	smlal	r0, r1, r3, r4
    result = (int32_t)(mult.long_long >> 31);
 8012426:	0fc3      	lsrs	r3, r0, #31
    int32_t threshold = remainder_mask >> 1;
 8012428:	9c04      	ldr	r4, [sp, #16]
    result = (int32_t)(mult.long_long >> 31);
 801242a:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    int32_t threshold = remainder_mask >> 1;
 801242e:	9905      	ldr	r1, [sp, #20]
    int32_t remainder = remainder_mask & dividend;
 8012430:	9803      	ldr	r0, [sp, #12]
    int32_t threshold = remainder_mask >> 1;
 8012432:	fa53 f101 	asrs.w	r1, r3, r1
    int32_t remainder = remainder_mask & dividend;
 8012436:	ea03 0300 	and.w	r3, r3, r0
    int32_t threshold = remainder_mask >> 1;
 801243a:	9806      	ldr	r0, [sp, #24]
 801243c:	bf58      	it	pl
 801243e:	4620      	movpl	r0, r4
    if (remainder > threshold)
 8012440:	4283      	cmp	r3, r0
        res0 += dst_offset;
 8012442:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
        res0 = MAX(res0, activation_min);
 8012444:	982c      	ldr	r0, [sp, #176]	@ 0xb0
        res0 += dst_offset;
 8012446:	441a      	add	r2, r3
        result++;
 8012448:	bfc8      	it	gt
 801244a:	3101      	addgt	r1, #1
        res0 = MAX(res0, activation_min);
 801244c:	4282      	cmp	r2, r0
        res1 += dst_offset;
 801244e:	4419      	add	r1, r3
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 8012450:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
        res0 = MAX(res0, activation_min);
 8012452:	bfb8      	it	lt
 8012454:	4602      	movlt	r2, r0
        res1 = MAX(res1, activation_min);
 8012456:	4281      	cmp	r1, r0
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 8012458:	f103 0301 	add.w	r3, r3, #1
        res1 = MAX(res1, activation_min);
 801245c:	bfb8      	it	lt
 801245e:	4601      	movlt	r1, r0
        res0 = MIN(res0, activation_max);
 8012460:	982d      	ldr	r0, [sp, #180]	@ 0xb4
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 8012462:	930d      	str	r3, [sp, #52]	@ 0x34
        res0 = MIN(res0, activation_max);
 8012464:	4282      	cmp	r2, r0
 8012466:	bfa8      	it	ge
 8012468:	4602      	movge	r2, r0
        *dst = (int8_t)res0;
 801246a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801246c:	f800 2c01 	strb.w	r2, [r0, #-1]
        res1 = MIN(res1, activation_max);
 8012470:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8012472:	4291      	cmp	r1, r2
 8012474:	bfa8      	it	ge
 8012476:	4611      	movge	r1, r2
        *(dst + 2 * row_loop_cnt) = (int8_t)res1;
 8012478:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801247a:	f802 1b02 	strb.w	r1, [r2], #2
 801247e:	9209      	str	r2, [sp, #36]	@ 0x24
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; ++i_row_loop_cnt)
 8012480:	1c82      	adds	r2, r0, #2
 8012482:	920a      	str	r2, [sp, #40]	@ 0x28
 8012484:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8012486:	429a      	cmp	r2, r3
 8012488:	f73f ae4f 	bgt.w	801212a <arm_nn_vec_mat_mult_t_s4+0xf2>
 801248c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801248e:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 8012492:	9829      	ldr	r0, [sp, #164]	@ 0xa4
 8012494:	9d2b      	ldr	r5, [sp, #172]	@ 0xac
 8012496:	e9dd 411a 	ldrd	r4, r1, [sp, #104]	@ 0x68
 801249a:	4411      	add	r1, r2
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 801249c:	426b      	negs	r3, r5
 801249e:	f005 0803 	and.w	r8, r5, #3
 80124a2:	f003 0303 	and.w	r3, r3, #3
 80124a6:	bf58      	it	pl
 80124a8:	f1c3 0800 	rsbpl	r8, r3, #0
 80124ac:	f1b8 0f00 	cmp.w	r8, #0
 80124b0:	f340 80d4 	ble.w	801265c <arm_nn_vec_mat_mult_t_s4+0x624>
            res0 += bias[2 * row_loop_cnt];
 80124b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80124b6:	f1c0 0a00 	rsb	sl, r0, #0
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 80124ba:	f8dd e0a8 	ldr.w	lr, [sp, #168]	@ 0xa8
            res0 += bias[2 * row_loop_cnt];
 80124be:	00db      	lsls	r3, r3, #3
 80124c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80124c4:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80124c8:	930f      	str	r3, [sp, #60]	@ 0x3c
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 80124ca:	4673      	mov	r3, lr
 80124cc:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80124d4:	eb01 0943 	add.w	r9, r1, r3, lsl #1
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 80124d8:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 80124da:	bfb8      	it	lt
 80124dc:	f10e 0e03 	addlt.w	lr, lr, #3
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 80124e0:	425a      	negs	r2, r3
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80124e2:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 80124e6:	ea4f 0eae 	mov.w	lr, lr, asr #2
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 80124ea:	4648      	mov	r0, r9
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 80124ec:	f002 0203 	and.w	r2, r2, #3
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80124f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80124f2:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80124f4:	f003 0303 	and.w	r3, r3, #3
 80124f8:	bf58      	it	pl
 80124fa:	4253      	negpl	r3, r2
            ++rhs_ptr;
            lhs_ptr += 2;
        }
#endif

        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 80124fc:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 80124fe:	3b02      	subs	r3, #2
        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 8012500:	2a00      	cmp	r2, #0
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 8012502:	9303      	str	r3, [sp, #12]
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012504:	f04f 0301 	mov.w	r3, #1
 8012508:	fa03 f30a 	lsl.w	r3, r3, sl
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801250c:	f8dd a008 	ldr.w	sl, [sp, #8]
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012510:	f103 31ff 	add.w	r1, r3, #4294967295
        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 8012514:	f002 0301 	and.w	r3, r2, #1
 8012518:	bfb8      	it	lt
 801251a:	425b      	neglt	r3, r3
 801251c:	2a03      	cmp	r2, #3
 801251e:	9105      	str	r1, [sp, #20]
    int32_t threshold = remainder_mask >> 1;
 8012520:	ea4f 0161 	mov.w	r1, r1, asr #1
 8012524:	9304      	str	r3, [sp, #16]
 8012526:	4613      	mov	r3, r2
 8012528:	bfd4      	ite	le
 801252a:	2300      	movle	r3, #0
 801252c:	2301      	movgt	r3, #1
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 801252e:	2200      	movs	r2, #0
 8012530:	9106      	str	r1, [sp, #24]
 8012532:	2b00      	cmp	r3, #0
 8012534:	ea4f 034e 	mov.w	r3, lr, lsl #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012538:	4617      	mov	r7, r2
 801253a:	bf08      	it	eq
 801253c:	2302      	moveq	r3, #2
 801253e:	930e      	str	r3, [sp, #56]	@ 0x38
 8012540:	ea4f 038e 	mov.w	r3, lr, lsl #2
 8012544:	bf08      	it	eq
 8012546:	2304      	moveq	r3, #4
 8012548:	930d      	str	r3, [sp, #52]	@ 0x34
        threshold++;
 801254a:	1c4b      	adds	r3, r1, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801254c:	9908      	ldr	r1, [sp, #32]
        threshold++;
 801254e:	9307      	str	r3, [sp, #28]
    const int8_t *lhs_ptr = &lhs[0];
 8012550:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
        if (bias)
 8012552:	2900      	cmp	r1, #0
 8012554:	f000 80c6 	beq.w	80126e4 <arm_nn_vec_mat_mult_t_s4+0x6ac>
            res0 += bias[2 * row_loop_cnt];
 8012558:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 801255a:	594d      	ldr	r5, [r1, r5]
            ++bias;
 801255c:	3104      	adds	r1, #4
            res0 += bias[2 * row_loop_cnt];
 801255e:	443d      	add	r5, r7
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 8012560:	9e2a      	ldr	r6, [sp, #168]	@ 0xa8
 8012562:	2e03      	cmp	r6, #3
 8012564:	dd31      	ble.n	80125ca <arm_nn_vec_mat_mult_t_s4+0x592>
 8012566:	9e00      	ldr	r6, [sp, #0]
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 8012568:	4698      	mov	r8, r3
        for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols_offset / 4; ++rhs_cols_idx)
 801256a:	f04f 0c00 	mov.w	ip, #0
 801256e:	eb0a 0906 	add.w	r9, sl, r6
 8012572:	e9cd 2301 	strd	r2, r3, [sp, #4]
    memcpy(&val, in_s8, 2);
 8012576:	f839 3b02 	ldrh.w	r3, [r9], #2
    memcpy(&val, *in_s8, 4);
 801257a:	f858 6b04 	ldr.w	r6, [r8], #4
    memcpy(&val, in_s8, 2);
 801257e:	f363 040f 	bfi	r4, r3, #0, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012582:	fa2b f786 	sxtab16	r7, fp, r6
    int32_t inA = (in & 0x00FF) | ((in & 0xFF00) << 8);
 8012586:	0222      	lsls	r2, r4, #8
 8012588:	b2e3      	uxtb	r3, r4
 801258a:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801258e:	4313      	orrs	r3, r2
    *out1 = SXTB16_RORn(__sxtb16(inA << 4), 4);
 8012590:	011a      	lsls	r2, r3, #4
 8012592:	fa2f f383 	sxtb16	r3, r3
 8012596:	fa2f f282 	sxtb16	r2, r2
    return (op1 >> op2) | (op1 << (32U - op2));
 801259a:	ea4f 1333 	mov.w	r3, r3, ror #4
 801259e:	ea4f 1232 	mov.w	r2, r2, ror #4
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80125a2:	fa2f f383 	sxtb16	r3, r3
 80125a6:	fa2f f282 	sxtb16	r2, r2
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80125aa:	fa2b f696 	sxtab16	r6, fp, r6, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80125ae:	fb27 5702 	smlad	r7, r7, r2, r5
 80125b2:	fb26 7503 	smlad	r5, r6, r3, r7
 80125b6:	f10c 0c01 	add.w	ip, ip, #1
 80125ba:	45f4      	cmp	ip, lr
 80125bc:	dbdb      	blt.n	8012576 <arm_nn_vec_mat_mult_t_s4+0x53e>
 80125be:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 80125c0:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80125c4:	44b2      	add	sl, r6
 80125c6:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 80125c8:	4433      	add	r3, r6
        if ((rhs_cols % 4) == 2 || (rhs_cols % 4 == 3))
 80125ca:	9e03      	ldr	r6, [sp, #12]
 80125cc:	2e01      	cmp	r6, #1
 80125ce:	d813      	bhi.n	80125f8 <arm_nn_vec_mat_mult_t_s4+0x5c0>
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 80125d0:	9e00      	ldr	r6, [sp, #0]
            lhs_ptr += 2;
 80125d2:	3302      	adds	r3, #2
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 80125d4:	f913 9c02 	ldrsb.w	r9, [r3, #-2]
            const int32_t rhs_value0 = rhs_ptr[rhs_offset];
 80125d8:	f91a 7006 	ldrsb.w	r7, [sl, r6]
            ++rhs_ptr;
 80125dc:	f10a 0a01 	add.w	sl, sl, #1
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 80125e0:	9e26      	ldr	r6, [sp, #152]	@ 0x98
            const int32_t lower0 = (int8_t)(rhs_value0 << 4) >> 4;
 80125e2:	f347 0c03 	sbfx	ip, r7, #0, #4
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 80125e6:	f913 8c01 	ldrsb.w	r8, [r3, #-1]
            const int32_t lhs_value_0 = lhs_ptr[0] + lhs_offset;
 80125ea:	44b1      	add	r9, r6
            const int32_t higher0 = rhs_value0 >> 4;
 80125ec:	113f      	asrs	r7, r7, #4
            const int32_t lhs_value_1 = lhs_ptr[1] + lhs_offset;
 80125ee:	44b0      	add	r8, r6
            res0 += lhs_value_0 * lower0;
 80125f0:	fb09 5c0c 	mla	ip, r9, ip, r5
            res0 += lhs_value_1 * higher0;
 80125f4:	fb07 c508 	mla	r5, r7, r8, ip
        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 80125f8:	9e04      	ldr	r6, [sp, #16]
 80125fa:	2e01      	cmp	r6, #1
 80125fc:	d05a      	beq.n	80126b4 <arm_nn_vec_mat_mult_t_s4+0x67c>
            ++rhs_ptr;
        }
        else
        {
            spillover0 = 0;
            lhs_ptr = &lhs[0];
 80125fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
            spillover0 = 0;
 8012600:	2700      	movs	r7, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012602:	9e09      	ldr	r6, [sp, #36]	@ 0x24
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012604:	f04f 4880 	mov.w	r8, #1073741824	@ 0x40000000
 8012608:	f04f 0c00 	mov.w	ip, #0
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 801260c:	3201      	adds	r2, #1
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801260e:	40b5      	lsls	r5, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012610:	9e28      	ldr	r6, [sp, #160]	@ 0xa0
 8012612:	fbc5 8c06 	smlal	r8, ip, r5, r6
    result = (int32_t)(mult.long_long >> 31);
 8012616:	ea4f 75d8 	mov.w	r5, r8, lsr #31
    int32_t threshold = remainder_mask >> 1;
 801261a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
    result = (int32_t)(mult.long_long >> 31);
 801261c:	ea45 054c 	orr.w	r5, r5, ip, lsl #1
    int32_t threshold = remainder_mask >> 1;
 8012620:	fa55 fc06 	asrs.w	ip, r5, r6
    int32_t remainder = remainder_mask & dividend;
 8012624:	9e05      	ldr	r6, [sp, #20]
 8012626:	ea05 0906 	and.w	r9, r5, r6
    int32_t threshold = remainder_mask >> 1;
 801262a:	e9dd 5606 	ldrd	r5, r6, [sp, #24]
 801262e:	bf54      	ite	pl
 8012630:	46a8      	movpl	r8, r5
 8012632:	46b0      	movmi	r8, r6

        // Quantize down
        res0 = arm_nn_requantize(res0, dst_multiplier, dst_shift);

        // Add offset
        res0 += dst_offset;
 8012634:	9d27      	ldr	r5, [sp, #156]	@ 0x9c
    if (remainder > threshold)
 8012636:	45c1      	cmp	r9, r8
        result++;
 8012638:	bfc8      	it	gt
 801263a:	f10c 0c01 	addgt.w	ip, ip, #1
 801263e:	44ac      	add	ip, r5

        // Clamp the result
        res0 = MAX(res0, activation_min);
 8012640:	9d2c      	ldr	r5, [sp, #176]	@ 0xb0
 8012642:	45ac      	cmp	ip, r5
 8012644:	bfb8      	it	lt
 8012646:	46ac      	movlt	ip, r5
        res0 = MIN(res0, activation_max);
 8012648:	9d2d      	ldr	r5, [sp, #180]	@ 0xb4
 801264a:	45ac      	cmp	ip, r5
 801264c:	bfa8      	it	ge
 801264e:	46ac      	movge	ip, r5
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 8012650:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8012652:	42aa      	cmp	r2, r5

        *(dst + 2 * row_loop_cnt) = (int8_t)res0;
 8012654:	f800 cb01 	strb.w	ip, [r0], #1
    for (int32_t i_row_loop_cnt = 0; i_row_loop_cnt < rhs_rows % 4; ++i_row_loop_cnt)
 8012658:	f47f af7b 	bne.w	8012552 <arm_nn_vec_mat_mult_t_s4+0x51a>
        dst++;
    }

    return ARM_CMSIS_NN_SUCCESS;
}
 801265c:	2000      	movs	r0, #0
 801265e:	b01d      	add	sp, #116	@ 0x74
 8012660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[0] << 4) >> 4;
 8012664:	9902      	ldr	r1, [sp, #8]
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 8012666:	f993 4000 	ldrsb.w	r4, [r3]
            const int32_t rhs_low1 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 801266a:	9a00      	ldr	r2, [sp, #0]
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 801266c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
            const int32_t rhs_low1 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 801266e:	568a      	ldrsb	r2, [r1, r2]
            ++rhs_ptr;
 8012670:	3101      	adds	r1, #1
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 8012672:	441c      	add	r4, r3
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 8012674:	f8dd e02c 	ldr.w	lr, [sp, #44]	@ 0x2c
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[0] << 4) >> 4;
 8012678:	f911 3c01 	ldrsb.w	r3, [r1, #-1]
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 801267c:	9d26      	ldr	r5, [sp, #152]	@ 0x98
            ++rhs_ptr;
 801267e:	9102      	str	r1, [sp, #8]
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 8012680:	f91e 1b01 	ldrsb.w	r1, [lr], #1
 8012684:	4429      	add	r1, r5
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[0] << 4) >> 4;
 8012686:	f343 0503 	sbfx	r5, r3, #0, #4
            const int32_t rhs_high0 = rhs_ptr[0] >> 4;
 801268a:	111b      	asrs	r3, r3, #4
            res0 += lhs_low * rhs_low0;
 801268c:	fb04 0005 	mla	r0, r4, r5, r0
            const int32_t rhs_low1 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 8012690:	f342 0503 	sbfx	r5, r2, #0, #4
            const int32_t rhs_high1 = rhs_ptr[rhs_offset] >> 4;
 8012694:	1112      	asrs	r2, r2, #4
            spillover0 = lhs_high * rhs_high0;
 8012696:	fb01 f303 	mul.w	r3, r1, r3
            res1 += lhs_low * rhs_low1;
 801269a:	fb04 bb05 	mla	fp, r4, r5, fp
            spillover1 = lhs_high * rhs_high1;
 801269e:	fb01 f502 	mul.w	r5, r1, r2
            ++rhs_ptr;
 80126a2:	e5d5      	b.n	8012250 <arm_nn_vec_mat_mult_t_s4+0x218>
 80126a4:	4618      	mov	r0, r3
        int32_t res1 = 0;
 80126a6:	469b      	mov	fp, r3
        for (int rhs_cols_idx = 0; rhs_cols_idx < (rhs_cols / 4); ++rhs_cols_idx)
 80126a8:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80126aa:	2b03      	cmp	r3, #3
 80126ac:	f73f ad4b 	bgt.w	8012146 <arm_nn_vec_mat_mult_t_s4+0x10e>
        const int8_t *lhs_ptr = &lhs[0];
 80126b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80126b2:	e5a4      	b.n	80121fe <arm_nn_vec_mat_mult_t_s4+0x1c6>
        if ((rhs_cols % 2 == 1) && (i_row_loop_cnt % 2 == 0))
 80126b4:	07d6      	lsls	r6, r2, #31
 80126b6:	d4a2      	bmi.n	80125fe <arm_nn_vec_mat_mult_t_s4+0x5c6>
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 80126b8:	f993 8000 	ldrsb.w	r8, [r3]
 80126bc:	9b26      	ldr	r3, [sp, #152]	@ 0x98
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 80126be:	9e00      	ldr	r6, [sp, #0]
            const int32_t lhs_low = (int8_t)lhs_ptr[0] + lhs_offset;
 80126c0:	4498      	add	r8, r3
            ++lhs_ptr;
 80126c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 80126c4:	f91a 7006 	ldrsb.w	r7, [sl, r6]
            ++rhs_ptr;
 80126c8:	f10a 0a01 	add.w	sl, sl, #1
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 80126cc:	f913 cb01 	ldrsb.w	ip, [r3], #1
 80126d0:	9e26      	ldr	r6, [sp, #152]	@ 0x98
            const int32_t rhs_low0 = (int8_t)(rhs_ptr[rhs_offset] << 4) >> 4;
 80126d2:	f347 0903 	sbfx	r9, r7, #0, #4
            const int32_t rhs_high0 = rhs_ptr[rhs_offset] >> 4;
 80126d6:	113f      	asrs	r7, r7, #4
            const int32_t lhs_high = (int8_t)lhs_ptr[0] + lhs_offset;
 80126d8:	44b4      	add	ip, r6
            res0 += lhs_low * rhs_low0;
 80126da:	fb08 5509 	mla	r5, r8, r9, r5
            spillover0 = lhs_high * rhs_high0;
 80126de:	fb07 f70c 	mul.w	r7, r7, ip
        {
 80126e2:	e78e      	b.n	8012602 <arm_nn_vec_mat_mult_t_s4+0x5ca>
        int32_t res0 = spillover0;
 80126e4:	463d      	mov	r5, r7
 80126e6:	e73b      	b.n	8012560 <arm_nn_vec_mat_mult_t_s4+0x528>

080126e8 <arm_nn_vec_mat_mult_t_s8>:
                                             const int32_t rhs_rows,
                                             const int32_t activation_min,
                                             const int32_t activation_max,
                                             const int32_t address_offset,
                                             const int32_t rhs_offset)
{
 80126e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126ec:	b097      	sub	sp, #92	@ 0x5c
 80126ee:	460f      	mov	r7, r1
 80126f0:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 80126f2:	9302      	str	r3, [sp, #8]
        }

#elif defined(ARM_MATH_DSP)
        (void)kernel_sum;

        const int32_t row_loop_cnt = rhs_rows / 2;
 80126f4:	2c00      	cmp	r4, #0
{
 80126f6:	9003      	str	r0, [sp, #12]
    if (rhs_offset)
 80126f8:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
        const int32_t row_loop_cnt = rhs_rows / 2;
 80126fa:	bfb4      	ite	lt
 80126fc:	1c63      	addlt	r3, r4, #1
 80126fe:	4623      	movge	r3, r4
        const int16_t lhs_offset_s16 = (int16_t)lhs_offset;
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 8012700:	9821      	ldr	r0, [sp, #132]	@ 0x84
        const int32_t row_loop_cnt = rhs_rows / 2;
 8012702:	105b      	asrs	r3, r3, #1
{
 8012704:	f8dd 8080 	ldr.w	r8, [sp, #128]	@ 0x80
 8012708:	f8dd 9090 	ldr.w	r9, [sp, #144]	@ 0x90
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 801270c:	b201      	sxth	r1, r0
        const int32_t row_loop_cnt = rhs_rows / 2;
 801270e:	9305      	str	r3, [sp, #20]
    if (rhs_offset)
 8012710:	2a00      	cmp	r2, #0
 8012712:	f000 8392 	beq.w	8012e3a <arm_nn_vec_mat_mult_t_s8+0x752>

        const int16_t rhs_offset_s16 = (int16_t)rhs_offset;
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);

        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012716:	2c01      	cmp	r4, #1
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 8012718:	eac1 4c01 	pkhbt	ip, r1, r1, lsl #16
        const uint32_t rhs_offset_s16x2 = PKHBT(rhs_offset_s16, rhs_offset_s16, 16);
 801271c:	b211      	sxth	r1, r2
 801271e:	eac1 4b01 	pkhbt	fp, r1, r1, lsl #16
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012722:	f340 820e 	ble.w	8012b42 <arm_nn_vec_mat_mult_t_s8+0x45a>
            {
                acc_0 = *bias++;
                acc_1 = *bias++;
            }

            const int32_t col_loop_cnt = rhs_cols / 4;
 8012726:	9e25      	ldr	r6, [sp, #148]	@ 0x94
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012728:	f1c9 0300 	rsb	r3, r9, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 801272c:	2501      	movs	r5, #1
 801272e:	9426      	str	r4, [sp, #152]	@ 0x98
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012730:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
 8012734:	2e00      	cmp	r6, #0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012736:	f04f 0300 	mov.w	r3, #0
            if (bias)
 801273a:	9c02      	ldr	r4, [sp, #8]
    const int32_t remainder_mask = (1 << exponent) - 1;
 801273c:	fa05 f501 	lsl.w	r5, r5, r1
            const int32_t col_loop_cnt = rhs_cols / 4;
 8012740:	bfb8      	it	lt
 8012742:	3603      	addlt	r6, #3
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012744:	910d      	str	r1, [sp, #52]	@ 0x34
 8012746:	46c2      	mov	sl, r8

                acc_1 = SMLAD(ker_1, vec_1, acc_1);
                acc_1 = SMLAD(ker_0, vec_0, acc_1);
            }

            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8012748:	f026 0203 	bic.w	r2, r6, #3
    const int32_t remainder_mask = (1 << exponent) - 1;
 801274c:	1e68      	subs	r0, r5, #1
            const int32_t col_loop_cnt = rhs_cols / 4;
 801274e:	10b6      	asrs	r6, r6, #2
            rhs += 2 * rhs_cols;
 8012750:	9925      	ldr	r1, [sp, #148]	@ 0x94
    int32_t threshold = remainder_mask >> 1;
 8012752:	1045      	asrs	r5, r0, #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012754:	9009      	str	r0, [sp, #36]	@ 0x24
            const int32_t col_loop_cnt = rhs_cols / 4;
 8012756:	9610      	str	r6, [sp, #64]	@ 0x40
            rhs += 2 * rhs_cols;
 8012758:	0048      	lsls	r0, r1, #1
            acc_0 = MIN(acc_0, activation_max);
            acc_1 = MAX(acc_1, activation_min);
            acc_1 = MIN(acc_1, activation_max);
            *dst = (int8_t)acc_0;
            *(dst + address_offset) = (int8_t)acc_1;
            dst += 2 * address_offset;
 801275a:	9e29      	ldr	r6, [sp, #164]	@ 0xa4
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801275c:	ea29 71e9 	bic.w	r1, r9, r9, asr #31
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012760:	9308      	str	r3, [sp, #32]
    int32_t threshold = remainder_mask >> 1;
 8012762:	950a      	str	r5, [sp, #40]	@ 0x28
            dst += 2 * address_offset;
 8012764:	0073      	lsls	r3, r6, #1
        threshold++;
 8012766:	3501      	adds	r5, #1
 8012768:	9e25      	ldr	r6, [sp, #148]	@ 0x94
            rhs += 2 * rhs_cols;
 801276a:	9007      	str	r0, [sp, #28]
 801276c:	9803      	ldr	r0, [sp, #12]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801276e:	9211      	str	r2, [sp, #68]	@ 0x44
            if (bias)
 8012770:	4410      	add	r0, r2
 8012772:	950b      	str	r5, [sp, #44]	@ 0x2c
 8012774:	18bd      	adds	r5, r7, r2
 8012776:	1ab2      	subs	r2, r6, r2
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012778:	910c      	str	r1, [sp, #48]	@ 0x30
 801277a:	4639      	mov	r1, r7
 801277c:	9715      	str	r7, [sp, #84]	@ 0x54
 801277e:	f8cd 9090 	str.w	r9, [sp, #144]	@ 0x90
 8012782:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 8012784:	f8dd 9084 	ldr.w	r9, [sp, #132]	@ 0x84
            dst += 2 * address_offset;
 8012788:	930f      	str	r3, [sp, #60]	@ 0x3c
 801278a:	9504      	str	r5, [sp, #16]
 801278c:	9014      	str	r0, [sp, #80]	@ 0x50
 801278e:	9213      	str	r2, [sp, #76]	@ 0x4c
 8012790:	f8cd c018 	str.w	ip, [sp, #24]
 8012794:	f8cd 8080 	str.w	r8, [sp, #128]	@ 0x80
            if (bias)
 8012798:	2c00      	cmp	r4, #0
 801279a:	f000 81c1 	beq.w	8012b20 <arm_nn_vec_mat_mult_t_s8+0x438>
                acc_1 = *bias++;
 801279e:	6863      	ldr	r3, [r4, #4]
                acc_0 = *bias++;
 80127a0:	f854 2b08 	ldr.w	r2, [r4], #8
                acc_1 = *bias++;
 80127a4:	9402      	str	r4, [sp, #8]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 80127a6:	9d25      	ldr	r5, [sp, #148]	@ 0x94
            rhs += 2 * rhs_cols;
 80127a8:	9e07      	ldr	r6, [sp, #28]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 80127aa:	1948      	adds	r0, r1, r5
            for (int32_t j = col_loop_cnt; j != 0; j--)
 80127ac:	9d10      	ldr	r5, [sp, #64]	@ 0x40
            rhs += 2 * rhs_cols;
 80127ae:	198c      	adds	r4, r1, r6
 80127b0:	940e      	str	r4, [sp, #56]	@ 0x38
            for (int32_t j = col_loop_cnt; j != 0; j--)
 80127b2:	2d00      	cmp	r5, #0
 80127b4:	f000 867c 	beq.w	80134b0 <arm_nn_vec_mat_mult_t_s8+0xdc8>
 80127b8:	1e6e      	subs	r6, r5, #1
 80127ba:	9501      	str	r5, [sp, #4]
 80127bc:	f015 0503 	ands.w	r5, r5, #3
            const int8_t *lhs_vec = lhs;
 80127c0:	9c03      	ldr	r4, [sp, #12]
 80127c2:	9612      	str	r6, [sp, #72]	@ 0x48
 80127c4:	d05d      	beq.n	8012882 <arm_nn_vec_mat_mult_t_s8+0x19a>
 80127c6:	2d01      	cmp	r5, #1
 80127c8:	d03c      	beq.n	8012844 <arm_nn_vec_mat_mult_t_s8+0x15c>
 80127ca:	2d02      	cmp	r5, #2
 80127cc:	d01c      	beq.n	8012808 <arm_nn_vec_mat_mult_t_s8+0x120>
    memcpy(&val, *in_s8, 4);
 80127ce:	f854 8b04 	ldr.w	r8, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80127d2:	9e06      	ldr	r6, [sp, #24]
 80127d4:	fa26 fc98 	sxtab16	ip, r6, r8, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80127d8:	fa26 f588 	sxtab16	r5, r6, r8
 80127dc:	f851 6b04 	ldr.w	r6, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80127e0:	fa2b f896 	sxtab16	r8, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80127e4:	fa2b f686 	sxtab16	r6, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80127e8:	fb28 220c 	smlad	r2, r8, ip, r2
 80127ec:	fb26 2205 	smlad	r2, r6, r5, r2
 80127f0:	f850 6b04 	ldr.w	r6, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80127f4:	fa2b f896 	sxtab16	r8, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80127f8:	fa2b f686 	sxtab16	r6, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80127fc:	fb28 330c 	smlad	r3, r8, ip, r3
 8012800:	fb26 3305 	smlad	r3, r6, r5, r3
            for (int32_t j = col_loop_cnt; j != 0; j--)
 8012804:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8012806:	9501      	str	r5, [sp, #4]
 8012808:	f854 eb04 	ldr.w	lr, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801280c:	9e06      	ldr	r6, [sp, #24]
 801280e:	fa26 fc9e 	sxtab16	ip, r6, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012812:	fa26 f88e 	sxtab16	r8, r6, lr
 8012816:	f851 5b04 	ldr.w	r5, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801281a:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801281e:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012822:	fb2e 220c 	smlad	r2, lr, ip, r2
 8012826:	fb26 2208 	smlad	r2, r6, r8, r2
 801282a:	f850 5b04 	ldr.w	r5, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801282e:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012832:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012836:	fb2e 330c 	smlad	r3, lr, ip, r3
 801283a:	fb26 3308 	smlad	r3, r6, r8, r3
 801283e:	9d01      	ldr	r5, [sp, #4]
 8012840:	1e6e      	subs	r6, r5, #1
 8012842:	9601      	str	r6, [sp, #4]
 8012844:	f854 cb04 	ldr.w	ip, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012848:	9d06      	ldr	r5, [sp, #24]
 801284a:	fa25 f89c 	sxtab16	r8, r5, ip, ror #8
 801284e:	f851 6b04 	ldr.w	r6, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012852:	fa25 fc8c 	sxtab16	ip, r5, ip
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012856:	fa2b f596 	sxtab16	r5, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801285a:	fa2b f686 	sxtab16	r6, fp, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801285e:	fb25 2208 	smlad	r2, r5, r8, r2
 8012862:	fb26 220c 	smlad	r2, r6, ip, r2
 8012866:	f850 5b04 	ldr.w	r5, [r0], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801286a:	fa2b fe95 	sxtab16	lr, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801286e:	fa2b f685 	sxtab16	r6, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012872:	fb2e 3e08 	smlad	lr, lr, r8, r3
 8012876:	fb26 e30c 	smlad	r3, r6, ip, lr
 801287a:	9d01      	ldr	r5, [sp, #4]
 801287c:	1e6e      	subs	r6, r5, #1
 801287e:	9601      	str	r6, [sp, #4]
 8012880:	d077      	beq.n	8012972 <arm_nn_vec_mat_mult_t_s8+0x28a>
 8012882:	9d06      	ldr	r5, [sp, #24]
 8012884:	f8cd a048 	str.w	sl, [sp, #72]	@ 0x48
 8012888:	f8cd 9084 	str.w	r9, [sp, #132]	@ 0x84
 801288c:	972a      	str	r7, [sp, #168]	@ 0xa8
 801288e:	46a0      	mov	r8, r4
 8012890:	f858 7b04 	ldr.w	r7, [r8], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012894:	fa25 fa97 	sxtab16	sl, r5, r7, ror #8
 8012898:	468e      	mov	lr, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801289a:	fa25 f787 	sxtab16	r7, r5, r7
 801289e:	f85e 9b04 	ldr.w	r9, [lr], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80128a2:	fa2b fc99 	sxtab16	ip, fp, r9, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80128a6:	fa2b f689 	sxtab16	r6, fp, r9
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80128aa:	fb2c 220a 	smlad	r2, ip, sl, r2
 80128ae:	fb26 2607 	smlad	r6, r6, r7, r2
 80128b2:	4684      	mov	ip, r0
 80128b4:	f85c 2b04 	ldr.w	r2, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80128b8:	fa2b f992 	sxtab16	r9, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80128bc:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80128c0:	fb29 330a 	smlad	r3, r9, sl, r3
 80128c4:	fb22 3207 	smlad	r2, r2, r7, r3
 80128c8:	6867      	ldr	r7, [r4, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80128ca:	fa25 f997 	sxtab16	r9, r5, r7, ror #8
 80128ce:	684b      	ldr	r3, [r1, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80128d0:	fa25 f787 	sxtab16	r7, r5, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80128d4:	fa2b fa93 	sxtab16	sl, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80128d8:	fa2b f383 	sxtab16	r3, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80128dc:	fb2a 6609 	smlad	r6, sl, r9, r6
 80128e0:	fb23 6307 	smlad	r3, r3, r7, r6
 80128e4:	f8d0 a004 	ldr.w	sl, [r0, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80128e8:	fa2b f69a 	sxtab16	r6, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80128ec:	fa2b fa8a 	sxtab16	sl, fp, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80128f0:	fb26 2209 	smlad	r2, r6, r9, r2
 80128f4:	fb2a 2907 	smlad	r9, sl, r7, r2
 80128f8:	f8d8 7004 	ldr.w	r7, [r8, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80128fc:	fa25 f697 	sxtab16	r6, r5, r7, ror #8
 8012900:	f8de 8004 	ldr.w	r8, [lr, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012904:	fa25 fa87 	sxtab16	sl, r5, r7
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012908:	fa2b f298 	sxtab16	r2, fp, r8, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801290c:	fa2b f788 	sxtab16	r7, fp, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012910:	fb22 3306 	smlad	r3, r2, r6, r3
 8012914:	fb27 380a 	smlad	r8, r7, sl, r3
 8012918:	f8dc e004 	ldr.w	lr, [ip, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801291c:	fa2b f79e 	sxtab16	r7, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012920:	fa2b f28e 	sxtab16	r2, fp, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012924:	fb27 9606 	smlad	r6, r7, r6, r9
 8012928:	fb22 690a 	smlad	r9, r2, sl, r6
 801292c:	68e3      	ldr	r3, [r4, #12]
    *in_s8 += 4;
 801292e:	3410      	adds	r4, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012930:	fa25 f693 	sxtab16	r6, r5, r3, ror #8
    memcpy(&val, *in_s8, 4);
 8012934:	68cf      	ldr	r7, [r1, #12]
    *in_s8 += 4;
 8012936:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012938:	fa25 fc83 	sxtab16	ip, r5, r3
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801293c:	fa2b f397 	sxtab16	r3, fp, r7, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012940:	fa2b fa87 	sxtab16	sl, fp, r7
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012944:	fb23 8206 	smlad	r2, r3, r6, r8
 8012948:	fb2a 220c 	smlad	r2, sl, ip, r2
    memcpy(&val, *in_s8, 4);
 801294c:	68c7      	ldr	r7, [r0, #12]
    *in_s8 += 4;
 801294e:	3010      	adds	r0, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012950:	fa2b f897 	sxtab16	r8, fp, r7, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012954:	fa2b f387 	sxtab16	r3, fp, r7
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012958:	fb28 9e06 	smlad	lr, r8, r6, r9
 801295c:	fb23 e30c 	smlad	r3, r3, ip, lr
 8012960:	9e01      	ldr	r6, [sp, #4]
 8012962:	1f37      	subs	r7, r6, #4
 8012964:	9701      	str	r7, [sp, #4]
 8012966:	d192      	bne.n	801288e <arm_nn_vec_mat_mult_t_s8+0x1a6>
 8012968:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 801296c:	f8dd 9084 	ldr.w	r9, [sp, #132]	@ 0x84
 8012970:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 8012972:	9904      	ldr	r1, [sp, #16]
 8012974:	9825      	ldr	r0, [sp, #148]	@ 0x94
 8012976:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8012978:	1808      	adds	r0, r1, r0
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 801297a:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 801297c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801297e:	42b4      	cmp	r4, r6
 8012980:	dd74      	ble.n	8012a6c <arm_nn_vec_mat_mult_t_s8+0x384>
 8012982:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8012984:	192e      	adds	r6, r5, r4
 8012986:	f014 0403 	ands.w	r4, r4, #3
 801298a:	9601      	str	r6, [sp, #4]
 801298c:	d02d      	beq.n	80129ea <arm_nn_vec_mat_mult_t_s8+0x302>
 801298e:	2c01      	cmp	r4, #1
 8012990:	d01b      	beq.n	80129ca <arm_nn_vec_mat_mult_t_s8+0x2e2>
 8012992:	2c02      	cmp	r4, #2
 8012994:	d00c      	beq.n	80129b0 <arm_nn_vec_mat_mult_t_s8+0x2c8>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012996:	f915 cb01 	ldrsb.w	ip, [r5], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 801299a:	f911 8b01 	ldrsb.w	r8, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 801299e:	f910 6b01 	ldrsb.w	r6, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80129a2:	44cc      	add	ip, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80129a4:	44b8      	add	r8, r7
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80129a6:	443e      	add	r6, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80129a8:	fb0c 2208 	mla	r2, ip, r8, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80129ac:	fb0c 3306 	mla	r3, ip, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80129b0:	f915 4b01 	ldrsb.w	r4, [r5], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80129b4:	f911 cb01 	ldrsb.w	ip, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80129b8:	f910 8b01 	ldrsb.w	r8, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80129bc:	444c      	add	r4, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80129be:	44bc      	add	ip, r7
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80129c0:	44b8      	add	r8, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80129c2:	fb04 220c 	mla	r2, r4, ip, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80129c6:	fb04 3308 	mla	r3, r4, r8, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80129ca:	f915 4b01 	ldrsb.w	r4, [r5], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80129ce:	f911 6b01 	ldrsb.w	r6, [r1], #1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80129d2:	f910 cb01 	ldrsb.w	ip, [r0], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80129d6:	444c      	add	r4, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80129d8:	443e      	add	r6, r7
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80129da:	44bc      	add	ip, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80129dc:	fb04 2206 	mla	r2, r4, r6, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80129e0:	fb04 330c 	mla	r3, r4, ip, r3
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 80129e4:	9c01      	ldr	r4, [sp, #4]
 80129e6:	42a5      	cmp	r5, r4
 80129e8:	d040      	beq.n	8012a6c <arm_nn_vec_mat_mult_t_s8+0x384>
 80129ea:	f8cd b048 	str.w	fp, [sp, #72]	@ 0x48
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80129ee:	46a8      	mov	r8, r5
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 80129f0:	460c      	mov	r4, r1
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 80129f2:	4683      	mov	fp, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80129f4:	f995 c001 	ldrsb.w	ip, [r5, #1]
 80129f8:	f918 eb01 	ldrsb.w	lr, [r8], #1
                lhs_vec++;
 80129fc:	3504      	adds	r5, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80129fe:	44cc      	add	ip, r9
                rhs_0_ptr++;
 8012a00:	3104      	adds	r1, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012a02:	f998 6001 	ldrsb.w	r6, [r8, #1]
 8012a06:	44ce      	add	lr, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8012a08:	f914 8b01 	ldrsb.w	r8, [r4], #1
                rhs_1_ptr++;
 8012a0c:	3004      	adds	r0, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012a0e:	444e      	add	r6, r9
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8012a10:	44b8      	add	r8, r7
 8012a12:	fb0e 2208 	mla	r2, lr, r8, r2
 8012a16:	f994 8001 	ldrsb.w	r8, [r4, #1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8012a1a:	f91b 4b01 	ldrsb.w	r4, [fp], #1
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8012a1e:	44b8      	add	r8, r7
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8012a20:	443c      	add	r4, r7
 8012a22:	fb0e 3404 	mla	r4, lr, r4, r3
 8012a26:	f99b 3001 	ldrsb.w	r3, [fp, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8012a2a:	f911 bc03 	ldrsb.w	fp, [r1, #-3]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8012a2e:	443b      	add	r3, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8012a30:	44bb      	add	fp, r7
 8012a32:	fb0c 2e0b 	mla	lr, ip, fp, r2
 8012a36:	fb06 e208 	mla	r2, r6, r8, lr
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8012a3a:	f910 ec03 	ldrsb.w	lr, [r0, #-3]
 8012a3e:	44be      	add	lr, r7
 8012a40:	fb0c 4c0e 	mla	ip, ip, lr, r4
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8012a44:	f911 4c01 	ldrsb.w	r4, [r1, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8012a48:	fb06 c803 	mla	r8, r6, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012a4c:	f915 6c01 	ldrsb.w	r6, [r5, #-1]
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8012a50:	f910 3c01 	ldrsb.w	r3, [r0, #-1]
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8012a54:	443c      	add	r4, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012a56:	444e      	add	r6, r9
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8012a58:	443b      	add	r3, r7
                acc_0 += lhs_temp * (*rhs_0_ptr + rhs_offset);
 8012a5a:	fb06 2204 	mla	r2, r6, r4, r2
                acc_1 += lhs_temp * (*rhs_1_ptr + rhs_offset);
 8012a5e:	fb06 8303 	mla	r3, r6, r3, r8
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8012a62:	9e01      	ldr	r6, [sp, #4]
 8012a64:	42b5      	cmp	r5, r6
 8012a66:	d1c2      	bne.n	80129ee <arm_nn_vec_mat_mult_t_s8+0x306>
 8012a68:	f8dd b048 	ldr.w	fp, [sp, #72]	@ 0x48
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012a6c:	990c      	ldr	r1, [sp, #48]	@ 0x30
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012a6e:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
 8012a72:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8012a74:	2000      	movs	r0, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012a76:	408a      	lsls	r2, r1
    int32_t threshold = remainder_mask >> 1;
 8012a78:	990d      	ldr	r1, [sp, #52]	@ 0x34
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012a7a:	fbc2 5004 	smlal	r5, r0, r2, r4
    result = (int32_t)(mult.long_long >> 31);
 8012a7e:	0fea      	lsrs	r2, r5, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012a80:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
    result = (int32_t)(mult.long_long >> 31);
 8012a82:	ea42 0640 	orr.w	r6, r2, r0, lsl #1
    int32_t remainder = remainder_mask & dividend;
 8012a86:	9809      	ldr	r0, [sp, #36]	@ 0x24
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012a88:	40a3      	lsls	r3, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012a8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    int32_t threshold = remainder_mask >> 1;
 8012a8e:	fa56 f501 	asrs.w	r5, r6, r1
    int32_t remainder = remainder_mask & dividend;
 8012a92:	ea06 0600 	and.w	r6, r6, r0
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012a96:	9923      	ldr	r1, [sp, #140]	@ 0x8c
    int32_t threshold = remainder_mask >> 1;
 8012a98:	980d      	ldr	r0, [sp, #52]	@ 0x34
    int32_t remainder = remainder_mask & dividend;
 8012a9a:	9c09      	ldr	r4, [sp, #36]	@ 0x24
    int32_t threshold = remainder_mask >> 1;
 8012a9c:	e9dd c80a 	ldrd	ip, r8, [sp, #40]	@ 0x28
 8012aa0:	bf58      	it	pl
 8012aa2:	46e0      	movpl	r8, ip
    if (remainder > threshold)
 8012aa4:	4546      	cmp	r6, r8
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012aa6:	f04f 0600 	mov.w	r6, #0
 8012aaa:	fbc3 2601 	smlal	r2, r6, r3, r1
    result = (int32_t)(mult.long_long >> 31);
 8012aae:	ea4f 73d2 	mov.w	r3, r2, lsr #31
        result++;
 8012ab2:	bfc8      	it	gt
 8012ab4:	3501      	addgt	r5, #1
            acc_0 += dst_offset;
 8012ab6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
    result = (int32_t)(mult.long_long >> 31);
 8012ab8:	ea43 0646 	orr.w	r6, r3, r6, lsl #1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012abc:	9b08      	ldr	r3, [sp, #32]
            acc_0 += dst_offset;
 8012abe:	4415      	add	r5, r2
    int32_t threshold = remainder_mask >> 1;
 8012ac0:	fa56 f100 	asrs.w	r1, r6, r0
    int32_t remainder = remainder_mask & dividend;
 8012ac4:	ea06 0604 	and.w	r6, r6, r4
            acc_0 = MAX(acc_0, activation_min);
 8012ac8:	9c27      	ldr	r4, [sp, #156]	@ 0x9c
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012aca:	f103 0301 	add.w	r3, r3, #1
 8012ace:	9807      	ldr	r0, [sp, #28]
 8012ad0:	9308      	str	r3, [sp, #32]
    int32_t threshold = remainder_mask >> 1;
 8012ad2:	e9dd c80a 	ldrd	ip, r8, [sp, #40]	@ 0x28
 8012ad6:	bf58      	it	pl
 8012ad8:	46e0      	movpl	r8, ip
    if (remainder > threshold)
 8012ada:	4546      	cmp	r6, r8
 8012adc:	9e04      	ldr	r6, [sp, #16]
        result++;
 8012ade:	bfc8      	it	gt
 8012ae0:	3101      	addgt	r1, #1
            acc_0 = MAX(acc_0, activation_min);
 8012ae2:	42a5      	cmp	r5, r4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012ae4:	4406      	add	r6, r0
            acc_1 += dst_offset;
 8012ae6:	4411      	add	r1, r2
            acc_0 = MAX(acc_0, activation_min);
 8012ae8:	bfb8      	it	lt
 8012aea:	4625      	movlt	r5, r4
            acc_0 = MIN(acc_0, activation_max);
 8012aec:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
            acc_1 = MAX(acc_1, activation_min);
 8012aee:	42a1      	cmp	r1, r4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012af0:	9604      	str	r6, [sp, #16]
 8012af2:	9e05      	ldr	r6, [sp, #20]
            acc_1 = MAX(acc_1, activation_min);
 8012af4:	bfb8      	it	lt
 8012af6:	4621      	movlt	r1, r4
            acc_0 = MIN(acc_0, activation_max);
 8012af8:	4295      	cmp	r5, r2
 8012afa:	bfa8      	it	ge
 8012afc:	4615      	movge	r5, r2
            acc_1 = MIN(acc_1, activation_max);
 8012afe:	4291      	cmp	r1, r2
            *dst = (int8_t)acc_0;
 8012b00:	f88a 5000 	strb.w	r5, [sl]
            acc_1 = MIN(acc_1, activation_max);
 8012b04:	bfa8      	it	ge
 8012b06:	4611      	movge	r1, r2
            *(dst + address_offset) = (int8_t)acc_1;
 8012b08:	9d29      	ldr	r5, [sp, #164]	@ 0xa4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012b0a:	42b3      	cmp	r3, r6
            *(dst + address_offset) = (int8_t)acc_1;
 8012b0c:	f80a 1005 	strb.w	r1, [sl, r5]
            dst += 2 * address_offset;
 8012b10:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8012b12:	448a      	add	sl, r1
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012b14:	da07      	bge.n	8012b26 <arm_nn_vec_mat_mult_t_s8+0x43e>
            if (bias)
 8012b16:	9c02      	ldr	r4, [sp, #8]
 8012b18:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8012b1a:	2c00      	cmp	r4, #0
 8012b1c:	f47f ae3f 	bne.w	801279e <arm_nn_vec_mat_mult_t_s8+0xb6>
 8012b20:	4622      	mov	r2, r4
            int32_t acc_1 = 0;
 8012b22:	4623      	mov	r3, r4
 8012b24:	e63f      	b.n	80127a6 <arm_nn_vec_mat_mult_t_s8+0xbe>
 8012b26:	9b05      	ldr	r3, [sp, #20]
 8012b28:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8012b2a:	f8dd 8080 	ldr.w	r8, [sp, #128]	@ 0x80
 8012b2e:	fb03 7700 	mla	r7, r3, r0, r7
 8012b32:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8012b34:	f8dd c018 	ldr.w	ip, [sp, #24]
 8012b38:	f8dd 9090 	ldr.w	r9, [sp, #144]	@ 0x90
 8012b3c:	fb03 8800 	mla	r8, r3, r0, r8
 8012b40:	9c26      	ldr	r4, [sp, #152]	@ 0x98
        }

        if (rhs_rows & 0x1)
 8012b42:	07e2      	lsls	r2, r4, #31
 8012b44:	f140 8175 	bpl.w	8012e32 <arm_nn_vec_mat_mult_t_s8+0x74a>
        {
            int32_t acc_0 = 0;
            if (bias)
 8012b48:	9b02      	ldr	r3, [sp, #8]
 8012b4a:	b103      	cbz	r3, 8012b4e <arm_nn_vec_mat_mult_t_s8+0x466>
            {
                acc_0 = *bias++;
 8012b4c:	681b      	ldr	r3, [r3, #0]
            }
            const int32_t col_loop_cnt = rhs_cols / 4;
 8012b4e:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 8012b50:	2c00      	cmp	r4, #0
 8012b52:	bfb8      	it	lt
 8012b54:	3403      	addlt	r4, #3

            const int8_t *lhs_vec = lhs;
            const int8_t *rhs_ptr = rhs;

            for (int32_t i = col_loop_cnt; i != 0; i--)
 8012b56:	10a6      	asrs	r6, r4, #2
 8012b58:	f000 84d1 	beq.w	80134fe <arm_nn_vec_mat_mult_t_s8+0xe16>
 8012b5c:	f016 0503 	ands.w	r5, r6, #3
            const int8_t *rhs_ptr = rhs;
 8012b60:	4639      	mov	r1, r7
            const int8_t *lhs_vec = lhs;
 8012b62:	f8dd a00c 	ldr.w	sl, [sp, #12]
            for (int32_t i = col_loop_cnt; i != 0; i--)
 8012b66:	46b6      	mov	lr, r6
 8012b68:	f106 34ff 	add.w	r4, r6, #4294967295
 8012b6c:	d03a      	beq.n	8012be4 <arm_nn_vec_mat_mult_t_s8+0x4fc>
 8012b6e:	2d01      	cmp	r5, #1
 8012b70:	d025      	beq.n	8012bbe <arm_nn_vec_mat_mult_t_s8+0x4d6>
 8012b72:	2d02      	cmp	r5, #2
 8012b74:	d011      	beq.n	8012b9a <arm_nn_vec_mat_mult_t_s8+0x4b2>
    memcpy(&val, *in_s8, 4);
 8012b76:	f85a 1b04 	ldr.w	r1, [sl], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012b7a:	fa2c f591 	sxtab16	r5, ip, r1, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012b7e:	fa2c fe81 	sxtab16	lr, ip, r1
 8012b82:	4639      	mov	r1, r7
 8012b84:	f851 2b04 	ldr.w	r2, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012b88:	fa2b f092 	sxtab16	r0, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012b8c:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012b90:	fb20 3305 	smlad	r3, r0, r5, r3
 8012b94:	fb22 330e 	smlad	r3, r2, lr, r3
 8012b98:	46a6      	mov	lr, r4
 8012b9a:	f85a 4b04 	ldr.w	r4, [sl], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012b9e:	fa2c f594 	sxtab16	r5, ip, r4, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012ba2:	fa2c f084 	sxtab16	r0, ip, r4
 8012ba6:	f851 2b04 	ldr.w	r2, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012baa:	fa2b f492 	sxtab16	r4, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012bae:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012bb2:	fb24 3305 	smlad	r3, r4, r5, r3
 8012bb6:	fb22 3300 	smlad	r3, r2, r0, r3
 8012bba:	f10e 3eff 	add.w	lr, lr, #4294967295
 8012bbe:	f85a 0b04 	ldr.w	r0, [sl], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012bc2:	fa2c f590 	sxtab16	r5, ip, r0, ror #8
 8012bc6:	f851 2b04 	ldr.w	r2, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012bca:	fa2c f080 	sxtab16	r0, ip, r0
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012bce:	fa2b f492 	sxtab16	r4, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012bd2:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012bd6:	fb24 3305 	smlad	r3, r4, r5, r3
 8012bda:	fb22 3300 	smlad	r3, r2, r0, r3
 8012bde:	f1be 0e01 	subs.w	lr, lr, #1
 8012be2:	d047      	beq.n	8012c74 <arm_nn_vec_mat_mult_t_s8+0x58c>
 8012be4:	e9cd 6701 	strd	r6, r7, [sp, #4]
 8012be8:	4656      	mov	r6, sl
 8012bea:	f856 5b04 	ldr.w	r5, [r6], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012bee:	fa2c f795 	sxtab16	r7, ip, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012bf2:	fa2c f085 	sxtab16	r0, ip, r5
 8012bf6:	460d      	mov	r5, r1
 8012bf8:	f855 2b04 	ldr.w	r2, [r5], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012bfc:	fa2b f492 	sxtab16	r4, fp, r2, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012c00:	fa2b f282 	sxtab16	r2, fp, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012c04:	fb24 3307 	smlad	r3, r4, r7, r3
 8012c08:	fb22 3300 	smlad	r3, r2, r0, r3
 8012c0c:	f8da 0004 	ldr.w	r0, [sl, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012c10:	fa2c f790 	sxtab16	r7, ip, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012c14:	fa2c f480 	sxtab16	r4, ip, r0
 8012c18:	6848      	ldr	r0, [r1, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012c1a:	fa2b f290 	sxtab16	r2, fp, r0, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012c1e:	fa2b f080 	sxtab16	r0, fp, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012c22:	fb22 3307 	smlad	r3, r2, r7, r3
 8012c26:	fb20 3704 	smlad	r7, r0, r4, r3
 8012c2a:	6874      	ldr	r4, [r6, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012c2c:	fa2c f694 	sxtab16	r6, ip, r4, ror #8
 8012c30:	686d      	ldr	r5, [r5, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012c32:	fa2c f384 	sxtab16	r3, ip, r4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012c36:	fa2b f295 	sxtab16	r2, fp, r5, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012c3a:	fa2b f085 	sxtab16	r0, fp, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012c3e:	fb22 7706 	smlad	r7, r2, r6, r7
 8012c42:	fb20 7603 	smlad	r6, r0, r3, r7
 8012c46:	f8da 400c 	ldr.w	r4, [sl, #12]
    *in_s8 += 4;
 8012c4a:	f10a 0a10 	add.w	sl, sl, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012c4e:	fa2c f594 	sxtab16	r5, ip, r4, ror #8
    memcpy(&val, *in_s8, 4);
 8012c52:	68cb      	ldr	r3, [r1, #12]
    *in_s8 += 4;
 8012c54:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012c56:	fa2c f784 	sxtab16	r7, ip, r4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012c5a:	fa2b f293 	sxtab16	r2, fp, r3, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012c5e:	fa2b f083 	sxtab16	r0, fp, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012c62:	fb22 6605 	smlad	r6, r2, r5, r6
 8012c66:	fb20 6307 	smlad	r3, r0, r7, r6
 8012c6a:	f1be 0e04 	subs.w	lr, lr, #4
 8012c6e:	d1bb      	bne.n	8012be8 <arm_nn_vec_mat_mult_t_s8+0x500>
 8012c70:	e9dd 6701 	ldrd	r6, r7, [sp, #4]
 8012c74:	9903      	ldr	r1, [sp, #12]
 8012c76:	eb07 0786 	add.w	r7, r7, r6, lsl #2
 8012c7a:	00b5      	lsls	r5, r6, #2
 8012c7c:	eb01 0486 	add.w	r4, r1, r6, lsl #2
 8012c80:	9403      	str	r4, [sp, #12]

                acc_0 = SMLAD(ker_1, vec_1, acc_0);
                acc_0 = SMLAD(ker_0, vec_0, acc_0);
            }

            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8012c82:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8012c84:	42aa      	cmp	r2, r5
 8012c86:	f340 80a8 	ble.w	8012dda <arm_nn_vec_mat_mult_t_s8+0x6f2>
 8012c8a:	1b50      	subs	r0, r2, r5
 8012c8c:	9903      	ldr	r1, [sp, #12]
 8012c8e:	f010 0407 	ands.w	r4, r0, #7
 8012c92:	eb01 0600 	add.w	r6, r1, r0
 8012c96:	f000 842b 	beq.w	80134f0 <arm_nn_vec_mat_mult_t_s8+0xe08>
 8012c9a:	2c01      	cmp	r4, #1
 8012c9c:	d046      	beq.n	8012d2c <arm_nn_vec_mat_mult_t_s8+0x644>
 8012c9e:	2c02      	cmp	r4, #2
 8012ca0:	d038      	beq.n	8012d14 <arm_nn_vec_mat_mult_t_s8+0x62c>
 8012ca2:	2c03      	cmp	r4, #3
 8012ca4:	d02a      	beq.n	8012cfc <arm_nn_vec_mat_mult_t_s8+0x614>
 8012ca6:	2c04      	cmp	r4, #4
 8012ca8:	d01c      	beq.n	8012ce4 <arm_nn_vec_mat_mult_t_s8+0x5fc>
 8012caa:	2c05      	cmp	r4, #5
 8012cac:	d00e      	beq.n	8012ccc <arm_nn_vec_mat_mult_t_s8+0x5e4>
 8012cae:	2c06      	cmp	r4, #6
 8012cb0:	f040 8404 	bne.w	80134bc <arm_nn_vec_mat_mult_t_s8+0xdd4>
            {
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012cb4:	9c03      	ldr	r4, [sp, #12]
 8012cb6:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8012cb8:	f914 ab01 	ldrsb.w	sl, [r4], #1
                lhs_vec++;
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012cbc:	f917 5b01 	ldrsb.w	r5, [r7], #1
 8012cc0:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012cc2:	448a      	add	sl, r1
 8012cc4:	9403      	str	r4, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012cc6:	4415      	add	r5, r2
 8012cc8:	fb0a 3305 	mla	r3, sl, r5, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012ccc:	9803      	ldr	r0, [sp, #12]
 8012cce:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 8012cd0:	f910 bb01 	ldrsb.w	fp, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012cd4:	f917 cb01 	ldrsb.w	ip, [r7], #1
 8012cd8:	992a      	ldr	r1, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012cda:	44a3      	add	fp, r4
 8012cdc:	9003      	str	r0, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012cde:	448c      	add	ip, r1
 8012ce0:	fb0b 330c 	mla	r3, fp, ip, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012ce4:	9d03      	ldr	r5, [sp, #12]
 8012ce6:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012ce8:	f915 ab01 	ldrsb.w	sl, [r5], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012cec:	f917 bb01 	ldrsb.w	fp, [r7], #1
 8012cf0:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012cf2:	4492      	add	sl, r2
 8012cf4:	9503      	str	r5, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012cf6:	4483      	add	fp, r0
 8012cf8:	fb0a 330b 	mla	r3, sl, fp, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012cfc:	9c03      	ldr	r4, [sp, #12]
 8012cfe:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8012d00:	f914 cb01 	ldrsb.w	ip, [r4], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d04:	f917 5b01 	ldrsb.w	r5, [r7], #1
 8012d08:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d0a:	448c      	add	ip, r1
 8012d0c:	9403      	str	r4, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d0e:	4415      	add	r5, r2
 8012d10:	fb0c 3305 	mla	r3, ip, r5, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d14:	9803      	ldr	r0, [sp, #12]
 8012d16:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 8012d18:	f910 ab01 	ldrsb.w	sl, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d1c:	f917 bb01 	ldrsb.w	fp, [r7], #1
 8012d20:	992a      	ldr	r1, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d22:	44a2      	add	sl, r4
 8012d24:	9003      	str	r0, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d26:	448b      	add	fp, r1
 8012d28:	fb0a 330b 	mla	r3, sl, fp, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d2c:	9d03      	ldr	r5, [sp, #12]
 8012d2e:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012d30:	f915 cb01 	ldrsb.w	ip, [r5], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d34:	f917 0b01 	ldrsb.w	r0, [r7], #1
 8012d38:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d3a:	4494      	add	ip, r2
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8012d3c:	42b5      	cmp	r5, r6
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d3e:	9503      	str	r5, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d40:	4420      	add	r0, r4
 8012d42:	fb0c 3300 	mla	r3, ip, r0, r3
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8012d46:	d048      	beq.n	8012dda <arm_nn_vec_mat_mult_t_s8+0x6f2>
 8012d48:	462a      	mov	r2, r5
 8012d4a:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8012d4c:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d4e:	4693      	mov	fp, r2
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d50:	463c      	mov	r4, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d52:	f992 e001 	ldrsb.w	lr, [r2, #1]
                lhs_vec++;
 8012d56:	3208      	adds	r2, #8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d58:	f91b ab01 	ldrsb.w	sl, [fp], #1
                rhs_ptr++;
 8012d5c:	3708      	adds	r7, #8
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d5e:	f914 cb01 	ldrsb.w	ip, [r4], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d62:	448e      	add	lr, r1
 8012d64:	448a      	add	sl, r1
 8012d66:	f99b 5001 	ldrsb.w	r5, [fp, #1]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d6a:	4484      	add	ip, r0
 8012d6c:	f994 b001 	ldrsb.w	fp, [r4, #1]
 8012d70:	f917 4c07 	ldrsb.w	r4, [r7, #-7]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d74:	440d      	add	r5, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d76:	fb0a 330c 	mla	r3, sl, ip, r3
 8012d7a:	4483      	add	fp, r0
 8012d7c:	4404      	add	r4, r0
 8012d7e:	fb0e 3a04 	mla	sl, lr, r4, r3
 8012d82:	f917 3c05 	ldrsb.w	r3, [r7, #-5]
 8012d86:	f917 4c04 	ldrsb.w	r4, [r7, #-4]
 8012d8a:	fb05 ac0b 	mla	ip, r5, fp, sl
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d8e:	f912 5c05 	ldrsb.w	r5, [r2, #-5]
 8012d92:	f912 ac04 	ldrsb.w	sl, [r2, #-4]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d96:	4403      	add	r3, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d98:	440d      	add	r5, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d9a:	4404      	add	r4, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012d9c:	448a      	add	sl, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012d9e:	fb05 cb03 	mla	fp, r5, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012da2:	f912 5c03 	ldrsb.w	r5, [r2, #-3]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012da6:	f917 3c03 	ldrsb.w	r3, [r7, #-3]
 8012daa:	fb0a bc04 	mla	ip, sl, r4, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012dae:	440d      	add	r5, r1
 8012db0:	f912 ac02 	ldrsb.w	sl, [r2, #-2]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012db4:	4403      	add	r3, r0
 8012db6:	f917 4c02 	ldrsb.w	r4, [r7, #-2]
 8012dba:	fb05 cb03 	mla	fp, r5, r3, ip
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012dbe:	448a      	add	sl, r1
 8012dc0:	f912 5c01 	ldrsb.w	r5, [r2, #-1]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012dc4:	4404      	add	r4, r0
 8012dc6:	f917 3c01 	ldrsb.w	r3, [r7, #-1]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8012dca:	42b2      	cmp	r2, r6
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012dcc:	fb0a bc04 	mla	ip, sl, r4, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8012dd0:	440d      	add	r5, r1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 8012dd2:	4403      	add	r3, r0
 8012dd4:	fb05 c303 	mla	r3, r5, r3, ip
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8012dd8:	d1b9      	bne.n	8012d4e <arm_nn_vec_mat_mult_t_s8+0x666>
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012dda:	ea29 75e9 	bic.w	r5, r9, r9, asr #31
 8012dde:	f1c9 0600 	rsb	r6, r9, #0
 8012de2:	fa03 f705 	lsl.w	r7, r3, r5
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012de6:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8012de8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012dec:	ea26 71e6 	bic.w	r1, r6, r6, asr #31
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012df0:	f04f 0900 	mov.w	r9, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012df4:	2301      	movs	r3, #1
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8012df6:	fbc7 2900 	smlal	r2, r9, r7, r0
    result = (int32_t)(mult.long_long >> 31);
 8012dfa:	0fd4      	lsrs	r4, r2, #31
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012dfc:	408b      	lsls	r3, r1
            }

            acc_0 = arm_nn_requantize(acc_0, dst_multiplier, dst_shift);

            // Add offset
            acc_0 += dst_offset;
 8012dfe:	9822      	ldr	r0, [sp, #136]	@ 0x88
    result = (int32_t)(mult.long_long >> 31);
 8012e00:	ea44 0549 	orr.w	r5, r4, r9, lsl #1
            // Clamp the result
            acc_0 = MAX(acc_0, activation_min);
 8012e04:	9c27      	ldr	r4, [sp, #156]	@ 0x9c
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012e06:	1e5f      	subs	r7, r3, #1
    if (result < 0)
 8012e08:	fa55 f101 	asrs.w	r1, r5, r1
    int32_t threshold = remainder_mask >> 1;
 8012e0c:	ea4f 0267 	mov.w	r2, r7, asr #1
    int32_t remainder = remainder_mask & dividend;
 8012e10:	ea05 0607 	and.w	r6, r5, r7
            acc_0 = MIN(acc_0, activation_max);
 8012e14:	9d28      	ldr	r5, [sp, #160]	@ 0xa0
        threshold++;
 8012e16:	bf48      	it	mi
 8012e18:	3201      	addmi	r2, #1
    if (remainder > threshold)
 8012e1a:	4296      	cmp	r6, r2
        result++;
 8012e1c:	bfc8      	it	gt
 8012e1e:	3101      	addgt	r1, #1
            acc_0 += dst_offset;
 8012e20:	4401      	add	r1, r0
            acc_0 = MAX(acc_0, activation_min);
 8012e22:	42a1      	cmp	r1, r4
 8012e24:	bfb8      	it	lt
 8012e26:	4621      	movlt	r1, r4
            acc_0 = MIN(acc_0, activation_max);
 8012e28:	42a9      	cmp	r1, r5
 8012e2a:	bfa8      	it	ge
 8012e2c:	4629      	movge	r1, r5
            *dst = (int8_t)acc_0;
 8012e2e:	f888 1000 	strb.w	r1, [r8]
            rhs += rhs_cols;
        }
#endif
    }
    return ARM_CMSIS_NN_SUCCESS;
}
 8012e32:	2000      	movs	r0, #0
 8012e34:	b017      	add	sp, #92	@ 0x5c
 8012e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012e3a:	2c01      	cmp	r4, #1
        const uint32_t lhs_offset_s16x2 = PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 8012e3c:	eac1 4b01 	pkhbt	fp, r1, r1, lsl #16
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012e40:	f340 81ea 	ble.w	8013218 <arm_nn_vec_mat_mult_t_s8+0xb30>
            const int32_t col_loop_cnt = rhs_cols / 4;
 8012e44:	9d25      	ldr	r5, [sp, #148]	@ 0x94
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012e46:	f1c9 0300 	rsb	r3, r9, #0
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012e4a:	2001      	movs	r0, #1
 8012e4c:	9426      	str	r4, [sp, #152]	@ 0x98
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012e4e:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
 8012e52:	2d00      	cmp	r5, #0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012e54:	f04f 0300 	mov.w	r3, #0
            if (bias)
 8012e58:	9c02      	ldr	r4, [sp, #8]
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012e5a:	fa00 f001 	lsl.w	r0, r0, r1
            const int32_t col_loop_cnt = rhs_cols / 4;
 8012e5e:	bfb8      	it	lt
 8012e60:	3503      	addlt	r5, #3
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012e62:	910a      	str	r1, [sp, #40]	@ 0x28
 8012e64:	46c2      	mov	sl, r8
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8012e66:	f025 0203 	bic.w	r2, r5, #3
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012e6a:	1e46      	subs	r6, r0, #1
            const int32_t col_loop_cnt = rhs_cols / 4;
 8012e6c:	10ad      	asrs	r5, r5, #2
            rhs += 2 * rhs_cols;
 8012e6e:	9925      	ldr	r1, [sp, #148]	@ 0x94
    int32_t threshold = remainder_mask >> 1;
 8012e70:	1070      	asrs	r0, r6, #1
    const int32_t remainder_mask = (1 << exponent) - 1;
 8012e72:	9606      	str	r6, [sp, #24]
            const int32_t col_loop_cnt = rhs_cols / 4;
 8012e74:	950d      	str	r5, [sp, #52]	@ 0x34
            rhs += 2 * rhs_cols;
 8012e76:	004e      	lsls	r6, r1, #1
            dst += 2 * address_offset;
 8012e78:	9d29      	ldr	r5, [sp, #164]	@ 0xa4
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012e7a:	ea29 71e9 	bic.w	r1, r9, r9, asr #31
        for (int32_t i = 0; i < row_loop_cnt; i++)
 8012e7e:	9304      	str	r3, [sp, #16]
    int32_t threshold = remainder_mask >> 1;
 8012e80:	9007      	str	r0, [sp, #28]
            dst += 2 * address_offset;
 8012e82:	006b      	lsls	r3, r5, #1
        threshold++;
 8012e84:	3001      	adds	r0, #1
 8012e86:	9d25      	ldr	r5, [sp, #148]	@ 0x94
            rhs += 2 * rhs_cols;
 8012e88:	9601      	str	r6, [sp, #4]
 8012e8a:	9e03      	ldr	r6, [sp, #12]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8012e8c:	920e      	str	r2, [sp, #56]	@ 0x38
            if (bias)
 8012e8e:	4416      	add	r6, r2
 8012e90:	9008      	str	r0, [sp, #32]
 8012e92:	18b8      	adds	r0, r7, r2
 8012e94:	1aaa      	subs	r2, r5, r2
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8012e96:	9109      	str	r1, [sp, #36]	@ 0x24
 8012e98:	4639      	mov	r1, r7
 8012e9a:	9713      	str	r7, [sp, #76]	@ 0x4c
 8012e9c:	4607      	mov	r7, r0
 8012e9e:	f8dd c084 	ldr.w	ip, [sp, #132]	@ 0x84
            dst += 2 * address_offset;
 8012ea2:	930c      	str	r3, [sp, #48]	@ 0x30
 8012ea4:	9612      	str	r6, [sp, #72]	@ 0x48
 8012ea6:	9211      	str	r2, [sp, #68]	@ 0x44
 8012ea8:	f8cd 8080 	str.w	r8, [sp, #128]	@ 0x80
 8012eac:	f8cd 9090 	str.w	r9, [sp, #144]	@ 0x90
            if (bias)
 8012eb0:	2c00      	cmp	r4, #0
 8012eb2:	f000 81a2 	beq.w	80131fa <arm_nn_vec_mat_mult_t_s8+0xb12>
                acc_1 = *bias++;
 8012eb6:	6863      	ldr	r3, [r4, #4]
                acc_0 = *bias++;
 8012eb8:	f854 2b08 	ldr.w	r2, [r4], #8
                acc_1 = *bias++;
 8012ebc:	9402      	str	r4, [sp, #8]
            rhs += 2 * rhs_cols;
 8012ebe:	9e01      	ldr	r6, [sp, #4]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 8012ec0:	9825      	ldr	r0, [sp, #148]	@ 0x94
            rhs += 2 * rhs_cols;
 8012ec2:	198d      	adds	r5, r1, r6
            const int8_t *lhs_vec = lhs;
 8012ec4:	9c03      	ldr	r4, [sp, #12]
            const int8_t *rhs_1_ptr = rhs + rhs_cols;
 8012ec6:	1808      	adds	r0, r1, r0
            rhs += 2 * rhs_cols;
 8012ec8:	950b      	str	r5, [sp, #44]	@ 0x2c
            for (int32_t j = col_loop_cnt; j != 0; j--)
 8012eca:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8012ecc:	2d00      	cmp	r5, #0
 8012ece:	f000 80d3 	beq.w	8013078 <arm_nn_vec_mat_mult_t_s8+0x990>
 8012ed2:	462e      	mov	r6, r5
 8012ed4:	f105 3eff 	add.w	lr, r5, #4294967295
 8012ed8:	f015 0503 	ands.w	r5, r5, #3
 8012edc:	d055      	beq.n	8012f8a <arm_nn_vec_mat_mult_t_s8+0x8a2>
 8012ede:	2d01      	cmp	r5, #1
 8012ee0:	d037      	beq.n	8012f52 <arm_nn_vec_mat_mult_t_s8+0x86a>
 8012ee2:	2d02      	cmp	r5, #2
 8012ee4:	d01a      	beq.n	8012f1c <arm_nn_vec_mat_mult_t_s8+0x834>
    memcpy(&val, *in_s8, 4);
 8012ee6:	f854 6b04 	ldr.w	r6, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012eea:	fa2b f996 	sxtab16	r9, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012eee:	fa2b f586 	sxtab16	r5, fp, r6
 8012ef2:	f851 6b04 	ldr.w	r6, [r1], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012ef6:	fa2f f896 	sxtb16	r8, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012efa:	fa2f f686 	sxtb16	r6, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012efe:	fb28 2209 	smlad	r2, r8, r9, r2
 8012f02:	fb26 2205 	smlad	r2, r6, r5, r2
 8012f06:	f850 6b04 	ldr.w	r6, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012f0a:	fa2f f896 	sxtb16	r8, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012f0e:	fa2f f686 	sxtb16	r6, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012f12:	fb28 3309 	smlad	r3, r8, r9, r3
 8012f16:	fb26 3305 	smlad	r3, r6, r5, r3
 8012f1a:	4676      	mov	r6, lr
 8012f1c:	f854 eb04 	ldr.w	lr, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012f20:	fa2b f99e 	sxtab16	r9, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012f24:	fa2b f58e 	sxtab16	r5, fp, lr
 8012f28:	f851 eb04 	ldr.w	lr, [r1], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012f2c:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012f30:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012f34:	fb28 2209 	smlad	r2, r8, r9, r2
 8012f38:	fb2e 2205 	smlad	r2, lr, r5, r2
 8012f3c:	f850 eb04 	ldr.w	lr, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012f40:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012f44:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012f48:	fb28 3309 	smlad	r3, r8, r9, r3
 8012f4c:	fb2e 3305 	smlad	r3, lr, r5, r3
 8012f50:	3e01      	subs	r6, #1
 8012f52:	f854 5b04 	ldr.w	r5, [r4], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012f56:	fa2b f995 	sxtab16	r9, fp, r5, ror #8
 8012f5a:	f851 eb04 	ldr.w	lr, [r1], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012f5e:	fa2b f585 	sxtab16	r5, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012f62:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012f66:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012f6a:	fb28 2209 	smlad	r2, r8, r9, r2
 8012f6e:	fb2e 2205 	smlad	r2, lr, r5, r2
 8012f72:	f850 eb04 	ldr.w	lr, [r0], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012f76:	fa2f f89e 	sxtb16	r8, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012f7a:	fa2f fe8e 	sxtb16	lr, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012f7e:	fb28 3309 	smlad	r3, r8, r9, r3
 8012f82:	fb2e 3305 	smlad	r3, lr, r5, r3
 8012f86:	3e01      	subs	r6, #1
 8012f88:	d072      	beq.n	8013070 <arm_nn_vec_mat_mult_t_s8+0x988>
 8012f8a:	f8cd c084 	str.w	ip, [sp, #132]	@ 0x84
 8012f8e:	e9cd a70f 	strd	sl, r7, [sp, #60]	@ 0x3c
 8012f92:	46a0      	mov	r8, r4
 8012f94:	f858 7b04 	ldr.w	r7, [r8], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012f98:	fa2b fa97 	sxtab16	sl, fp, r7, ror #8
 8012f9c:	468e      	mov	lr, r1
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012f9e:	fa2b f787 	sxtab16	r7, fp, r7
 8012fa2:	f85e 9b04 	ldr.w	r9, [lr], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012fa6:	fa2f fc99 	sxtb16	ip, r9, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012faa:	fa2f f589 	sxtb16	r5, r9
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012fae:	fb2c 220a 	smlad	r2, ip, sl, r2
 8012fb2:	fb25 2507 	smlad	r5, r5, r7, r2
 8012fb6:	4684      	mov	ip, r0
 8012fb8:	f85c 2b04 	ldr.w	r2, [ip], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012fbc:	fa2f f992 	sxtb16	r9, r2, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012fc0:	fa2f f282 	sxtb16	r2, r2
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012fc4:	fb29 330a 	smlad	r3, r9, sl, r3
 8012fc8:	fb22 3207 	smlad	r2, r2, r7, r3
 8012fcc:	6867      	ldr	r7, [r4, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8012fce:	fa2b f997 	sxtab16	r9, fp, r7, ror #8
 8012fd2:	684b      	ldr	r3, [r1, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8012fd4:	fa2b f787 	sxtab16	r7, fp, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012fd8:	fa2f fa93 	sxtb16	sl, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012fdc:	fa2f f383 	sxtb16	r3, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012fe0:	fb2a 5509 	smlad	r5, sl, r9, r5
 8012fe4:	fb23 5307 	smlad	r3, r3, r7, r5
 8012fe8:	f8d0 a004 	ldr.w	sl, [r0, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8012fec:	fa2f f59a 	sxtb16	r5, sl, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8012ff0:	fa2f fa8a 	sxtb16	sl, sl
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8012ff4:	fb25 2209 	smlad	r2, r5, r9, r2
 8012ff8:	fb2a 2907 	smlad	r9, sl, r7, r2
 8012ffc:	f8d8 7004 	ldr.w	r7, [r8, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8013000:	fa2b f597 	sxtab16	r5, fp, r7, ror #8
 8013004:	f8de 8004 	ldr.w	r8, [lr, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8013008:	fa2b fa87 	sxtab16	sl, fp, r7
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801300c:	fa2f f298 	sxtb16	r2, r8, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8013010:	fa2f f788 	sxtb16	r7, r8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8013014:	fb22 3305 	smlad	r3, r2, r5, r3
 8013018:	fb27 380a 	smlad	r8, r7, sl, r3
 801301c:	f8dc e004 	ldr.w	lr, [ip, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8013020:	fa2f f79e 	sxtb16	r7, lr, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8013024:	fa2f fc8e 	sxtb16	ip, lr
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8013028:	fb27 9905 	smlad	r9, r7, r5, r9
 801302c:	fb2c 950a 	smlad	r5, ip, sl, r9
 8013030:	68e2      	ldr	r2, [r4, #12]
    *in_s8 += 4;
 8013032:	3410      	adds	r4, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8013034:	fa2b fa92 	sxtab16	sl, fp, r2, ror #8
    memcpy(&val, *in_s8, 4);
 8013038:	68cb      	ldr	r3, [r1, #12]
    *in_s8 += 4;
 801303a:	3110      	adds	r1, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801303c:	fa2b f782 	sxtab16	r7, fp, r2
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8013040:	fa2f fe93 	sxtb16	lr, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8013044:	fa2f fc83 	sxtb16	ip, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8013048:	fb2e 820a 	smlad	r2, lr, sl, r8
 801304c:	fb2c 2207 	smlad	r2, ip, r7, r2
    memcpy(&val, *in_s8, 4);
 8013050:	68c3      	ldr	r3, [r0, #12]
    *in_s8 += 4;
 8013052:	3010      	adds	r0, #16
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8013054:	fa2f fe93 	sxtb16	lr, r3, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8013058:	fa2f f883 	sxtb16	r8, r3
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801305c:	fb2e 590a 	smlad	r9, lr, sl, r5
 8013060:	fb28 9307 	smlad	r3, r8, r7, r9
 8013064:	3e04      	subs	r6, #4
 8013066:	d194      	bne.n	8012f92 <arm_nn_vec_mat_mult_t_s8+0x8aa>
 8013068:	f8dd c084 	ldr.w	ip, [sp, #132]	@ 0x84
 801306c:	e9dd a70f 	ldrd	sl, r7, [sp, #60]	@ 0x3c
 8013070:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8013072:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8013074:	19c8      	adds	r0, r1, r7
 8013076:	4639      	mov	r1, r7
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8013078:	9d25      	ldr	r5, [sp, #148]	@ 0x94
 801307a:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801307c:	42b5      	cmp	r5, r6
 801307e:	dd64      	ble.n	801314a <arm_nn_vec_mat_mult_t_s8+0xa62>
 8013080:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8013082:	f015 0603 	ands.w	r6, r5, #3
 8013086:	eb04 0905 	add.w	r9, r4, r5
 801308a:	d026      	beq.n	80130da <arm_nn_vec_mat_mult_t_s8+0x9f2>
 801308c:	2e01      	cmp	r6, #1
 801308e:	d017      	beq.n	80130c0 <arm_nn_vec_mat_mult_t_s8+0x9d8>
 8013090:	2e02      	cmp	r6, #2
 8013092:	d00a      	beq.n	80130aa <arm_nn_vec_mat_mult_t_s8+0x9c2>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013094:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8013098:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801309c:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 801309e:	f910 6b01 	ldrsb.w	r6, [r0], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 80130a2:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 80130a6:	fb08 3306 	mla	r3, r8, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80130aa:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 80130ae:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80130b2:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 80130b4:	f910 6b01 	ldrsb.w	r6, [r0], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 80130b8:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 80130bc:	fb08 3306 	mla	r3, r8, r6, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80130c0:	f914 8b01 	ldrsb.w	r8, [r4], #1
                acc_0 += lhs_temp * (*rhs_0_ptr);
 80130c4:	f911 5b01 	ldrsb.w	r5, [r1], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80130c8:	44e0      	add	r8, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 80130ca:	f910 6b01 	ldrsb.w	r6, [r0], #1
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 80130ce:	454c      	cmp	r4, r9
                acc_0 += lhs_temp * (*rhs_0_ptr);
 80130d0:	fb08 2205 	mla	r2, r8, r5, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 80130d4:	fb08 3306 	mla	r3, r8, r6, r3
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 80130d8:	d037      	beq.n	801314a <arm_nn_vec_mat_mult_t_s8+0xa62>
 80130da:	e9cd ba0f 	strd	fp, sl, [sp, #60]	@ 0x3c
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80130de:	46a3      	mov	fp, r4
                acc_0 += lhs_temp * (*rhs_0_ptr);
 80130e0:	460d      	mov	r5, r1
                acc_1 += lhs_temp * (*rhs_1_ptr);
 80130e2:	4682      	mov	sl, r0
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80130e4:	f994 e001 	ldrsb.w	lr, [r4, #1]
 80130e8:	f91b 8b01 	ldrsb.w	r8, [fp], #1
                lhs_vec++;
 80130ec:	3404      	adds	r4, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80130ee:	44e6      	add	lr, ip
                rhs_0_ptr++;
 80130f0:	3104      	adds	r1, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80130f2:	44e0      	add	r8, ip
 80130f4:	f99b 6001 	ldrsb.w	r6, [fp, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 80130f8:	f915 bb01 	ldrsb.w	fp, [r5], #1
                rhs_1_ptr++;
 80130fc:	3004      	adds	r0, #4
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80130fe:	4466      	add	r6, ip
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8013100:	fb08 220b 	mla	r2, r8, fp, r2
 8013104:	f995 b001 	ldrsb.w	fp, [r5, #1]
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8013108:	f91a 5b01 	ldrsb.w	r5, [sl], #1
 801310c:	fb08 3505 	mla	r5, r8, r5, r3
 8013110:	f99a 3001 	ldrsb.w	r3, [sl, #1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8013114:	f911 ac03 	ldrsb.w	sl, [r1, #-3]
 8013118:	fb0e 280a 	mla	r8, lr, sl, r2
 801311c:	fb06 820b 	mla	r2, r6, fp, r8
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8013120:	f910 bc03 	ldrsb.w	fp, [r0, #-3]
 8013124:	fb0e 550b 	mla	r5, lr, fp, r5
 8013128:	fb06 5a03 	mla	sl, r6, r3, r5
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801312c:	f914 6c01 	ldrsb.w	r6, [r4, #-1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 8013130:	f911 3c01 	ldrsb.w	r3, [r1, #-1]
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8013134:	454c      	cmp	r4, r9
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013136:	4466      	add	r6, ip
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8013138:	f910 5c01 	ldrsb.w	r5, [r0, #-1]
                acc_0 += lhs_temp * (*rhs_0_ptr);
 801313c:	fb06 2203 	mla	r2, r6, r3, r2
                acc_1 += lhs_temp * (*rhs_1_ptr);
 8013140:	fb06 a305 	mla	r3, r6, r5, sl
            for (int32_t k = col_loop_cnt * 4; k < rhs_cols; k++)
 8013144:	d1cb      	bne.n	80130de <arm_nn_vec_mat_mult_t_s8+0x9f6>
 8013146:	e9dd ba0f 	ldrd	fp, sl, [sp, #60]	@ 0x3c
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801314a:	9809      	ldr	r0, [sp, #36]	@ 0x24
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 801314c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8013150:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8013152:	2600      	movs	r6, #0
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8013154:	4082      	lsls	r2, r0
    int32_t threshold = remainder_mask >> 1;
 8013156:	980a      	ldr	r0, [sp, #40]	@ 0x28
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8013158:	fbc2 1604 	smlal	r1, r6, r2, r4
    result = (int32_t)(mult.long_long >> 31);
 801315c:	0fca      	lsrs	r2, r1, #31
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 801315e:	9c09      	ldr	r4, [sp, #36]	@ 0x24
    result = (int32_t)(mult.long_long >> 31);
 8013160:	ea42 0546 	orr.w	r5, r2, r6, lsl #1
    int32_t remainder = remainder_mask & dividend;
 8013164:	9e06      	ldr	r6, [sp, #24]
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 8013166:	40a3      	lsls	r3, r4
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8013168:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
    int32_t threshold = remainder_mask >> 1;
 801316c:	fa55 f100 	asrs.w	r1, r5, r0
    int32_t remainder = remainder_mask & dividend;
 8013170:	ea05 0506 	and.w	r5, r5, r6
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8013174:	9823      	ldr	r0, [sp, #140]	@ 0x8c
    int32_t threshold = remainder_mask >> 1;
 8013176:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013178:	e9dd 9807 	ldrd	r9, r8, [sp, #28]
 801317c:	bf58      	it	pl
 801317e:	46c8      	movpl	r8, r9
    if (remainder > threshold)
 8013180:	4545      	cmp	r5, r8
    mult.long_long = mult.long_long + (int64_t)m1 * m2;
 8013182:	f04f 0500 	mov.w	r5, #0
 8013186:	fbc3 2500 	smlal	r2, r5, r3, r0
    result = (int32_t)(mult.long_long >> 31);
 801318a:	ea4f 73d2 	mov.w	r3, r2, lsr #31
        result++;
 801318e:	bfc8      	it	gt
 8013190:	3101      	addgt	r1, #1
    int32_t remainder = remainder_mask & dividend;
 8013192:	9a06      	ldr	r2, [sp, #24]
    result = (int32_t)(mult.long_long >> 31);
 8013194:	ea43 0645 	orr.w	r6, r3, r5, lsl #1
            acc_0 += dst_offset;
 8013198:	9822      	ldr	r0, [sp, #136]	@ 0x88
        for (int32_t i = 0; i < row_loop_cnt; i++)
 801319a:	9b04      	ldr	r3, [sp, #16]
    int32_t threshold = remainder_mask >> 1;
 801319c:	fa56 f504 	asrs.w	r5, r6, r4
    int32_t remainder = remainder_mask & dividend;
 80131a0:	ea06 0602 	and.w	r6, r6, r2
            acc_0 += dst_offset;
 80131a4:	4401      	add	r1, r0
            acc_0 = MAX(acc_0, activation_min);
 80131a6:	9c27      	ldr	r4, [sp, #156]	@ 0x9c
            acc_0 = MIN(acc_0, activation_max);
 80131a8:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80131aa:	f103 0301 	add.w	r3, r3, #1
    int32_t threshold = remainder_mask >> 1;
 80131ae:	e9dd 9807 	ldrd	r9, r8, [sp, #28]
 80131b2:	9304      	str	r3, [sp, #16]
 80131b4:	bf58      	it	pl
 80131b6:	46c8      	movpl	r8, r9
    if (remainder > threshold)
 80131b8:	4546      	cmp	r6, r8
 80131ba:	9e01      	ldr	r6, [sp, #4]
        result++;
 80131bc:	bfc8      	it	gt
 80131be:	3501      	addgt	r5, #1
            acc_0 = MAX(acc_0, activation_min);
 80131c0:	42a1      	cmp	r1, r4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80131c2:	4437      	add	r7, r6
            acc_1 += dst_offset;
 80131c4:	4405      	add	r5, r0
            acc_0 = MAX(acc_0, activation_min);
 80131c6:	bfb8      	it	lt
 80131c8:	4621      	movlt	r1, r4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80131ca:	9805      	ldr	r0, [sp, #20]
            acc_1 = MAX(acc_1, activation_min);
 80131cc:	42a5      	cmp	r5, r4
 80131ce:	bfb8      	it	lt
 80131d0:	4625      	movlt	r5, r4
            acc_0 = MIN(acc_0, activation_max);
 80131d2:	4291      	cmp	r1, r2
 80131d4:	bfa8      	it	ge
 80131d6:	4611      	movge	r1, r2
            acc_1 = MIN(acc_1, activation_max);
 80131d8:	4295      	cmp	r5, r2
            *dst = (int8_t)acc_0;
 80131da:	f88a 1000 	strb.w	r1, [sl]
            acc_1 = MIN(acc_1, activation_max);
 80131de:	bfa8      	it	ge
 80131e0:	4615      	movge	r5, r2
            *(dst + address_offset) = (int8_t)acc_1;
 80131e2:	9929      	ldr	r1, [sp, #164]	@ 0xa4
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80131e4:	4283      	cmp	r3, r0
            *(dst + address_offset) = (int8_t)acc_1;
 80131e6:	f80a 5001 	strb.w	r5, [sl, r1]
            dst += 2 * address_offset;
 80131ea:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80131ec:	44aa      	add	sl, r5
        for (int32_t i = 0; i < row_loop_cnt; i++)
 80131ee:	da07      	bge.n	8013200 <arm_nn_vec_mat_mult_t_s8+0xb18>
            if (bias)
 80131f0:	9c02      	ldr	r4, [sp, #8]
 80131f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80131f4:	2c00      	cmp	r4, #0
 80131f6:	f47f ae5e 	bne.w	8012eb6 <arm_nn_vec_mat_mult_t_s8+0x7ce>
 80131fa:	4622      	mov	r2, r4
            int32_t acc_1 = 0;
 80131fc:	4623      	mov	r3, r4
 80131fe:	e65e      	b.n	8012ebe <arm_nn_vec_mat_mult_t_s8+0x7d6>
 8013200:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8013202:	f8dd a080 	ldr.w	sl, [sp, #128]	@ 0x80
 8013206:	9b01      	ldr	r3, [sp, #4]
 8013208:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801320a:	f8dd 9090 	ldr.w	r9, [sp, #144]	@ 0x90
 801320e:	fb00 7703 	mla	r7, r0, r3, r7
 8013212:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 8013214:	fb00 a806 	mla	r8, r0, r6, sl
        if (rhs_rows & 0x1)
 8013218:	07e3      	lsls	r3, r4, #31
 801321a:	f57f ae0a 	bpl.w	8012e32 <arm_nn_vec_mat_mult_t_s8+0x74a>
            if (bias)
 801321e:	9a02      	ldr	r2, [sp, #8]
 8013220:	b10a      	cbz	r2, 8013226 <arm_nn_vec_mat_mult_t_s8+0xb3e>
                acc_0 = *bias++;
 8013222:	6811      	ldr	r1, [r2, #0]
 8013224:	912a      	str	r1, [sp, #168]	@ 0xa8
            const int32_t col_loop_cnt = rhs_cols / 4;
 8013226:	9d25      	ldr	r5, [sp, #148]	@ 0x94
 8013228:	2d00      	cmp	r5, #0
 801322a:	bfb8      	it	lt
 801322c:	3503      	addlt	r5, #3
            for (int32_t i = col_loop_cnt; i != 0; i--)
 801322e:	10ae      	asrs	r6, r5, #2
 8013230:	f000 8168 	beq.w	8013504 <arm_nn_vec_mat_mult_t_s8+0xe1c>
 8013234:	f016 0403 	ands.w	r4, r6, #3
            const int8_t *rhs_ptr = rhs;
 8013238:	463a      	mov	r2, r7
            const int8_t *lhs_vec = lhs;
 801323a:	9903      	ldr	r1, [sp, #12]
            for (int32_t i = col_loop_cnt; i != 0; i--)
 801323c:	46b6      	mov	lr, r6
 801323e:	f106 3aff 	add.w	sl, r6, #4294967295
 8013242:	f000 8138 	beq.w	80134b6 <arm_nn_vec_mat_mult_t_s8+0xdce>
 8013246:	2c01      	cmp	r4, #1
 8013248:	d028      	beq.n	801329c <arm_nn_vec_mat_mult_t_s8+0xbb4>
 801324a:	2c02      	cmp	r4, #2
 801324c:	d012      	beq.n	8013274 <arm_nn_vec_mat_mult_t_s8+0xb8c>
    memcpy(&val, *in_s8, 4);
 801324e:	f851 eb04 	ldr.w	lr, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8013252:	fa2b f59e 	sxtab16	r5, fp, lr, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8013256:	fa2b f48e 	sxtab16	r4, fp, lr
 801325a:	f852 cb04 	ldr.w	ip, [r2], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 801325e:	fa2f f09c 	sxtb16	r0, ip, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8013262:	fa2f fe8c 	sxtb16	lr, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8013266:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8013268:	fb20 3505 	smlad	r5, r0, r5, r3
 801326c:	fb2e 5404 	smlad	r4, lr, r4, r5
 8013270:	46d6      	mov	lr, sl
 8013272:	942a      	str	r4, [sp, #168]	@ 0xa8
 8013274:	f851 ab04 	ldr.w	sl, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 8013278:	fa2b f59a 	sxtab16	r5, fp, sl, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 801327c:	fa2b f08a 	sxtab16	r0, fp, sl
 8013280:	f852 cb04 	ldr.w	ip, [r2], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8013284:	fa2f f49c 	sxtb16	r4, ip, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 8013288:	fa2f fa8c 	sxtb16	sl, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801328c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801328e:	fb24 3505 	smlad	r5, r4, r5, r3
 8013292:	fb2a 5000 	smlad	r0, sl, r0, r5
 8013296:	f10e 3eff 	add.w	lr, lr, #4294967295
 801329a:	902a      	str	r0, [sp, #168]	@ 0xa8
 801329c:	f851 4b04 	ldr.w	r4, [r1], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80132a0:	fa2b fa94 	sxtab16	sl, fp, r4, ror #8
 80132a4:	f852 cb04 	ldr.w	ip, [r2], #4
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80132a8:	fa2b f584 	sxtab16	r5, fp, r4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80132ac:	fa2f f09c 	sxtb16	r0, ip, ror #8
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80132b0:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80132b2:	fa2f fc8c 	sxtb16	ip, ip
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80132b6:	fb20 340a 	smlad	r4, r0, sl, r3
 80132ba:	fb2c 4305 	smlad	r3, ip, r5, r4
 80132be:	f1be 0e01 	subs.w	lr, lr, #1
 80132c2:	932a      	str	r3, [sp, #168]	@ 0xa8
 80132c4:	d044      	beq.n	8013350 <arm_nn_vec_mat_mult_t_s8+0xc68>
 80132c6:	9601      	str	r6, [sp, #4]
 80132c8:	468c      	mov	ip, r1
 80132ca:	f85c 6b04 	ldr.w	r6, [ip], #4
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80132ce:	fa2b fa96 	sxtab16	sl, fp, r6, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80132d2:	fa2b f486 	sxtab16	r4, fp, r6
 80132d6:	4616      	mov	r6, r2
 80132d8:	f856 0b04 	ldr.w	r0, [r6], #4
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80132dc:	fa2f f590 	sxtb16	r5, r0, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80132e0:	fa2f f080 	sxtb16	r0, r0
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 80132e4:	fb25 330a 	smlad	r3, r5, sl, r3
 80132e8:	fb20 3304 	smlad	r3, r0, r4, r3
 80132ec:	684c      	ldr	r4, [r1, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 80132ee:	fa2b fa94 	sxtab16	sl, fp, r4, ror #8
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 80132f2:	fa2b f584 	sxtab16	r5, fp, r4
 80132f6:	6854      	ldr	r4, [r2, #4]
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 80132f8:	fa2f f094 	sxtb16	r0, r4, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 80132fc:	fa2f f484 	sxtb16	r4, r4
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 8013300:	fb20 330a 	smlad	r3, r0, sl, r3
 8013304:	fb24 3a05 	smlad	sl, r4, r5, r3
 8013308:	f8dc 0004 	ldr.w	r0, [ip, #4]
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801330c:	fa2b fc90 	sxtab16	ip, fp, r0, ror #8
 8013310:	6875      	ldr	r5, [r6, #4]
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8013312:	fa2b f480 	sxtab16	r4, fp, r0
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8013316:	fa2f f695 	sxtb16	r6, r5, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801331a:	fa2f f385 	sxtb16	r3, r5
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801331e:	fb26 aa0c 	smlad	sl, r6, ip, sl
 8013322:	fb23 a004 	smlad	r0, r3, r4, sl
 8013326:	68cd      	ldr	r5, [r1, #12]
    *in_s8 += 4;
 8013328:	3110      	adds	r1, #16
        __ASM volatile("sxtab16 %0, %1, %2, ROR %3" : "=r"(result) : "r"(op1), "r"(op2), "i"(rotate));
 801332a:	fa2b fc95 	sxtab16	ip, fp, r5, ror #8
    memcpy(&val, *in_s8, 4);
 801332e:	68d6      	ldr	r6, [r2, #12]
    *in_s8 += 4;
 8013330:	3210      	adds	r2, #16
    __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 8013332:	fa2b f485 	sxtab16	r4, fp, r5
        __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 8013336:	fa2f fa96 	sxtb16	sl, r6, ror #8
    __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 801333a:	fa2f f386 	sxtb16	r3, r6
    __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 801333e:	fb2a 000c 	smlad	r0, sl, ip, r0
 8013342:	fb23 0304 	smlad	r3, r3, r4, r0
 8013346:	f1be 0e04 	subs.w	lr, lr, #4
 801334a:	d1bd      	bne.n	80132c8 <arm_nn_vec_mat_mult_t_s8+0xbe0>
 801334c:	9e01      	ldr	r6, [sp, #4]
 801334e:	932a      	str	r3, [sp, #168]	@ 0xa8
 8013350:	9a03      	ldr	r2, [sp, #12]
 8013352:	eb07 0786 	add.w	r7, r7, r6, lsl #2
 8013356:	00b5      	lsls	r5, r6, #2
 8013358:	eb02 0186 	add.w	r1, r2, r6, lsl #2
 801335c:	9103      	str	r1, [sp, #12]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 801335e:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 8013360:	42ac      	cmp	r4, r5
 8013362:	f340 80a1 	ble.w	80134a8 <arm_nn_vec_mat_mult_t_s8+0xdc0>
 8013366:	1b66      	subs	r6, r4, r5
 8013368:	9a03      	ldr	r2, [sp, #12]
 801336a:	f016 0307 	ands.w	r3, r6, #7
 801336e:	eb02 0506 	add.w	r5, r2, r6
 8013372:	f000 80c1 	beq.w	80134f8 <arm_nn_vec_mat_mult_t_s8+0xe10>
 8013376:	2b01      	cmp	r3, #1
 8013378:	d046      	beq.n	8013408 <arm_nn_vec_mat_mult_t_s8+0xd20>
 801337a:	2b02      	cmp	r3, #2
 801337c:	d038      	beq.n	80133f0 <arm_nn_vec_mat_mult_t_s8+0xd08>
 801337e:	2b03      	cmp	r3, #3
 8013380:	d02a      	beq.n	80133d8 <arm_nn_vec_mat_mult_t_s8+0xcf0>
 8013382:	2b04      	cmp	r3, #4
 8013384:	d01c      	beq.n	80133c0 <arm_nn_vec_mat_mult_t_s8+0xcd8>
 8013386:	2b05      	cmp	r3, #5
 8013388:	d00e      	beq.n	80133a8 <arm_nn_vec_mat_mult_t_s8+0xcc0>
 801338a:	2b06      	cmp	r3, #6
 801338c:	f040 80a4 	bne.w	80134d8 <arm_nn_vec_mat_mult_t_s8+0xdf0>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013390:	9c03      	ldr	r4, [sp, #12]
 8013392:	9e21      	ldr	r6, [sp, #132]	@ 0x84
 8013394:	f914 ab01 	ldrsb.w	sl, [r4], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 8013398:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801339a:	44b2      	add	sl, r6
                acc_0 += lhs_temp * (*rhs_ptr);
 801339c:	f917 3b01 	ldrsb.w	r3, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133a0:	9403      	str	r4, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 80133a2:	fb0a 0203 	mla	r2, sl, r3, r0
 80133a6:	922a      	str	r2, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133a8:	9903      	ldr	r1, [sp, #12]
 80133aa:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 80133ac:	f911 bb01 	ldrsb.w	fp, [r1], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 80133b0:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133b2:	44a3      	add	fp, r4
                acc_0 += lhs_temp * (*rhs_ptr);
 80133b4:	f917 6b01 	ldrsb.w	r6, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133b8:	9103      	str	r1, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 80133ba:	fb0b 3006 	mla	r0, fp, r6, r3
 80133be:	902a      	str	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133c0:	9a03      	ldr	r2, [sp, #12]
 80133c2:	9921      	ldr	r1, [sp, #132]	@ 0x84
 80133c4:	f912 cb01 	ldrsb.w	ip, [r2], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 80133c8:	9e2a      	ldr	r6, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133ca:	448c      	add	ip, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 80133cc:	f917 4b01 	ldrsb.w	r4, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133d0:	9203      	str	r2, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 80133d2:	fb0c 6304 	mla	r3, ip, r4, r6
 80133d6:	932a      	str	r3, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133d8:	9803      	ldr	r0, [sp, #12]
 80133da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80133dc:	f910 ab01 	ldrsb.w	sl, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 80133e0:	992a      	ldr	r1, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133e2:	4492      	add	sl, r2
                acc_0 += lhs_temp * (*rhs_ptr);
 80133e4:	f917 4b01 	ldrsb.w	r4, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133e8:	9003      	str	r0, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 80133ea:	fb0a 1604 	mla	r6, sl, r4, r1
 80133ee:	962a      	str	r6, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133f0:	9803      	ldr	r0, [sp, #12]
 80133f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80133f4:	f910 bb01 	ldrsb.w	fp, [r0], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 80133f8:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80133fa:	449b      	add	fp, r3
                acc_0 += lhs_temp * (*rhs_ptr);
 80133fc:	f917 cb01 	ldrsb.w	ip, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013400:	9003      	str	r0, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 8013402:	fb0b 240c 	mla	r4, fp, ip, r2
 8013406:	942a      	str	r4, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013408:	9903      	ldr	r1, [sp, #12]
 801340a:	9e21      	ldr	r6, [sp, #132]	@ 0x84
 801340c:	f911 ab01 	ldrsb.w	sl, [r1], #1
                acc_0 += lhs_temp * (*rhs_ptr);
 8013410:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013412:	44b2      	add	sl, r6
                acc_0 += lhs_temp * (*rhs_ptr);
 8013414:	f917 3b01 	ldrsb.w	r3, [r7], #1
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8013418:	42a9      	cmp	r1, r5
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801341a:	9103      	str	r1, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 801341c:	fb0a 0403 	mla	r4, sl, r3, r0
 8013420:	942a      	str	r4, [sp, #168]	@ 0xa8
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8013422:	d041      	beq.n	80134a8 <arm_nn_vec_mat_mult_t_s8+0xdc0>
 8013424:	460a      	mov	r2, r1
 8013426:	4623      	mov	r3, r4
 8013428:	9921      	ldr	r1, [sp, #132]	@ 0x84
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801342a:	4696      	mov	lr, r2
                acc_0 += lhs_temp * (*rhs_ptr);
 801342c:	46bb      	mov	fp, r7
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801342e:	f992 c001 	ldrsb.w	ip, [r2, #1]
                lhs_vec++;
 8013432:	3208      	adds	r2, #8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013434:	f91e ab01 	ldrsb.w	sl, [lr], #1
                rhs_ptr++;
 8013438:	3708      	adds	r7, #8
                acc_0 += lhs_temp * (*rhs_ptr);
 801343a:	f91b 6b01 	ldrsb.w	r6, [fp], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801343e:	448c      	add	ip, r1
 8013440:	448a      	add	sl, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 8013442:	f917 4c07 	ldrsb.w	r4, [r7, #-7]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013446:	f99e e001 	ldrsb.w	lr, [lr, #1]
                acc_0 += lhs_temp * (*rhs_ptr);
 801344a:	fb0a 3306 	mla	r3, sl, r6, r3
 801344e:	f99b 0001 	ldrsb.w	r0, [fp, #1]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013452:	448e      	add	lr, r1
 8013454:	f912 ac04 	ldrsb.w	sl, [r2, #-4]
                acc_0 += lhs_temp * (*rhs_ptr);
 8013458:	fb0c 3604 	mla	r6, ip, r4, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801345c:	f912 cc05 	ldrsb.w	ip, [r2, #-5]
                acc_0 += lhs_temp * (*rhs_ptr);
 8013460:	f917 3c05 	ldrsb.w	r3, [r7, #-5]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013464:	448a      	add	sl, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 8013466:	fb0e 6b00 	mla	fp, lr, r0, r6
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801346a:	448c      	add	ip, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 801346c:	f917 0c04 	ldrsb.w	r0, [r7, #-4]
 8013470:	fb0c b603 	mla	r6, ip, r3, fp
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013474:	f912 cc03 	ldrsb.w	ip, [r2, #-3]
                acc_0 += lhs_temp * (*rhs_ptr);
 8013478:	f917 4c03 	ldrsb.w	r4, [r7, #-3]
 801347c:	fb0a 6b00 	mla	fp, sl, r0, r6
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 8013480:	448c      	add	ip, r1
 8013482:	f912 6c02 	ldrsb.w	r6, [r2, #-2]
                acc_0 += lhs_temp * (*rhs_ptr);
 8013486:	fb0c b304 	mla	r3, ip, r4, fp
 801348a:	f917 0c02 	ldrsb.w	r0, [r7, #-2]
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801348e:	f912 bc01 	ldrsb.w	fp, [r2, #-1]
 8013492:	440e      	add	r6, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 8013494:	f917 4c01 	ldrsb.w	r4, [r7, #-1]
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 8013498:	42aa      	cmp	r2, r5
                acc_0 += lhs_temp * (*rhs_ptr);
 801349a:	fb06 3a00 	mla	sl, r6, r0, r3
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 801349e:	448b      	add	fp, r1
                acc_0 += lhs_temp * (*rhs_ptr);
 80134a0:	fb0b a304 	mla	r3, fp, r4, sl
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80134a4:	d1c1      	bne.n	801342a <arm_nn_vec_mat_mult_t_s8+0xd42>
 80134a6:	932a      	str	r3, [sp, #168]	@ 0xa8
    return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 80134a8:	ea29 75e9 	bic.w	r5, r9, r9, asr #31
 80134ac:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80134ae:	e496      	b.n	8012dde <arm_nn_vec_mat_mult_t_s8+0x6f6>
            const int8_t *lhs_vec = lhs;
 80134b0:	9d03      	ldr	r5, [sp, #12]
 80134b2:	f7ff ba62 	b.w	801297a <arm_nn_vec_mat_mult_t_s8+0x292>
 80134b6:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80134b8:	9601      	str	r6, [sp, #4]
 80134ba:	e705      	b.n	80132c8 <arm_nn_vec_mat_mult_t_s8+0xbe0>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80134bc:	460d      	mov	r5, r1
 80134be:	9a21      	ldr	r2, [sp, #132]	@ 0x84
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80134c0:	f917 cb01 	ldrsb.w	ip, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80134c4:	f915 bb01 	ldrsb.w	fp, [r5], #1
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80134c8:	982a      	ldr	r0, [sp, #168]	@ 0xa8
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80134ca:	4493      	add	fp, r2
 80134cc:	9503      	str	r5, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr + rhs_offset);
 80134ce:	4484      	add	ip, r0
 80134d0:	fb0b 330c 	mla	r3, fp, ip, r3
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80134d4:	f7ff bbee 	b.w	8012cb4 <arm_nn_vec_mat_mult_t_s8+0x5cc>
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80134d8:	f912 bb01 	ldrsb.w	fp, [r2], #1
 80134dc:	9821      	ldr	r0, [sp, #132]	@ 0x84
                acc_0 += lhs_temp * (*rhs_ptr);
 80134de:	f917 cb01 	ldrsb.w	ip, [r7], #1
                const int32_t lhs_temp = (*lhs_vec + lhs_offset);
 80134e2:	4483      	add	fp, r0
 80134e4:	9203      	str	r2, [sp, #12]
                acc_0 += lhs_temp * (*rhs_ptr);
 80134e6:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80134e8:	fb0b 210c 	mla	r1, fp, ip, r2
 80134ec:	912a      	str	r1, [sp, #168]	@ 0xa8
            for (int32_t j = col_loop_cnt * 4; j < rhs_cols; j++)
 80134ee:	e74f      	b.n	8013390 <arm_nn_vec_mat_mult_t_s8+0xca8>
 80134f0:	460a      	mov	r2, r1
 80134f2:	982a      	ldr	r0, [sp, #168]	@ 0xa8
 80134f4:	9921      	ldr	r1, [sp, #132]	@ 0x84
 80134f6:	e42a      	b.n	8012d4e <arm_nn_vec_mat_mult_t_s8+0x666>
 80134f8:	9921      	ldr	r1, [sp, #132]	@ 0x84
 80134fa:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80134fc:	e795      	b.n	801342a <arm_nn_vec_mat_mult_t_s8+0xd42>
 80134fe:	4635      	mov	r5, r6
 8013500:	f7ff bbbf 	b.w	8012c82 <arm_nn_vec_mat_mult_t_s8+0x59a>
 8013504:	4635      	mov	r5, r6
 8013506:	e72a      	b.n	801335e <arm_nn_vec_mat_mult_t_s8+0xc76>

08013508 <_ZdlPvj>:
 8013508:	f000 b800 	b.w	801350c <_ZdlPv>

0801350c <_ZdlPv>:
 801350c:	f000 b93a 	b.w	8013784 <free>

08013510 <frexp>:
 8013510:	2200      	movs	r2, #0
 8013512:	ee10 1a90 	vmov	r1, s1
 8013516:	6002      	str	r2, [r0, #0]
 8013518:	4a15      	ldr	r2, [pc, #84]	@ (8013570 <frexp+0x60>)
 801351a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801351e:	4293      	cmp	r3, r2
 8013520:	d821      	bhi.n	8013566 <frexp+0x56>
 8013522:	ee10 2a10 	vmov	r2, s0
 8013526:	431a      	orrs	r2, r3
 8013528:	d01d      	beq.n	8013566 <frexp+0x56>
 801352a:	4a12      	ldr	r2, [pc, #72]	@ (8013574 <frexp+0x64>)
 801352c:	400a      	ands	r2, r1
 801352e:	b952      	cbnz	r2, 8013546 <frexp+0x36>
 8013530:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8013568 <frexp+0x58>
 8013534:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013538:	ee10 1a90 	vmov	r1, s1
 801353c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8013540:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013544:	6002      	str	r2, [r0, #0]
 8013546:	6802      	ldr	r2, [r0, #0]
 8013548:	151b      	asrs	r3, r3, #20
 801354a:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 801354e:	441a      	add	r2, r3
 8013550:	f36f 511e 	bfc	r1, #20, #11
 8013554:	6002      	str	r2, [r0, #0]
 8013556:	ec53 2b10 	vmov	r2, r3, d0
 801355a:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
 801355e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8013562:	ec43 2b10 	vmov	d0, r2, r3
 8013566:	4770      	bx	lr
 8013568:	00000000 	.word	0x00000000
 801356c:	43500000 	.word	0x43500000
 8013570:	7fefffff 	.word	0x7fefffff
 8013574:	7ff00000 	.word	0x7ff00000

08013578 <sinf_poly>:
 8013578:	07cb      	lsls	r3, r1, #31
 801357a:	d412      	bmi.n	80135a2 <sinf_poly+0x2a>
 801357c:	ee21 5b00 	vmul.f64	d5, d1, d0
 8013580:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8013584:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8013588:	eea6 7b01 	vfma.f64	d7, d6, d1
 801358c:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8013590:	ee21 1b05 	vmul.f64	d1, d1, d5
 8013594:	eea6 0b05 	vfma.f64	d0, d6, d5
 8013598:	eea7 0b01 	vfma.f64	d0, d7, d1
 801359c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80135a0:	4770      	bx	lr
 80135a2:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 80135a6:	ee21 5b01 	vmul.f64	d5, d1, d1
 80135aa:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 80135ae:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 80135b2:	eea1 7b06 	vfma.f64	d7, d1, d6
 80135b6:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 80135ba:	eea1 0b06 	vfma.f64	d0, d1, d6
 80135be:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 80135c2:	ee21 1b05 	vmul.f64	d1, d1, d5
 80135c6:	eea5 0b06 	vfma.f64	d0, d5, d6
 80135ca:	e7e5      	b.n	8013598 <sinf_poly+0x20>
 80135cc:	0000      	movs	r0, r0
	...

080135d0 <sinf>:
 80135d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80135d2:	ee10 4a10 	vmov	r4, s0
 80135d6:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80135da:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 80135de:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 80135e2:	eef0 7a40 	vmov.f32	s15, s0
 80135e6:	d218      	bcs.n	801361a <sinf+0x4a>
 80135e8:	ee26 1b06 	vmul.f64	d1, d6, d6
 80135ec:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 80135f0:	d20a      	bcs.n	8013608 <sinf+0x38>
 80135f2:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80135f6:	d103      	bne.n	8013600 <sinf+0x30>
 80135f8:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 80135fc:	ed8d 1a01 	vstr	s2, [sp, #4]
 8013600:	eeb0 0a67 	vmov.f32	s0, s15
 8013604:	b003      	add	sp, #12
 8013606:	bd30      	pop	{r4, r5, pc}
 8013608:	483b      	ldr	r0, [pc, #236]	@ (80136f8 <sinf+0x128>)
 801360a:	eeb0 0b46 	vmov.f64	d0, d6
 801360e:	2100      	movs	r1, #0
 8013610:	b003      	add	sp, #12
 8013612:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013616:	f7ff bfaf 	b.w	8013578 <sinf_poly>
 801361a:	f240 422e 	movw	r2, #1070	@ 0x42e
 801361e:	4293      	cmp	r3, r2
 8013620:	d824      	bhi.n	801366c <sinf+0x9c>
 8013622:	4b35      	ldr	r3, [pc, #212]	@ (80136f8 <sinf+0x128>)
 8013624:	ed93 7b08 	vldr	d7, [r3, #32]
 8013628:	ee26 7b07 	vmul.f64	d7, d6, d7
 801362c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8013630:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8013634:	ee17 1a90 	vmov	r1, s15
 8013638:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801363c:	1609      	asrs	r1, r1, #24
 801363e:	ee07 1a90 	vmov	s15, r1
 8013642:	f001 0203 	and.w	r2, r1, #3
 8013646:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801364a:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801364e:	ed92 0b00 	vldr	d0, [r2]
 8013652:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8013656:	f011 0f02 	tst.w	r1, #2
 801365a:	eea5 6b47 	vfms.f64	d6, d5, d7
 801365e:	bf08      	it	eq
 8013660:	4618      	moveq	r0, r3
 8013662:	ee26 1b06 	vmul.f64	d1, d6, d6
 8013666:	ee20 0b06 	vmul.f64	d0, d0, d6
 801366a:	e7d1      	b.n	8013610 <sinf+0x40>
 801366c:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8013670:	d237      	bcs.n	80136e2 <sinf+0x112>
 8013672:	4922      	ldr	r1, [pc, #136]	@ (80136fc <sinf+0x12c>)
 8013674:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8013678:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 801367c:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8013680:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8013684:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8013688:	6a10      	ldr	r0, [r2, #32]
 801368a:	6912      	ldr	r2, [r2, #16]
 801368c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8013690:	40ab      	lsls	r3, r5
 8013692:	fba0 5003 	umull	r5, r0, r0, r3
 8013696:	4359      	muls	r1, r3
 8013698:	fbe3 0102 	umlal	r0, r1, r3, r2
 801369c:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 80136a0:	0f9d      	lsrs	r5, r3, #30
 80136a2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80136a6:	1ac9      	subs	r1, r1, r3
 80136a8:	f7ed f810 	bl	80006cc <__aeabi_l2d>
 80136ac:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 80136b0:	4b11      	ldr	r3, [pc, #68]	@ (80136f8 <sinf+0x128>)
 80136b2:	f004 0203 	and.w	r2, r4, #3
 80136b6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80136ba:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 80136f0 <sinf+0x120>
 80136be:	ed92 0b00 	vldr	d0, [r2]
 80136c2:	ec41 0b17 	vmov	d7, r0, r1
 80136c6:	f014 0f02 	tst.w	r4, #2
 80136ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 80136ce:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80136d2:	4629      	mov	r1, r5
 80136d4:	bf08      	it	eq
 80136d6:	4618      	moveq	r0, r3
 80136d8:	ee27 1b07 	vmul.f64	d1, d7, d7
 80136dc:	ee20 0b07 	vmul.f64	d0, d0, d7
 80136e0:	e796      	b.n	8013610 <sinf+0x40>
 80136e2:	b003      	add	sp, #12
 80136e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80136e8:	f000 b818 	b.w	801371c <__math_invalidf>
 80136ec:	f3af 8000 	nop.w
 80136f0:	54442d18 	.word	0x54442d18
 80136f4:	3c1921fb 	.word	0x3c1921fb
 80136f8:	08020810 	.word	0x08020810
 80136fc:	080207b0 	.word	0x080207b0

08013700 <with_errnof>:
 8013700:	b510      	push	{r4, lr}
 8013702:	ed2d 8b02 	vpush	{d8}
 8013706:	eeb0 8a40 	vmov.f32	s16, s0
 801370a:	4604      	mov	r4, r0
 801370c:	f000 fb08 	bl	8013d20 <__errno>
 8013710:	eeb0 0a48 	vmov.f32	s0, s16
 8013714:	ecbd 8b02 	vpop	{d8}
 8013718:	6004      	str	r4, [r0, #0]
 801371a:	bd10      	pop	{r4, pc}

0801371c <__math_invalidf>:
 801371c:	eef0 7a40 	vmov.f32	s15, s0
 8013720:	ee30 7a40 	vsub.f32	s14, s0, s0
 8013724:	eef4 7a67 	vcmp.f32	s15, s15
 8013728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801372c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8013730:	d602      	bvs.n	8013738 <__math_invalidf+0x1c>
 8013732:	2021      	movs	r0, #33	@ 0x21
 8013734:	f7ff bfe4 	b.w	8013700 <with_errnof>
 8013738:	4770      	bx	lr

0801373a <abort>:
 801373a:	b508      	push	{r3, lr}
 801373c:	2006      	movs	r0, #6
 801373e:	f000 fad7 	bl	8013cf0 <raise>
 8013742:	2001      	movs	r0, #1
 8013744:	f001 f962 	bl	8014a0c <_exit>

08013748 <__assert_func>:
 8013748:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801374a:	4614      	mov	r4, r2
 801374c:	461a      	mov	r2, r3
 801374e:	4b09      	ldr	r3, [pc, #36]	@ (8013774 <__assert_func+0x2c>)
 8013750:	681b      	ldr	r3, [r3, #0]
 8013752:	4605      	mov	r5, r0
 8013754:	68d8      	ldr	r0, [r3, #12]
 8013756:	b14c      	cbz	r4, 801376c <__assert_func+0x24>
 8013758:	4b07      	ldr	r3, [pc, #28]	@ (8013778 <__assert_func+0x30>)
 801375a:	9100      	str	r1, [sp, #0]
 801375c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013760:	4906      	ldr	r1, [pc, #24]	@ (801377c <__assert_func+0x34>)
 8013762:	462b      	mov	r3, r5
 8013764:	f000 f996 	bl	8013a94 <fiprintf>
 8013768:	f7ff ffe7 	bl	801373a <abort>
 801376c:	4b04      	ldr	r3, [pc, #16]	@ (8013780 <__assert_func+0x38>)
 801376e:	461c      	mov	r4, r3
 8013770:	e7f3      	b.n	801375a <__assert_func+0x12>
 8013772:	bf00      	nop
 8013774:	24000094 	.word	0x24000094
 8013778:	080208f0 	.word	0x080208f0
 801377c:	080208fd 	.word	0x080208fd
 8013780:	0802092b 	.word	0x0802092b

08013784 <free>:
 8013784:	4b02      	ldr	r3, [pc, #8]	@ (8013790 <free+0xc>)
 8013786:	4601      	mov	r1, r0
 8013788:	6818      	ldr	r0, [r3, #0]
 801378a:	f000 bb05 	b.w	8013d98 <_free_r>
 801378e:	bf00      	nop
 8013790:	24000094 	.word	0x24000094

08013794 <sbrk_aligned>:
 8013794:	b570      	push	{r4, r5, r6, lr}
 8013796:	4e0f      	ldr	r6, [pc, #60]	@ (80137d4 <sbrk_aligned+0x40>)
 8013798:	460c      	mov	r4, r1
 801379a:	6831      	ldr	r1, [r6, #0]
 801379c:	4605      	mov	r5, r0
 801379e:	b911      	cbnz	r1, 80137a6 <sbrk_aligned+0x12>
 80137a0:	f000 faae 	bl	8013d00 <_sbrk_r>
 80137a4:	6030      	str	r0, [r6, #0]
 80137a6:	4621      	mov	r1, r4
 80137a8:	4628      	mov	r0, r5
 80137aa:	f000 faa9 	bl	8013d00 <_sbrk_r>
 80137ae:	1c43      	adds	r3, r0, #1
 80137b0:	d103      	bne.n	80137ba <sbrk_aligned+0x26>
 80137b2:	f04f 34ff 	mov.w	r4, #4294967295
 80137b6:	4620      	mov	r0, r4
 80137b8:	bd70      	pop	{r4, r5, r6, pc}
 80137ba:	1cc4      	adds	r4, r0, #3
 80137bc:	f024 0403 	bic.w	r4, r4, #3
 80137c0:	42a0      	cmp	r0, r4
 80137c2:	d0f8      	beq.n	80137b6 <sbrk_aligned+0x22>
 80137c4:	1a21      	subs	r1, r4, r0
 80137c6:	4628      	mov	r0, r5
 80137c8:	f000 fa9a 	bl	8013d00 <_sbrk_r>
 80137cc:	3001      	adds	r0, #1
 80137ce:	d1f2      	bne.n	80137b6 <sbrk_aligned+0x22>
 80137d0:	e7ef      	b.n	80137b2 <sbrk_aligned+0x1e>
 80137d2:	bf00      	nop
 80137d4:	2401df70 	.word	0x2401df70

080137d8 <_malloc_r>:
 80137d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137dc:	1ccd      	adds	r5, r1, #3
 80137de:	f025 0503 	bic.w	r5, r5, #3
 80137e2:	3508      	adds	r5, #8
 80137e4:	2d0c      	cmp	r5, #12
 80137e6:	bf38      	it	cc
 80137e8:	250c      	movcc	r5, #12
 80137ea:	2d00      	cmp	r5, #0
 80137ec:	4606      	mov	r6, r0
 80137ee:	db01      	blt.n	80137f4 <_malloc_r+0x1c>
 80137f0:	42a9      	cmp	r1, r5
 80137f2:	d904      	bls.n	80137fe <_malloc_r+0x26>
 80137f4:	230c      	movs	r3, #12
 80137f6:	6033      	str	r3, [r6, #0]
 80137f8:	2000      	movs	r0, #0
 80137fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80138d4 <_malloc_r+0xfc>
 8013802:	f000 f869 	bl	80138d8 <__malloc_lock>
 8013806:	f8d8 3000 	ldr.w	r3, [r8]
 801380a:	461c      	mov	r4, r3
 801380c:	bb44      	cbnz	r4, 8013860 <_malloc_r+0x88>
 801380e:	4629      	mov	r1, r5
 8013810:	4630      	mov	r0, r6
 8013812:	f7ff ffbf 	bl	8013794 <sbrk_aligned>
 8013816:	1c43      	adds	r3, r0, #1
 8013818:	4604      	mov	r4, r0
 801381a:	d158      	bne.n	80138ce <_malloc_r+0xf6>
 801381c:	f8d8 4000 	ldr.w	r4, [r8]
 8013820:	4627      	mov	r7, r4
 8013822:	2f00      	cmp	r7, #0
 8013824:	d143      	bne.n	80138ae <_malloc_r+0xd6>
 8013826:	2c00      	cmp	r4, #0
 8013828:	d04b      	beq.n	80138c2 <_malloc_r+0xea>
 801382a:	6823      	ldr	r3, [r4, #0]
 801382c:	4639      	mov	r1, r7
 801382e:	4630      	mov	r0, r6
 8013830:	eb04 0903 	add.w	r9, r4, r3
 8013834:	f000 fa64 	bl	8013d00 <_sbrk_r>
 8013838:	4581      	cmp	r9, r0
 801383a:	d142      	bne.n	80138c2 <_malloc_r+0xea>
 801383c:	6821      	ldr	r1, [r4, #0]
 801383e:	1a6d      	subs	r5, r5, r1
 8013840:	4629      	mov	r1, r5
 8013842:	4630      	mov	r0, r6
 8013844:	f7ff ffa6 	bl	8013794 <sbrk_aligned>
 8013848:	3001      	adds	r0, #1
 801384a:	d03a      	beq.n	80138c2 <_malloc_r+0xea>
 801384c:	6823      	ldr	r3, [r4, #0]
 801384e:	442b      	add	r3, r5
 8013850:	6023      	str	r3, [r4, #0]
 8013852:	f8d8 3000 	ldr.w	r3, [r8]
 8013856:	685a      	ldr	r2, [r3, #4]
 8013858:	bb62      	cbnz	r2, 80138b4 <_malloc_r+0xdc>
 801385a:	f8c8 7000 	str.w	r7, [r8]
 801385e:	e00f      	b.n	8013880 <_malloc_r+0xa8>
 8013860:	6822      	ldr	r2, [r4, #0]
 8013862:	1b52      	subs	r2, r2, r5
 8013864:	d420      	bmi.n	80138a8 <_malloc_r+0xd0>
 8013866:	2a0b      	cmp	r2, #11
 8013868:	d917      	bls.n	801389a <_malloc_r+0xc2>
 801386a:	1961      	adds	r1, r4, r5
 801386c:	42a3      	cmp	r3, r4
 801386e:	6025      	str	r5, [r4, #0]
 8013870:	bf18      	it	ne
 8013872:	6059      	strne	r1, [r3, #4]
 8013874:	6863      	ldr	r3, [r4, #4]
 8013876:	bf08      	it	eq
 8013878:	f8c8 1000 	streq.w	r1, [r8]
 801387c:	5162      	str	r2, [r4, r5]
 801387e:	604b      	str	r3, [r1, #4]
 8013880:	4630      	mov	r0, r6
 8013882:	f000 f82f 	bl	80138e4 <__malloc_unlock>
 8013886:	f104 000b 	add.w	r0, r4, #11
 801388a:	1d23      	adds	r3, r4, #4
 801388c:	f020 0007 	bic.w	r0, r0, #7
 8013890:	1ac2      	subs	r2, r0, r3
 8013892:	bf1c      	itt	ne
 8013894:	1a1b      	subne	r3, r3, r0
 8013896:	50a3      	strne	r3, [r4, r2]
 8013898:	e7af      	b.n	80137fa <_malloc_r+0x22>
 801389a:	6862      	ldr	r2, [r4, #4]
 801389c:	42a3      	cmp	r3, r4
 801389e:	bf0c      	ite	eq
 80138a0:	f8c8 2000 	streq.w	r2, [r8]
 80138a4:	605a      	strne	r2, [r3, #4]
 80138a6:	e7eb      	b.n	8013880 <_malloc_r+0xa8>
 80138a8:	4623      	mov	r3, r4
 80138aa:	6864      	ldr	r4, [r4, #4]
 80138ac:	e7ae      	b.n	801380c <_malloc_r+0x34>
 80138ae:	463c      	mov	r4, r7
 80138b0:	687f      	ldr	r7, [r7, #4]
 80138b2:	e7b6      	b.n	8013822 <_malloc_r+0x4a>
 80138b4:	461a      	mov	r2, r3
 80138b6:	685b      	ldr	r3, [r3, #4]
 80138b8:	42a3      	cmp	r3, r4
 80138ba:	d1fb      	bne.n	80138b4 <_malloc_r+0xdc>
 80138bc:	2300      	movs	r3, #0
 80138be:	6053      	str	r3, [r2, #4]
 80138c0:	e7de      	b.n	8013880 <_malloc_r+0xa8>
 80138c2:	230c      	movs	r3, #12
 80138c4:	6033      	str	r3, [r6, #0]
 80138c6:	4630      	mov	r0, r6
 80138c8:	f000 f80c 	bl	80138e4 <__malloc_unlock>
 80138cc:	e794      	b.n	80137f8 <_malloc_r+0x20>
 80138ce:	6005      	str	r5, [r0, #0]
 80138d0:	e7d6      	b.n	8013880 <_malloc_r+0xa8>
 80138d2:	bf00      	nop
 80138d4:	2401df74 	.word	0x2401df74

080138d8 <__malloc_lock>:
 80138d8:	4801      	ldr	r0, [pc, #4]	@ (80138e0 <__malloc_lock+0x8>)
 80138da:	f000 ba4c 	b.w	8013d76 <__retarget_lock_acquire_recursive>
 80138de:	bf00      	nop
 80138e0:	2401e0b4 	.word	0x2401e0b4

080138e4 <__malloc_unlock>:
 80138e4:	4801      	ldr	r0, [pc, #4]	@ (80138ec <__malloc_unlock+0x8>)
 80138e6:	f000 ba47 	b.w	8013d78 <__retarget_lock_release_recursive>
 80138ea:	bf00      	nop
 80138ec:	2401e0b4 	.word	0x2401e0b4

080138f0 <_realloc_r>:
 80138f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138f4:	4607      	mov	r7, r0
 80138f6:	4614      	mov	r4, r2
 80138f8:	460d      	mov	r5, r1
 80138fa:	b921      	cbnz	r1, 8013906 <_realloc_r+0x16>
 80138fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013900:	4611      	mov	r1, r2
 8013902:	f7ff bf69 	b.w	80137d8 <_malloc_r>
 8013906:	b92a      	cbnz	r2, 8013914 <_realloc_r+0x24>
 8013908:	f000 fa46 	bl	8013d98 <_free_r>
 801390c:	4625      	mov	r5, r4
 801390e:	4628      	mov	r0, r5
 8013910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013914:	f000 fa8a 	bl	8013e2c <_malloc_usable_size_r>
 8013918:	4284      	cmp	r4, r0
 801391a:	4606      	mov	r6, r0
 801391c:	d802      	bhi.n	8013924 <_realloc_r+0x34>
 801391e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013922:	d8f4      	bhi.n	801390e <_realloc_r+0x1e>
 8013924:	4621      	mov	r1, r4
 8013926:	4638      	mov	r0, r7
 8013928:	f7ff ff56 	bl	80137d8 <_malloc_r>
 801392c:	4680      	mov	r8, r0
 801392e:	b908      	cbnz	r0, 8013934 <_realloc_r+0x44>
 8013930:	4645      	mov	r5, r8
 8013932:	e7ec      	b.n	801390e <_realloc_r+0x1e>
 8013934:	42b4      	cmp	r4, r6
 8013936:	4622      	mov	r2, r4
 8013938:	4629      	mov	r1, r5
 801393a:	bf28      	it	cs
 801393c:	4632      	movcs	r2, r6
 801393e:	f000 fa1c 	bl	8013d7a <memcpy>
 8013942:	4629      	mov	r1, r5
 8013944:	4638      	mov	r0, r7
 8013946:	f000 fa27 	bl	8013d98 <_free_r>
 801394a:	e7f1      	b.n	8013930 <_realloc_r+0x40>

0801394c <std>:
 801394c:	2300      	movs	r3, #0
 801394e:	b510      	push	{r4, lr}
 8013950:	4604      	mov	r4, r0
 8013952:	e9c0 3300 	strd	r3, r3, [r0]
 8013956:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801395a:	6083      	str	r3, [r0, #8]
 801395c:	8181      	strh	r1, [r0, #12]
 801395e:	6643      	str	r3, [r0, #100]	@ 0x64
 8013960:	81c2      	strh	r2, [r0, #14]
 8013962:	6183      	str	r3, [r0, #24]
 8013964:	4619      	mov	r1, r3
 8013966:	2208      	movs	r2, #8
 8013968:	305c      	adds	r0, #92	@ 0x5c
 801396a:	f000 f97f 	bl	8013c6c <memset>
 801396e:	4b0d      	ldr	r3, [pc, #52]	@ (80139a4 <std+0x58>)
 8013970:	6263      	str	r3, [r4, #36]	@ 0x24
 8013972:	4b0d      	ldr	r3, [pc, #52]	@ (80139a8 <std+0x5c>)
 8013974:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013976:	4b0d      	ldr	r3, [pc, #52]	@ (80139ac <std+0x60>)
 8013978:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801397a:	4b0d      	ldr	r3, [pc, #52]	@ (80139b0 <std+0x64>)
 801397c:	6323      	str	r3, [r4, #48]	@ 0x30
 801397e:	4b0d      	ldr	r3, [pc, #52]	@ (80139b4 <std+0x68>)
 8013980:	6224      	str	r4, [r4, #32]
 8013982:	429c      	cmp	r4, r3
 8013984:	d006      	beq.n	8013994 <std+0x48>
 8013986:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801398a:	4294      	cmp	r4, r2
 801398c:	d002      	beq.n	8013994 <std+0x48>
 801398e:	33d0      	adds	r3, #208	@ 0xd0
 8013990:	429c      	cmp	r4, r3
 8013992:	d105      	bne.n	80139a0 <std+0x54>
 8013994:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801399c:	f000 b9ea 	b.w	8013d74 <__retarget_lock_init_recursive>
 80139a0:	bd10      	pop	{r4, pc}
 80139a2:	bf00      	nop
 80139a4:	08013b39 	.word	0x08013b39
 80139a8:	08013b5b 	.word	0x08013b5b
 80139ac:	08013b93 	.word	0x08013b93
 80139b0:	08013bb7 	.word	0x08013bb7
 80139b4:	2401df78 	.word	0x2401df78

080139b8 <stdio_exit_handler>:
 80139b8:	4a02      	ldr	r2, [pc, #8]	@ (80139c4 <stdio_exit_handler+0xc>)
 80139ba:	4903      	ldr	r1, [pc, #12]	@ (80139c8 <stdio_exit_handler+0x10>)
 80139bc:	4803      	ldr	r0, [pc, #12]	@ (80139cc <stdio_exit_handler+0x14>)
 80139be:	f000 b87b 	b.w	8013ab8 <_fwalk_sglue>
 80139c2:	bf00      	nop
 80139c4:	24000088 	.word	0x24000088
 80139c8:	08014791 	.word	0x08014791
 80139cc:	24000098 	.word	0x24000098

080139d0 <cleanup_stdio>:
 80139d0:	6841      	ldr	r1, [r0, #4]
 80139d2:	4b0c      	ldr	r3, [pc, #48]	@ (8013a04 <cleanup_stdio+0x34>)
 80139d4:	4299      	cmp	r1, r3
 80139d6:	b510      	push	{r4, lr}
 80139d8:	4604      	mov	r4, r0
 80139da:	d001      	beq.n	80139e0 <cleanup_stdio+0x10>
 80139dc:	f000 fed8 	bl	8014790 <_fflush_r>
 80139e0:	68a1      	ldr	r1, [r4, #8]
 80139e2:	4b09      	ldr	r3, [pc, #36]	@ (8013a08 <cleanup_stdio+0x38>)
 80139e4:	4299      	cmp	r1, r3
 80139e6:	d002      	beq.n	80139ee <cleanup_stdio+0x1e>
 80139e8:	4620      	mov	r0, r4
 80139ea:	f000 fed1 	bl	8014790 <_fflush_r>
 80139ee:	68e1      	ldr	r1, [r4, #12]
 80139f0:	4b06      	ldr	r3, [pc, #24]	@ (8013a0c <cleanup_stdio+0x3c>)
 80139f2:	4299      	cmp	r1, r3
 80139f4:	d004      	beq.n	8013a00 <cleanup_stdio+0x30>
 80139f6:	4620      	mov	r0, r4
 80139f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80139fc:	f000 bec8 	b.w	8014790 <_fflush_r>
 8013a00:	bd10      	pop	{r4, pc}
 8013a02:	bf00      	nop
 8013a04:	2401df78 	.word	0x2401df78
 8013a08:	2401dfe0 	.word	0x2401dfe0
 8013a0c:	2401e048 	.word	0x2401e048

08013a10 <global_stdio_init.part.0>:
 8013a10:	b510      	push	{r4, lr}
 8013a12:	4b0b      	ldr	r3, [pc, #44]	@ (8013a40 <global_stdio_init.part.0+0x30>)
 8013a14:	4c0b      	ldr	r4, [pc, #44]	@ (8013a44 <global_stdio_init.part.0+0x34>)
 8013a16:	4a0c      	ldr	r2, [pc, #48]	@ (8013a48 <global_stdio_init.part.0+0x38>)
 8013a18:	601a      	str	r2, [r3, #0]
 8013a1a:	4620      	mov	r0, r4
 8013a1c:	2200      	movs	r2, #0
 8013a1e:	2104      	movs	r1, #4
 8013a20:	f7ff ff94 	bl	801394c <std>
 8013a24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013a28:	2201      	movs	r2, #1
 8013a2a:	2109      	movs	r1, #9
 8013a2c:	f7ff ff8e 	bl	801394c <std>
 8013a30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013a34:	2202      	movs	r2, #2
 8013a36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a3a:	2112      	movs	r1, #18
 8013a3c:	f7ff bf86 	b.w	801394c <std>
 8013a40:	2401e0b0 	.word	0x2401e0b0
 8013a44:	2401df78 	.word	0x2401df78
 8013a48:	080139b9 	.word	0x080139b9

08013a4c <__sfp_lock_acquire>:
 8013a4c:	4801      	ldr	r0, [pc, #4]	@ (8013a54 <__sfp_lock_acquire+0x8>)
 8013a4e:	f000 b992 	b.w	8013d76 <__retarget_lock_acquire_recursive>
 8013a52:	bf00      	nop
 8013a54:	2401e0b5 	.word	0x2401e0b5

08013a58 <__sfp_lock_release>:
 8013a58:	4801      	ldr	r0, [pc, #4]	@ (8013a60 <__sfp_lock_release+0x8>)
 8013a5a:	f000 b98d 	b.w	8013d78 <__retarget_lock_release_recursive>
 8013a5e:	bf00      	nop
 8013a60:	2401e0b5 	.word	0x2401e0b5

08013a64 <__sinit>:
 8013a64:	b510      	push	{r4, lr}
 8013a66:	4604      	mov	r4, r0
 8013a68:	f7ff fff0 	bl	8013a4c <__sfp_lock_acquire>
 8013a6c:	6a23      	ldr	r3, [r4, #32]
 8013a6e:	b11b      	cbz	r3, 8013a78 <__sinit+0x14>
 8013a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a74:	f7ff bff0 	b.w	8013a58 <__sfp_lock_release>
 8013a78:	4b04      	ldr	r3, [pc, #16]	@ (8013a8c <__sinit+0x28>)
 8013a7a:	6223      	str	r3, [r4, #32]
 8013a7c:	4b04      	ldr	r3, [pc, #16]	@ (8013a90 <__sinit+0x2c>)
 8013a7e:	681b      	ldr	r3, [r3, #0]
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d1f5      	bne.n	8013a70 <__sinit+0xc>
 8013a84:	f7ff ffc4 	bl	8013a10 <global_stdio_init.part.0>
 8013a88:	e7f2      	b.n	8013a70 <__sinit+0xc>
 8013a8a:	bf00      	nop
 8013a8c:	080139d1 	.word	0x080139d1
 8013a90:	2401e0b0 	.word	0x2401e0b0

08013a94 <fiprintf>:
 8013a94:	b40e      	push	{r1, r2, r3}
 8013a96:	b503      	push	{r0, r1, lr}
 8013a98:	4601      	mov	r1, r0
 8013a9a:	ab03      	add	r3, sp, #12
 8013a9c:	4805      	ldr	r0, [pc, #20]	@ (8013ab4 <fiprintf+0x20>)
 8013a9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013aa2:	6800      	ldr	r0, [r0, #0]
 8013aa4:	9301      	str	r3, [sp, #4]
 8013aa6:	f000 fb4b 	bl	8014140 <_vfiprintf_r>
 8013aaa:	b002      	add	sp, #8
 8013aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8013ab0:	b003      	add	sp, #12
 8013ab2:	4770      	bx	lr
 8013ab4:	24000094 	.word	0x24000094

08013ab8 <_fwalk_sglue>:
 8013ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013abc:	4607      	mov	r7, r0
 8013abe:	4688      	mov	r8, r1
 8013ac0:	4614      	mov	r4, r2
 8013ac2:	2600      	movs	r6, #0
 8013ac4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013ac8:	f1b9 0901 	subs.w	r9, r9, #1
 8013acc:	d505      	bpl.n	8013ada <_fwalk_sglue+0x22>
 8013ace:	6824      	ldr	r4, [r4, #0]
 8013ad0:	2c00      	cmp	r4, #0
 8013ad2:	d1f7      	bne.n	8013ac4 <_fwalk_sglue+0xc>
 8013ad4:	4630      	mov	r0, r6
 8013ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ada:	89ab      	ldrh	r3, [r5, #12]
 8013adc:	2b01      	cmp	r3, #1
 8013ade:	d907      	bls.n	8013af0 <_fwalk_sglue+0x38>
 8013ae0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013ae4:	3301      	adds	r3, #1
 8013ae6:	d003      	beq.n	8013af0 <_fwalk_sglue+0x38>
 8013ae8:	4629      	mov	r1, r5
 8013aea:	4638      	mov	r0, r7
 8013aec:	47c0      	blx	r8
 8013aee:	4306      	orrs	r6, r0
 8013af0:	3568      	adds	r5, #104	@ 0x68
 8013af2:	e7e9      	b.n	8013ac8 <_fwalk_sglue+0x10>

08013af4 <siprintf>:
 8013af4:	b40e      	push	{r1, r2, r3}
 8013af6:	b510      	push	{r4, lr}
 8013af8:	b09d      	sub	sp, #116	@ 0x74
 8013afa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8013afc:	9002      	str	r0, [sp, #8]
 8013afe:	9006      	str	r0, [sp, #24]
 8013b00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013b04:	480a      	ldr	r0, [pc, #40]	@ (8013b30 <siprintf+0x3c>)
 8013b06:	9107      	str	r1, [sp, #28]
 8013b08:	9104      	str	r1, [sp, #16]
 8013b0a:	490a      	ldr	r1, [pc, #40]	@ (8013b34 <siprintf+0x40>)
 8013b0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b10:	9105      	str	r1, [sp, #20]
 8013b12:	2400      	movs	r4, #0
 8013b14:	a902      	add	r1, sp, #8
 8013b16:	6800      	ldr	r0, [r0, #0]
 8013b18:	9301      	str	r3, [sp, #4]
 8013b1a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8013b1c:	f000 f9ea 	bl	8013ef4 <_svfiprintf_r>
 8013b20:	9b02      	ldr	r3, [sp, #8]
 8013b22:	701c      	strb	r4, [r3, #0]
 8013b24:	b01d      	add	sp, #116	@ 0x74
 8013b26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013b2a:	b003      	add	sp, #12
 8013b2c:	4770      	bx	lr
 8013b2e:	bf00      	nop
 8013b30:	24000094 	.word	0x24000094
 8013b34:	ffff0208 	.word	0xffff0208

08013b38 <__sread>:
 8013b38:	b510      	push	{r4, lr}
 8013b3a:	460c      	mov	r4, r1
 8013b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b40:	f7f6 ff3a 	bl	800a9b8 <_read_r>
 8013b44:	2800      	cmp	r0, #0
 8013b46:	bfab      	itete	ge
 8013b48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013b4a:	89a3      	ldrhlt	r3, [r4, #12]
 8013b4c:	181b      	addge	r3, r3, r0
 8013b4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013b52:	bfac      	ite	ge
 8013b54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013b56:	81a3      	strhlt	r3, [r4, #12]
 8013b58:	bd10      	pop	{r4, pc}

08013b5a <__swrite>:
 8013b5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b5e:	461f      	mov	r7, r3
 8013b60:	898b      	ldrh	r3, [r1, #12]
 8013b62:	05db      	lsls	r3, r3, #23
 8013b64:	4605      	mov	r5, r0
 8013b66:	460c      	mov	r4, r1
 8013b68:	4616      	mov	r6, r2
 8013b6a:	d505      	bpl.n	8013b78 <__swrite+0x1e>
 8013b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b70:	2302      	movs	r3, #2
 8013b72:	2200      	movs	r2, #0
 8013b74:	f7f6 ff1e 	bl	800a9b4 <_lseek_r>
 8013b78:	89a3      	ldrh	r3, [r4, #12]
 8013b7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013b7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013b82:	81a3      	strh	r3, [r4, #12]
 8013b84:	4632      	mov	r2, r6
 8013b86:	463b      	mov	r3, r7
 8013b88:	4628      	mov	r0, r5
 8013b8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b8e:	f7f6 bf15 	b.w	800a9bc <_write_r>

08013b92 <__sseek>:
 8013b92:	b510      	push	{r4, lr}
 8013b94:	460c      	mov	r4, r1
 8013b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b9a:	f7f6 ff0b 	bl	800a9b4 <_lseek_r>
 8013b9e:	1c43      	adds	r3, r0, #1
 8013ba0:	89a3      	ldrh	r3, [r4, #12]
 8013ba2:	bf15      	itete	ne
 8013ba4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013ba6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013baa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013bae:	81a3      	strheq	r3, [r4, #12]
 8013bb0:	bf18      	it	ne
 8013bb2:	81a3      	strhne	r3, [r4, #12]
 8013bb4:	bd10      	pop	{r4, pc}

08013bb6 <__sclose>:
 8013bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013bba:	f7f6 bef9 	b.w	800a9b0 <_close_r>

08013bbe <_vsniprintf_r>:
 8013bbe:	b530      	push	{r4, r5, lr}
 8013bc0:	4614      	mov	r4, r2
 8013bc2:	2c00      	cmp	r4, #0
 8013bc4:	b09b      	sub	sp, #108	@ 0x6c
 8013bc6:	4605      	mov	r5, r0
 8013bc8:	461a      	mov	r2, r3
 8013bca:	da05      	bge.n	8013bd8 <_vsniprintf_r+0x1a>
 8013bcc:	238b      	movs	r3, #139	@ 0x8b
 8013bce:	6003      	str	r3, [r0, #0]
 8013bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8013bd4:	b01b      	add	sp, #108	@ 0x6c
 8013bd6:	bd30      	pop	{r4, r5, pc}
 8013bd8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013bdc:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013be0:	f04f 0300 	mov.w	r3, #0
 8013be4:	9319      	str	r3, [sp, #100]	@ 0x64
 8013be6:	bf14      	ite	ne
 8013be8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013bec:	4623      	moveq	r3, r4
 8013bee:	9302      	str	r3, [sp, #8]
 8013bf0:	9305      	str	r3, [sp, #20]
 8013bf2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013bf6:	9100      	str	r1, [sp, #0]
 8013bf8:	9104      	str	r1, [sp, #16]
 8013bfa:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013bfe:	4669      	mov	r1, sp
 8013c00:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8013c02:	f000 f977 	bl	8013ef4 <_svfiprintf_r>
 8013c06:	1c43      	adds	r3, r0, #1
 8013c08:	bfbc      	itt	lt
 8013c0a:	238b      	movlt	r3, #139	@ 0x8b
 8013c0c:	602b      	strlt	r3, [r5, #0]
 8013c0e:	2c00      	cmp	r4, #0
 8013c10:	d0e0      	beq.n	8013bd4 <_vsniprintf_r+0x16>
 8013c12:	9b00      	ldr	r3, [sp, #0]
 8013c14:	2200      	movs	r2, #0
 8013c16:	701a      	strb	r2, [r3, #0]
 8013c18:	e7dc      	b.n	8013bd4 <_vsniprintf_r+0x16>
	...

08013c1c <vsniprintf>:
 8013c1c:	b507      	push	{r0, r1, r2, lr}
 8013c1e:	9300      	str	r3, [sp, #0]
 8013c20:	4613      	mov	r3, r2
 8013c22:	460a      	mov	r2, r1
 8013c24:	4601      	mov	r1, r0
 8013c26:	4803      	ldr	r0, [pc, #12]	@ (8013c34 <vsniprintf+0x18>)
 8013c28:	6800      	ldr	r0, [r0, #0]
 8013c2a:	f7ff ffc8 	bl	8013bbe <_vsniprintf_r>
 8013c2e:	b003      	add	sp, #12
 8013c30:	f85d fb04 	ldr.w	pc, [sp], #4
 8013c34:	24000094 	.word	0x24000094

08013c38 <memmove>:
 8013c38:	4288      	cmp	r0, r1
 8013c3a:	b510      	push	{r4, lr}
 8013c3c:	eb01 0402 	add.w	r4, r1, r2
 8013c40:	d902      	bls.n	8013c48 <memmove+0x10>
 8013c42:	4284      	cmp	r4, r0
 8013c44:	4623      	mov	r3, r4
 8013c46:	d807      	bhi.n	8013c58 <memmove+0x20>
 8013c48:	1e43      	subs	r3, r0, #1
 8013c4a:	42a1      	cmp	r1, r4
 8013c4c:	d008      	beq.n	8013c60 <memmove+0x28>
 8013c4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013c52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013c56:	e7f8      	b.n	8013c4a <memmove+0x12>
 8013c58:	4402      	add	r2, r0
 8013c5a:	4601      	mov	r1, r0
 8013c5c:	428a      	cmp	r2, r1
 8013c5e:	d100      	bne.n	8013c62 <memmove+0x2a>
 8013c60:	bd10      	pop	{r4, pc}
 8013c62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013c66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013c6a:	e7f7      	b.n	8013c5c <memmove+0x24>

08013c6c <memset>:
 8013c6c:	4402      	add	r2, r0
 8013c6e:	4603      	mov	r3, r0
 8013c70:	4293      	cmp	r3, r2
 8013c72:	d100      	bne.n	8013c76 <memset+0xa>
 8013c74:	4770      	bx	lr
 8013c76:	f803 1b01 	strb.w	r1, [r3], #1
 8013c7a:	e7f9      	b.n	8013c70 <memset+0x4>

08013c7c <strncmp>:
 8013c7c:	b510      	push	{r4, lr}
 8013c7e:	b16a      	cbz	r2, 8013c9c <strncmp+0x20>
 8013c80:	3901      	subs	r1, #1
 8013c82:	1884      	adds	r4, r0, r2
 8013c84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c88:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013c8c:	429a      	cmp	r2, r3
 8013c8e:	d103      	bne.n	8013c98 <strncmp+0x1c>
 8013c90:	42a0      	cmp	r0, r4
 8013c92:	d001      	beq.n	8013c98 <strncmp+0x1c>
 8013c94:	2a00      	cmp	r2, #0
 8013c96:	d1f5      	bne.n	8013c84 <strncmp+0x8>
 8013c98:	1ad0      	subs	r0, r2, r3
 8013c9a:	bd10      	pop	{r4, pc}
 8013c9c:	4610      	mov	r0, r2
 8013c9e:	e7fc      	b.n	8013c9a <strncmp+0x1e>

08013ca0 <_raise_r>:
 8013ca0:	291f      	cmp	r1, #31
 8013ca2:	b538      	push	{r3, r4, r5, lr}
 8013ca4:	4605      	mov	r5, r0
 8013ca6:	460c      	mov	r4, r1
 8013ca8:	d904      	bls.n	8013cb4 <_raise_r+0x14>
 8013caa:	2316      	movs	r3, #22
 8013cac:	6003      	str	r3, [r0, #0]
 8013cae:	f04f 30ff 	mov.w	r0, #4294967295
 8013cb2:	bd38      	pop	{r3, r4, r5, pc}
 8013cb4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013cb6:	b112      	cbz	r2, 8013cbe <_raise_r+0x1e>
 8013cb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013cbc:	b94b      	cbnz	r3, 8013cd2 <_raise_r+0x32>
 8013cbe:	4628      	mov	r0, r5
 8013cc0:	f7f6 fe80 	bl	800a9c4 <_getpid_r>
 8013cc4:	4622      	mov	r2, r4
 8013cc6:	4601      	mov	r1, r0
 8013cc8:	4628      	mov	r0, r5
 8013cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013cce:	f7f6 be7d 	b.w	800a9cc <_kill_r>
 8013cd2:	2b01      	cmp	r3, #1
 8013cd4:	d00a      	beq.n	8013cec <_raise_r+0x4c>
 8013cd6:	1c59      	adds	r1, r3, #1
 8013cd8:	d103      	bne.n	8013ce2 <_raise_r+0x42>
 8013cda:	2316      	movs	r3, #22
 8013cdc:	6003      	str	r3, [r0, #0]
 8013cde:	2001      	movs	r0, #1
 8013ce0:	e7e7      	b.n	8013cb2 <_raise_r+0x12>
 8013ce2:	2100      	movs	r1, #0
 8013ce4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013ce8:	4620      	mov	r0, r4
 8013cea:	4798      	blx	r3
 8013cec:	2000      	movs	r0, #0
 8013cee:	e7e0      	b.n	8013cb2 <_raise_r+0x12>

08013cf0 <raise>:
 8013cf0:	4b02      	ldr	r3, [pc, #8]	@ (8013cfc <raise+0xc>)
 8013cf2:	4601      	mov	r1, r0
 8013cf4:	6818      	ldr	r0, [r3, #0]
 8013cf6:	f7ff bfd3 	b.w	8013ca0 <_raise_r>
 8013cfa:	bf00      	nop
 8013cfc:	24000094 	.word	0x24000094

08013d00 <_sbrk_r>:
 8013d00:	b538      	push	{r3, r4, r5, lr}
 8013d02:	4d06      	ldr	r5, [pc, #24]	@ (8013d1c <_sbrk_r+0x1c>)
 8013d04:	2300      	movs	r3, #0
 8013d06:	4604      	mov	r4, r0
 8013d08:	4608      	mov	r0, r1
 8013d0a:	602b      	str	r3, [r5, #0]
 8013d0c:	f000 fe70 	bl	80149f0 <_sbrk>
 8013d10:	1c43      	adds	r3, r0, #1
 8013d12:	d102      	bne.n	8013d1a <_sbrk_r+0x1a>
 8013d14:	682b      	ldr	r3, [r5, #0]
 8013d16:	b103      	cbz	r3, 8013d1a <_sbrk_r+0x1a>
 8013d18:	6023      	str	r3, [r4, #0]
 8013d1a:	bd38      	pop	{r3, r4, r5, pc}
 8013d1c:	2401e0b8 	.word	0x2401e0b8

08013d20 <__errno>:
 8013d20:	4b01      	ldr	r3, [pc, #4]	@ (8013d28 <__errno+0x8>)
 8013d22:	6818      	ldr	r0, [r3, #0]
 8013d24:	4770      	bx	lr
 8013d26:	bf00      	nop
 8013d28:	24000094 	.word	0x24000094

08013d2c <__libc_init_array>:
 8013d2c:	b570      	push	{r4, r5, r6, lr}
 8013d2e:	4d0d      	ldr	r5, [pc, #52]	@ (8013d64 <__libc_init_array+0x38>)
 8013d30:	4c0d      	ldr	r4, [pc, #52]	@ (8013d68 <__libc_init_array+0x3c>)
 8013d32:	1b64      	subs	r4, r4, r5
 8013d34:	10a4      	asrs	r4, r4, #2
 8013d36:	2600      	movs	r6, #0
 8013d38:	42a6      	cmp	r6, r4
 8013d3a:	d109      	bne.n	8013d50 <__libc_init_array+0x24>
 8013d3c:	4d0b      	ldr	r5, [pc, #44]	@ (8013d6c <__libc_init_array+0x40>)
 8013d3e:	4c0c      	ldr	r4, [pc, #48]	@ (8013d70 <__libc_init_array+0x44>)
 8013d40:	f000 fe66 	bl	8014a10 <_init>
 8013d44:	1b64      	subs	r4, r4, r5
 8013d46:	10a4      	asrs	r4, r4, #2
 8013d48:	2600      	movs	r6, #0
 8013d4a:	42a6      	cmp	r6, r4
 8013d4c:	d105      	bne.n	8013d5a <__libc_init_array+0x2e>
 8013d4e:	bd70      	pop	{r4, r5, r6, pc}
 8013d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8013d54:	4798      	blx	r3
 8013d56:	3601      	adds	r6, #1
 8013d58:	e7ee      	b.n	8013d38 <__libc_init_array+0xc>
 8013d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8013d5e:	4798      	blx	r3
 8013d60:	3601      	adds	r6, #1
 8013d62:	e7f2      	b.n	8013d4a <__libc_init_array+0x1e>
 8013d64:	08020968 	.word	0x08020968
 8013d68:	08020968 	.word	0x08020968
 8013d6c:	08020968 	.word	0x08020968
 8013d70:	08020970 	.word	0x08020970

08013d74 <__retarget_lock_init_recursive>:
 8013d74:	4770      	bx	lr

08013d76 <__retarget_lock_acquire_recursive>:
 8013d76:	4770      	bx	lr

08013d78 <__retarget_lock_release_recursive>:
 8013d78:	4770      	bx	lr

08013d7a <memcpy>:
 8013d7a:	440a      	add	r2, r1
 8013d7c:	4291      	cmp	r1, r2
 8013d7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8013d82:	d100      	bne.n	8013d86 <memcpy+0xc>
 8013d84:	4770      	bx	lr
 8013d86:	b510      	push	{r4, lr}
 8013d88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013d8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013d90:	4291      	cmp	r1, r2
 8013d92:	d1f9      	bne.n	8013d88 <memcpy+0xe>
 8013d94:	bd10      	pop	{r4, pc}
	...

08013d98 <_free_r>:
 8013d98:	b538      	push	{r3, r4, r5, lr}
 8013d9a:	4605      	mov	r5, r0
 8013d9c:	2900      	cmp	r1, #0
 8013d9e:	d041      	beq.n	8013e24 <_free_r+0x8c>
 8013da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013da4:	1f0c      	subs	r4, r1, #4
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	bfb8      	it	lt
 8013daa:	18e4      	addlt	r4, r4, r3
 8013dac:	f7ff fd94 	bl	80138d8 <__malloc_lock>
 8013db0:	4a1d      	ldr	r2, [pc, #116]	@ (8013e28 <_free_r+0x90>)
 8013db2:	6813      	ldr	r3, [r2, #0]
 8013db4:	b933      	cbnz	r3, 8013dc4 <_free_r+0x2c>
 8013db6:	6063      	str	r3, [r4, #4]
 8013db8:	6014      	str	r4, [r2, #0]
 8013dba:	4628      	mov	r0, r5
 8013dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013dc0:	f7ff bd90 	b.w	80138e4 <__malloc_unlock>
 8013dc4:	42a3      	cmp	r3, r4
 8013dc6:	d908      	bls.n	8013dda <_free_r+0x42>
 8013dc8:	6820      	ldr	r0, [r4, #0]
 8013dca:	1821      	adds	r1, r4, r0
 8013dcc:	428b      	cmp	r3, r1
 8013dce:	bf01      	itttt	eq
 8013dd0:	6819      	ldreq	r1, [r3, #0]
 8013dd2:	685b      	ldreq	r3, [r3, #4]
 8013dd4:	1809      	addeq	r1, r1, r0
 8013dd6:	6021      	streq	r1, [r4, #0]
 8013dd8:	e7ed      	b.n	8013db6 <_free_r+0x1e>
 8013dda:	461a      	mov	r2, r3
 8013ddc:	685b      	ldr	r3, [r3, #4]
 8013dde:	b10b      	cbz	r3, 8013de4 <_free_r+0x4c>
 8013de0:	42a3      	cmp	r3, r4
 8013de2:	d9fa      	bls.n	8013dda <_free_r+0x42>
 8013de4:	6811      	ldr	r1, [r2, #0]
 8013de6:	1850      	adds	r0, r2, r1
 8013de8:	42a0      	cmp	r0, r4
 8013dea:	d10b      	bne.n	8013e04 <_free_r+0x6c>
 8013dec:	6820      	ldr	r0, [r4, #0]
 8013dee:	4401      	add	r1, r0
 8013df0:	1850      	adds	r0, r2, r1
 8013df2:	4283      	cmp	r3, r0
 8013df4:	6011      	str	r1, [r2, #0]
 8013df6:	d1e0      	bne.n	8013dba <_free_r+0x22>
 8013df8:	6818      	ldr	r0, [r3, #0]
 8013dfa:	685b      	ldr	r3, [r3, #4]
 8013dfc:	6053      	str	r3, [r2, #4]
 8013dfe:	4408      	add	r0, r1
 8013e00:	6010      	str	r0, [r2, #0]
 8013e02:	e7da      	b.n	8013dba <_free_r+0x22>
 8013e04:	d902      	bls.n	8013e0c <_free_r+0x74>
 8013e06:	230c      	movs	r3, #12
 8013e08:	602b      	str	r3, [r5, #0]
 8013e0a:	e7d6      	b.n	8013dba <_free_r+0x22>
 8013e0c:	6820      	ldr	r0, [r4, #0]
 8013e0e:	1821      	adds	r1, r4, r0
 8013e10:	428b      	cmp	r3, r1
 8013e12:	bf04      	itt	eq
 8013e14:	6819      	ldreq	r1, [r3, #0]
 8013e16:	685b      	ldreq	r3, [r3, #4]
 8013e18:	6063      	str	r3, [r4, #4]
 8013e1a:	bf04      	itt	eq
 8013e1c:	1809      	addeq	r1, r1, r0
 8013e1e:	6021      	streq	r1, [r4, #0]
 8013e20:	6054      	str	r4, [r2, #4]
 8013e22:	e7ca      	b.n	8013dba <_free_r+0x22>
 8013e24:	bd38      	pop	{r3, r4, r5, pc}
 8013e26:	bf00      	nop
 8013e28:	2401df74 	.word	0x2401df74

08013e2c <_malloc_usable_size_r>:
 8013e2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013e30:	1f18      	subs	r0, r3, #4
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	bfbc      	itt	lt
 8013e36:	580b      	ldrlt	r3, [r1, r0]
 8013e38:	18c0      	addlt	r0, r0, r3
 8013e3a:	4770      	bx	lr

08013e3c <__ssputs_r>:
 8013e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e40:	688e      	ldr	r6, [r1, #8]
 8013e42:	461f      	mov	r7, r3
 8013e44:	42be      	cmp	r6, r7
 8013e46:	680b      	ldr	r3, [r1, #0]
 8013e48:	4682      	mov	sl, r0
 8013e4a:	460c      	mov	r4, r1
 8013e4c:	4690      	mov	r8, r2
 8013e4e:	d82d      	bhi.n	8013eac <__ssputs_r+0x70>
 8013e50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013e54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013e58:	d026      	beq.n	8013ea8 <__ssputs_r+0x6c>
 8013e5a:	6965      	ldr	r5, [r4, #20]
 8013e5c:	6909      	ldr	r1, [r1, #16]
 8013e5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013e62:	eba3 0901 	sub.w	r9, r3, r1
 8013e66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013e6a:	1c7b      	adds	r3, r7, #1
 8013e6c:	444b      	add	r3, r9
 8013e6e:	106d      	asrs	r5, r5, #1
 8013e70:	429d      	cmp	r5, r3
 8013e72:	bf38      	it	cc
 8013e74:	461d      	movcc	r5, r3
 8013e76:	0553      	lsls	r3, r2, #21
 8013e78:	d527      	bpl.n	8013eca <__ssputs_r+0x8e>
 8013e7a:	4629      	mov	r1, r5
 8013e7c:	f7ff fcac 	bl	80137d8 <_malloc_r>
 8013e80:	4606      	mov	r6, r0
 8013e82:	b360      	cbz	r0, 8013ede <__ssputs_r+0xa2>
 8013e84:	6921      	ldr	r1, [r4, #16]
 8013e86:	464a      	mov	r2, r9
 8013e88:	f7ff ff77 	bl	8013d7a <memcpy>
 8013e8c:	89a3      	ldrh	r3, [r4, #12]
 8013e8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013e96:	81a3      	strh	r3, [r4, #12]
 8013e98:	6126      	str	r6, [r4, #16]
 8013e9a:	6165      	str	r5, [r4, #20]
 8013e9c:	444e      	add	r6, r9
 8013e9e:	eba5 0509 	sub.w	r5, r5, r9
 8013ea2:	6026      	str	r6, [r4, #0]
 8013ea4:	60a5      	str	r5, [r4, #8]
 8013ea6:	463e      	mov	r6, r7
 8013ea8:	42be      	cmp	r6, r7
 8013eaa:	d900      	bls.n	8013eae <__ssputs_r+0x72>
 8013eac:	463e      	mov	r6, r7
 8013eae:	6820      	ldr	r0, [r4, #0]
 8013eb0:	4632      	mov	r2, r6
 8013eb2:	4641      	mov	r1, r8
 8013eb4:	f7ff fec0 	bl	8013c38 <memmove>
 8013eb8:	68a3      	ldr	r3, [r4, #8]
 8013eba:	1b9b      	subs	r3, r3, r6
 8013ebc:	60a3      	str	r3, [r4, #8]
 8013ebe:	6823      	ldr	r3, [r4, #0]
 8013ec0:	4433      	add	r3, r6
 8013ec2:	6023      	str	r3, [r4, #0]
 8013ec4:	2000      	movs	r0, #0
 8013ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013eca:	462a      	mov	r2, r5
 8013ecc:	f7ff fd10 	bl	80138f0 <_realloc_r>
 8013ed0:	4606      	mov	r6, r0
 8013ed2:	2800      	cmp	r0, #0
 8013ed4:	d1e0      	bne.n	8013e98 <__ssputs_r+0x5c>
 8013ed6:	6921      	ldr	r1, [r4, #16]
 8013ed8:	4650      	mov	r0, sl
 8013eda:	f7ff ff5d 	bl	8013d98 <_free_r>
 8013ede:	230c      	movs	r3, #12
 8013ee0:	f8ca 3000 	str.w	r3, [sl]
 8013ee4:	89a3      	ldrh	r3, [r4, #12]
 8013ee6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013eea:	81a3      	strh	r3, [r4, #12]
 8013eec:	f04f 30ff 	mov.w	r0, #4294967295
 8013ef0:	e7e9      	b.n	8013ec6 <__ssputs_r+0x8a>
	...

08013ef4 <_svfiprintf_r>:
 8013ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ef8:	4698      	mov	r8, r3
 8013efa:	898b      	ldrh	r3, [r1, #12]
 8013efc:	061b      	lsls	r3, r3, #24
 8013efe:	b09d      	sub	sp, #116	@ 0x74
 8013f00:	4607      	mov	r7, r0
 8013f02:	460d      	mov	r5, r1
 8013f04:	4614      	mov	r4, r2
 8013f06:	d510      	bpl.n	8013f2a <_svfiprintf_r+0x36>
 8013f08:	690b      	ldr	r3, [r1, #16]
 8013f0a:	b973      	cbnz	r3, 8013f2a <_svfiprintf_r+0x36>
 8013f0c:	2140      	movs	r1, #64	@ 0x40
 8013f0e:	f7ff fc63 	bl	80137d8 <_malloc_r>
 8013f12:	6028      	str	r0, [r5, #0]
 8013f14:	6128      	str	r0, [r5, #16]
 8013f16:	b930      	cbnz	r0, 8013f26 <_svfiprintf_r+0x32>
 8013f18:	230c      	movs	r3, #12
 8013f1a:	603b      	str	r3, [r7, #0]
 8013f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8013f20:	b01d      	add	sp, #116	@ 0x74
 8013f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f26:	2340      	movs	r3, #64	@ 0x40
 8013f28:	616b      	str	r3, [r5, #20]
 8013f2a:	2300      	movs	r3, #0
 8013f2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f2e:	2320      	movs	r3, #32
 8013f30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013f34:	f8cd 800c 	str.w	r8, [sp, #12]
 8013f38:	2330      	movs	r3, #48	@ 0x30
 8013f3a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80140d8 <_svfiprintf_r+0x1e4>
 8013f3e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013f42:	f04f 0901 	mov.w	r9, #1
 8013f46:	4623      	mov	r3, r4
 8013f48:	469a      	mov	sl, r3
 8013f4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f4e:	b10a      	cbz	r2, 8013f54 <_svfiprintf_r+0x60>
 8013f50:	2a25      	cmp	r2, #37	@ 0x25
 8013f52:	d1f9      	bne.n	8013f48 <_svfiprintf_r+0x54>
 8013f54:	ebba 0b04 	subs.w	fp, sl, r4
 8013f58:	d00b      	beq.n	8013f72 <_svfiprintf_r+0x7e>
 8013f5a:	465b      	mov	r3, fp
 8013f5c:	4622      	mov	r2, r4
 8013f5e:	4629      	mov	r1, r5
 8013f60:	4638      	mov	r0, r7
 8013f62:	f7ff ff6b 	bl	8013e3c <__ssputs_r>
 8013f66:	3001      	adds	r0, #1
 8013f68:	f000 80a7 	beq.w	80140ba <_svfiprintf_r+0x1c6>
 8013f6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013f6e:	445a      	add	r2, fp
 8013f70:	9209      	str	r2, [sp, #36]	@ 0x24
 8013f72:	f89a 3000 	ldrb.w	r3, [sl]
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	f000 809f 	beq.w	80140ba <_svfiprintf_r+0x1c6>
 8013f7c:	2300      	movs	r3, #0
 8013f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8013f82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013f86:	f10a 0a01 	add.w	sl, sl, #1
 8013f8a:	9304      	str	r3, [sp, #16]
 8013f8c:	9307      	str	r3, [sp, #28]
 8013f8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013f92:	931a      	str	r3, [sp, #104]	@ 0x68
 8013f94:	4654      	mov	r4, sl
 8013f96:	2205      	movs	r2, #5
 8013f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f9c:	484e      	ldr	r0, [pc, #312]	@ (80140d8 <_svfiprintf_r+0x1e4>)
 8013f9e:	f7ec f9af 	bl	8000300 <memchr>
 8013fa2:	9a04      	ldr	r2, [sp, #16]
 8013fa4:	b9d8      	cbnz	r0, 8013fde <_svfiprintf_r+0xea>
 8013fa6:	06d0      	lsls	r0, r2, #27
 8013fa8:	bf44      	itt	mi
 8013faa:	2320      	movmi	r3, #32
 8013fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013fb0:	0711      	lsls	r1, r2, #28
 8013fb2:	bf44      	itt	mi
 8013fb4:	232b      	movmi	r3, #43	@ 0x2b
 8013fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013fba:	f89a 3000 	ldrb.w	r3, [sl]
 8013fbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8013fc0:	d015      	beq.n	8013fee <_svfiprintf_r+0xfa>
 8013fc2:	9a07      	ldr	r2, [sp, #28]
 8013fc4:	4654      	mov	r4, sl
 8013fc6:	2000      	movs	r0, #0
 8013fc8:	f04f 0c0a 	mov.w	ip, #10
 8013fcc:	4621      	mov	r1, r4
 8013fce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013fd2:	3b30      	subs	r3, #48	@ 0x30
 8013fd4:	2b09      	cmp	r3, #9
 8013fd6:	d94b      	bls.n	8014070 <_svfiprintf_r+0x17c>
 8013fd8:	b1b0      	cbz	r0, 8014008 <_svfiprintf_r+0x114>
 8013fda:	9207      	str	r2, [sp, #28]
 8013fdc:	e014      	b.n	8014008 <_svfiprintf_r+0x114>
 8013fde:	eba0 0308 	sub.w	r3, r0, r8
 8013fe2:	fa09 f303 	lsl.w	r3, r9, r3
 8013fe6:	4313      	orrs	r3, r2
 8013fe8:	9304      	str	r3, [sp, #16]
 8013fea:	46a2      	mov	sl, r4
 8013fec:	e7d2      	b.n	8013f94 <_svfiprintf_r+0xa0>
 8013fee:	9b03      	ldr	r3, [sp, #12]
 8013ff0:	1d19      	adds	r1, r3, #4
 8013ff2:	681b      	ldr	r3, [r3, #0]
 8013ff4:	9103      	str	r1, [sp, #12]
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	bfbb      	ittet	lt
 8013ffa:	425b      	neglt	r3, r3
 8013ffc:	f042 0202 	orrlt.w	r2, r2, #2
 8014000:	9307      	strge	r3, [sp, #28]
 8014002:	9307      	strlt	r3, [sp, #28]
 8014004:	bfb8      	it	lt
 8014006:	9204      	strlt	r2, [sp, #16]
 8014008:	7823      	ldrb	r3, [r4, #0]
 801400a:	2b2e      	cmp	r3, #46	@ 0x2e
 801400c:	d10a      	bne.n	8014024 <_svfiprintf_r+0x130>
 801400e:	7863      	ldrb	r3, [r4, #1]
 8014010:	2b2a      	cmp	r3, #42	@ 0x2a
 8014012:	d132      	bne.n	801407a <_svfiprintf_r+0x186>
 8014014:	9b03      	ldr	r3, [sp, #12]
 8014016:	1d1a      	adds	r2, r3, #4
 8014018:	681b      	ldr	r3, [r3, #0]
 801401a:	9203      	str	r2, [sp, #12]
 801401c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014020:	3402      	adds	r4, #2
 8014022:	9305      	str	r3, [sp, #20]
 8014024:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80140e8 <_svfiprintf_r+0x1f4>
 8014028:	7821      	ldrb	r1, [r4, #0]
 801402a:	2203      	movs	r2, #3
 801402c:	4650      	mov	r0, sl
 801402e:	f7ec f967 	bl	8000300 <memchr>
 8014032:	b138      	cbz	r0, 8014044 <_svfiprintf_r+0x150>
 8014034:	9b04      	ldr	r3, [sp, #16]
 8014036:	eba0 000a 	sub.w	r0, r0, sl
 801403a:	2240      	movs	r2, #64	@ 0x40
 801403c:	4082      	lsls	r2, r0
 801403e:	4313      	orrs	r3, r2
 8014040:	3401      	adds	r4, #1
 8014042:	9304      	str	r3, [sp, #16]
 8014044:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014048:	4824      	ldr	r0, [pc, #144]	@ (80140dc <_svfiprintf_r+0x1e8>)
 801404a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801404e:	2206      	movs	r2, #6
 8014050:	f7ec f956 	bl	8000300 <memchr>
 8014054:	2800      	cmp	r0, #0
 8014056:	d036      	beq.n	80140c6 <_svfiprintf_r+0x1d2>
 8014058:	4b21      	ldr	r3, [pc, #132]	@ (80140e0 <_svfiprintf_r+0x1ec>)
 801405a:	bb1b      	cbnz	r3, 80140a4 <_svfiprintf_r+0x1b0>
 801405c:	9b03      	ldr	r3, [sp, #12]
 801405e:	3307      	adds	r3, #7
 8014060:	f023 0307 	bic.w	r3, r3, #7
 8014064:	3308      	adds	r3, #8
 8014066:	9303      	str	r3, [sp, #12]
 8014068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801406a:	4433      	add	r3, r6
 801406c:	9309      	str	r3, [sp, #36]	@ 0x24
 801406e:	e76a      	b.n	8013f46 <_svfiprintf_r+0x52>
 8014070:	fb0c 3202 	mla	r2, ip, r2, r3
 8014074:	460c      	mov	r4, r1
 8014076:	2001      	movs	r0, #1
 8014078:	e7a8      	b.n	8013fcc <_svfiprintf_r+0xd8>
 801407a:	2300      	movs	r3, #0
 801407c:	3401      	adds	r4, #1
 801407e:	9305      	str	r3, [sp, #20]
 8014080:	4619      	mov	r1, r3
 8014082:	f04f 0c0a 	mov.w	ip, #10
 8014086:	4620      	mov	r0, r4
 8014088:	f810 2b01 	ldrb.w	r2, [r0], #1
 801408c:	3a30      	subs	r2, #48	@ 0x30
 801408e:	2a09      	cmp	r2, #9
 8014090:	d903      	bls.n	801409a <_svfiprintf_r+0x1a6>
 8014092:	2b00      	cmp	r3, #0
 8014094:	d0c6      	beq.n	8014024 <_svfiprintf_r+0x130>
 8014096:	9105      	str	r1, [sp, #20]
 8014098:	e7c4      	b.n	8014024 <_svfiprintf_r+0x130>
 801409a:	fb0c 2101 	mla	r1, ip, r1, r2
 801409e:	4604      	mov	r4, r0
 80140a0:	2301      	movs	r3, #1
 80140a2:	e7f0      	b.n	8014086 <_svfiprintf_r+0x192>
 80140a4:	ab03      	add	r3, sp, #12
 80140a6:	9300      	str	r3, [sp, #0]
 80140a8:	462a      	mov	r2, r5
 80140aa:	4b0e      	ldr	r3, [pc, #56]	@ (80140e4 <_svfiprintf_r+0x1f0>)
 80140ac:	a904      	add	r1, sp, #16
 80140ae:	4638      	mov	r0, r7
 80140b0:	f3af 8000 	nop.w
 80140b4:	1c42      	adds	r2, r0, #1
 80140b6:	4606      	mov	r6, r0
 80140b8:	d1d6      	bne.n	8014068 <_svfiprintf_r+0x174>
 80140ba:	89ab      	ldrh	r3, [r5, #12]
 80140bc:	065b      	lsls	r3, r3, #25
 80140be:	f53f af2d 	bmi.w	8013f1c <_svfiprintf_r+0x28>
 80140c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80140c4:	e72c      	b.n	8013f20 <_svfiprintf_r+0x2c>
 80140c6:	ab03      	add	r3, sp, #12
 80140c8:	9300      	str	r3, [sp, #0]
 80140ca:	462a      	mov	r2, r5
 80140cc:	4b05      	ldr	r3, [pc, #20]	@ (80140e4 <_svfiprintf_r+0x1f0>)
 80140ce:	a904      	add	r1, sp, #16
 80140d0:	4638      	mov	r0, r7
 80140d2:	f000 f9bb 	bl	801444c <_printf_i>
 80140d6:	e7ed      	b.n	80140b4 <_svfiprintf_r+0x1c0>
 80140d8:	0802092c 	.word	0x0802092c
 80140dc:	08020936 	.word	0x08020936
 80140e0:	00000000 	.word	0x00000000
 80140e4:	08013e3d 	.word	0x08013e3d
 80140e8:	08020932 	.word	0x08020932

080140ec <__sfputc_r>:
 80140ec:	6893      	ldr	r3, [r2, #8]
 80140ee:	3b01      	subs	r3, #1
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	b410      	push	{r4}
 80140f4:	6093      	str	r3, [r2, #8]
 80140f6:	da08      	bge.n	801410a <__sfputc_r+0x1e>
 80140f8:	6994      	ldr	r4, [r2, #24]
 80140fa:	42a3      	cmp	r3, r4
 80140fc:	db01      	blt.n	8014102 <__sfputc_r+0x16>
 80140fe:	290a      	cmp	r1, #10
 8014100:	d103      	bne.n	801410a <__sfputc_r+0x1e>
 8014102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014106:	f000 bb6b 	b.w	80147e0 <__swbuf_r>
 801410a:	6813      	ldr	r3, [r2, #0]
 801410c:	1c58      	adds	r0, r3, #1
 801410e:	6010      	str	r0, [r2, #0]
 8014110:	7019      	strb	r1, [r3, #0]
 8014112:	4608      	mov	r0, r1
 8014114:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014118:	4770      	bx	lr

0801411a <__sfputs_r>:
 801411a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801411c:	4606      	mov	r6, r0
 801411e:	460f      	mov	r7, r1
 8014120:	4614      	mov	r4, r2
 8014122:	18d5      	adds	r5, r2, r3
 8014124:	42ac      	cmp	r4, r5
 8014126:	d101      	bne.n	801412c <__sfputs_r+0x12>
 8014128:	2000      	movs	r0, #0
 801412a:	e007      	b.n	801413c <__sfputs_r+0x22>
 801412c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014130:	463a      	mov	r2, r7
 8014132:	4630      	mov	r0, r6
 8014134:	f7ff ffda 	bl	80140ec <__sfputc_r>
 8014138:	1c43      	adds	r3, r0, #1
 801413a:	d1f3      	bne.n	8014124 <__sfputs_r+0xa>
 801413c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014140 <_vfiprintf_r>:
 8014140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014144:	460d      	mov	r5, r1
 8014146:	b09d      	sub	sp, #116	@ 0x74
 8014148:	4614      	mov	r4, r2
 801414a:	4698      	mov	r8, r3
 801414c:	4606      	mov	r6, r0
 801414e:	b118      	cbz	r0, 8014158 <_vfiprintf_r+0x18>
 8014150:	6a03      	ldr	r3, [r0, #32]
 8014152:	b90b      	cbnz	r3, 8014158 <_vfiprintf_r+0x18>
 8014154:	f7ff fc86 	bl	8013a64 <__sinit>
 8014158:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801415a:	07d9      	lsls	r1, r3, #31
 801415c:	d405      	bmi.n	801416a <_vfiprintf_r+0x2a>
 801415e:	89ab      	ldrh	r3, [r5, #12]
 8014160:	059a      	lsls	r2, r3, #22
 8014162:	d402      	bmi.n	801416a <_vfiprintf_r+0x2a>
 8014164:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014166:	f7ff fe06 	bl	8013d76 <__retarget_lock_acquire_recursive>
 801416a:	89ab      	ldrh	r3, [r5, #12]
 801416c:	071b      	lsls	r3, r3, #28
 801416e:	d501      	bpl.n	8014174 <_vfiprintf_r+0x34>
 8014170:	692b      	ldr	r3, [r5, #16]
 8014172:	b99b      	cbnz	r3, 801419c <_vfiprintf_r+0x5c>
 8014174:	4629      	mov	r1, r5
 8014176:	4630      	mov	r0, r6
 8014178:	f000 fb70 	bl	801485c <__swsetup_r>
 801417c:	b170      	cbz	r0, 801419c <_vfiprintf_r+0x5c>
 801417e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014180:	07dc      	lsls	r4, r3, #31
 8014182:	d504      	bpl.n	801418e <_vfiprintf_r+0x4e>
 8014184:	f04f 30ff 	mov.w	r0, #4294967295
 8014188:	b01d      	add	sp, #116	@ 0x74
 801418a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801418e:	89ab      	ldrh	r3, [r5, #12]
 8014190:	0598      	lsls	r0, r3, #22
 8014192:	d4f7      	bmi.n	8014184 <_vfiprintf_r+0x44>
 8014194:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014196:	f7ff fdef 	bl	8013d78 <__retarget_lock_release_recursive>
 801419a:	e7f3      	b.n	8014184 <_vfiprintf_r+0x44>
 801419c:	2300      	movs	r3, #0
 801419e:	9309      	str	r3, [sp, #36]	@ 0x24
 80141a0:	2320      	movs	r3, #32
 80141a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80141a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80141aa:	2330      	movs	r3, #48	@ 0x30
 80141ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801435c <_vfiprintf_r+0x21c>
 80141b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80141b4:	f04f 0901 	mov.w	r9, #1
 80141b8:	4623      	mov	r3, r4
 80141ba:	469a      	mov	sl, r3
 80141bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80141c0:	b10a      	cbz	r2, 80141c6 <_vfiprintf_r+0x86>
 80141c2:	2a25      	cmp	r2, #37	@ 0x25
 80141c4:	d1f9      	bne.n	80141ba <_vfiprintf_r+0x7a>
 80141c6:	ebba 0b04 	subs.w	fp, sl, r4
 80141ca:	d00b      	beq.n	80141e4 <_vfiprintf_r+0xa4>
 80141cc:	465b      	mov	r3, fp
 80141ce:	4622      	mov	r2, r4
 80141d0:	4629      	mov	r1, r5
 80141d2:	4630      	mov	r0, r6
 80141d4:	f7ff ffa1 	bl	801411a <__sfputs_r>
 80141d8:	3001      	adds	r0, #1
 80141da:	f000 80a7 	beq.w	801432c <_vfiprintf_r+0x1ec>
 80141de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80141e0:	445a      	add	r2, fp
 80141e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80141e4:	f89a 3000 	ldrb.w	r3, [sl]
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	f000 809f 	beq.w	801432c <_vfiprintf_r+0x1ec>
 80141ee:	2300      	movs	r3, #0
 80141f0:	f04f 32ff 	mov.w	r2, #4294967295
 80141f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80141f8:	f10a 0a01 	add.w	sl, sl, #1
 80141fc:	9304      	str	r3, [sp, #16]
 80141fe:	9307      	str	r3, [sp, #28]
 8014200:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014204:	931a      	str	r3, [sp, #104]	@ 0x68
 8014206:	4654      	mov	r4, sl
 8014208:	2205      	movs	r2, #5
 801420a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801420e:	4853      	ldr	r0, [pc, #332]	@ (801435c <_vfiprintf_r+0x21c>)
 8014210:	f7ec f876 	bl	8000300 <memchr>
 8014214:	9a04      	ldr	r2, [sp, #16]
 8014216:	b9d8      	cbnz	r0, 8014250 <_vfiprintf_r+0x110>
 8014218:	06d1      	lsls	r1, r2, #27
 801421a:	bf44      	itt	mi
 801421c:	2320      	movmi	r3, #32
 801421e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014222:	0713      	lsls	r3, r2, #28
 8014224:	bf44      	itt	mi
 8014226:	232b      	movmi	r3, #43	@ 0x2b
 8014228:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801422c:	f89a 3000 	ldrb.w	r3, [sl]
 8014230:	2b2a      	cmp	r3, #42	@ 0x2a
 8014232:	d015      	beq.n	8014260 <_vfiprintf_r+0x120>
 8014234:	9a07      	ldr	r2, [sp, #28]
 8014236:	4654      	mov	r4, sl
 8014238:	2000      	movs	r0, #0
 801423a:	f04f 0c0a 	mov.w	ip, #10
 801423e:	4621      	mov	r1, r4
 8014240:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014244:	3b30      	subs	r3, #48	@ 0x30
 8014246:	2b09      	cmp	r3, #9
 8014248:	d94b      	bls.n	80142e2 <_vfiprintf_r+0x1a2>
 801424a:	b1b0      	cbz	r0, 801427a <_vfiprintf_r+0x13a>
 801424c:	9207      	str	r2, [sp, #28]
 801424e:	e014      	b.n	801427a <_vfiprintf_r+0x13a>
 8014250:	eba0 0308 	sub.w	r3, r0, r8
 8014254:	fa09 f303 	lsl.w	r3, r9, r3
 8014258:	4313      	orrs	r3, r2
 801425a:	9304      	str	r3, [sp, #16]
 801425c:	46a2      	mov	sl, r4
 801425e:	e7d2      	b.n	8014206 <_vfiprintf_r+0xc6>
 8014260:	9b03      	ldr	r3, [sp, #12]
 8014262:	1d19      	adds	r1, r3, #4
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	9103      	str	r1, [sp, #12]
 8014268:	2b00      	cmp	r3, #0
 801426a:	bfbb      	ittet	lt
 801426c:	425b      	neglt	r3, r3
 801426e:	f042 0202 	orrlt.w	r2, r2, #2
 8014272:	9307      	strge	r3, [sp, #28]
 8014274:	9307      	strlt	r3, [sp, #28]
 8014276:	bfb8      	it	lt
 8014278:	9204      	strlt	r2, [sp, #16]
 801427a:	7823      	ldrb	r3, [r4, #0]
 801427c:	2b2e      	cmp	r3, #46	@ 0x2e
 801427e:	d10a      	bne.n	8014296 <_vfiprintf_r+0x156>
 8014280:	7863      	ldrb	r3, [r4, #1]
 8014282:	2b2a      	cmp	r3, #42	@ 0x2a
 8014284:	d132      	bne.n	80142ec <_vfiprintf_r+0x1ac>
 8014286:	9b03      	ldr	r3, [sp, #12]
 8014288:	1d1a      	adds	r2, r3, #4
 801428a:	681b      	ldr	r3, [r3, #0]
 801428c:	9203      	str	r2, [sp, #12]
 801428e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014292:	3402      	adds	r4, #2
 8014294:	9305      	str	r3, [sp, #20]
 8014296:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801436c <_vfiprintf_r+0x22c>
 801429a:	7821      	ldrb	r1, [r4, #0]
 801429c:	2203      	movs	r2, #3
 801429e:	4650      	mov	r0, sl
 80142a0:	f7ec f82e 	bl	8000300 <memchr>
 80142a4:	b138      	cbz	r0, 80142b6 <_vfiprintf_r+0x176>
 80142a6:	9b04      	ldr	r3, [sp, #16]
 80142a8:	eba0 000a 	sub.w	r0, r0, sl
 80142ac:	2240      	movs	r2, #64	@ 0x40
 80142ae:	4082      	lsls	r2, r0
 80142b0:	4313      	orrs	r3, r2
 80142b2:	3401      	adds	r4, #1
 80142b4:	9304      	str	r3, [sp, #16]
 80142b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80142ba:	4829      	ldr	r0, [pc, #164]	@ (8014360 <_vfiprintf_r+0x220>)
 80142bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80142c0:	2206      	movs	r2, #6
 80142c2:	f7ec f81d 	bl	8000300 <memchr>
 80142c6:	2800      	cmp	r0, #0
 80142c8:	d03f      	beq.n	801434a <_vfiprintf_r+0x20a>
 80142ca:	4b26      	ldr	r3, [pc, #152]	@ (8014364 <_vfiprintf_r+0x224>)
 80142cc:	bb1b      	cbnz	r3, 8014316 <_vfiprintf_r+0x1d6>
 80142ce:	9b03      	ldr	r3, [sp, #12]
 80142d0:	3307      	adds	r3, #7
 80142d2:	f023 0307 	bic.w	r3, r3, #7
 80142d6:	3308      	adds	r3, #8
 80142d8:	9303      	str	r3, [sp, #12]
 80142da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142dc:	443b      	add	r3, r7
 80142de:	9309      	str	r3, [sp, #36]	@ 0x24
 80142e0:	e76a      	b.n	80141b8 <_vfiprintf_r+0x78>
 80142e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80142e6:	460c      	mov	r4, r1
 80142e8:	2001      	movs	r0, #1
 80142ea:	e7a8      	b.n	801423e <_vfiprintf_r+0xfe>
 80142ec:	2300      	movs	r3, #0
 80142ee:	3401      	adds	r4, #1
 80142f0:	9305      	str	r3, [sp, #20]
 80142f2:	4619      	mov	r1, r3
 80142f4:	f04f 0c0a 	mov.w	ip, #10
 80142f8:	4620      	mov	r0, r4
 80142fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80142fe:	3a30      	subs	r2, #48	@ 0x30
 8014300:	2a09      	cmp	r2, #9
 8014302:	d903      	bls.n	801430c <_vfiprintf_r+0x1cc>
 8014304:	2b00      	cmp	r3, #0
 8014306:	d0c6      	beq.n	8014296 <_vfiprintf_r+0x156>
 8014308:	9105      	str	r1, [sp, #20]
 801430a:	e7c4      	b.n	8014296 <_vfiprintf_r+0x156>
 801430c:	fb0c 2101 	mla	r1, ip, r1, r2
 8014310:	4604      	mov	r4, r0
 8014312:	2301      	movs	r3, #1
 8014314:	e7f0      	b.n	80142f8 <_vfiprintf_r+0x1b8>
 8014316:	ab03      	add	r3, sp, #12
 8014318:	9300      	str	r3, [sp, #0]
 801431a:	462a      	mov	r2, r5
 801431c:	4b12      	ldr	r3, [pc, #72]	@ (8014368 <_vfiprintf_r+0x228>)
 801431e:	a904      	add	r1, sp, #16
 8014320:	4630      	mov	r0, r6
 8014322:	f3af 8000 	nop.w
 8014326:	4607      	mov	r7, r0
 8014328:	1c78      	adds	r0, r7, #1
 801432a:	d1d6      	bne.n	80142da <_vfiprintf_r+0x19a>
 801432c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801432e:	07d9      	lsls	r1, r3, #31
 8014330:	d405      	bmi.n	801433e <_vfiprintf_r+0x1fe>
 8014332:	89ab      	ldrh	r3, [r5, #12]
 8014334:	059a      	lsls	r2, r3, #22
 8014336:	d402      	bmi.n	801433e <_vfiprintf_r+0x1fe>
 8014338:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801433a:	f7ff fd1d 	bl	8013d78 <__retarget_lock_release_recursive>
 801433e:	89ab      	ldrh	r3, [r5, #12]
 8014340:	065b      	lsls	r3, r3, #25
 8014342:	f53f af1f 	bmi.w	8014184 <_vfiprintf_r+0x44>
 8014346:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014348:	e71e      	b.n	8014188 <_vfiprintf_r+0x48>
 801434a:	ab03      	add	r3, sp, #12
 801434c:	9300      	str	r3, [sp, #0]
 801434e:	462a      	mov	r2, r5
 8014350:	4b05      	ldr	r3, [pc, #20]	@ (8014368 <_vfiprintf_r+0x228>)
 8014352:	a904      	add	r1, sp, #16
 8014354:	4630      	mov	r0, r6
 8014356:	f000 f879 	bl	801444c <_printf_i>
 801435a:	e7e4      	b.n	8014326 <_vfiprintf_r+0x1e6>
 801435c:	0802092c 	.word	0x0802092c
 8014360:	08020936 	.word	0x08020936
 8014364:	00000000 	.word	0x00000000
 8014368:	0801411b 	.word	0x0801411b
 801436c:	08020932 	.word	0x08020932

08014370 <_printf_common>:
 8014370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014374:	4616      	mov	r6, r2
 8014376:	4698      	mov	r8, r3
 8014378:	688a      	ldr	r2, [r1, #8]
 801437a:	690b      	ldr	r3, [r1, #16]
 801437c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014380:	4293      	cmp	r3, r2
 8014382:	bfb8      	it	lt
 8014384:	4613      	movlt	r3, r2
 8014386:	6033      	str	r3, [r6, #0]
 8014388:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801438c:	4607      	mov	r7, r0
 801438e:	460c      	mov	r4, r1
 8014390:	b10a      	cbz	r2, 8014396 <_printf_common+0x26>
 8014392:	3301      	adds	r3, #1
 8014394:	6033      	str	r3, [r6, #0]
 8014396:	6823      	ldr	r3, [r4, #0]
 8014398:	0699      	lsls	r1, r3, #26
 801439a:	bf42      	ittt	mi
 801439c:	6833      	ldrmi	r3, [r6, #0]
 801439e:	3302      	addmi	r3, #2
 80143a0:	6033      	strmi	r3, [r6, #0]
 80143a2:	6825      	ldr	r5, [r4, #0]
 80143a4:	f015 0506 	ands.w	r5, r5, #6
 80143a8:	d106      	bne.n	80143b8 <_printf_common+0x48>
 80143aa:	f104 0a19 	add.w	sl, r4, #25
 80143ae:	68e3      	ldr	r3, [r4, #12]
 80143b0:	6832      	ldr	r2, [r6, #0]
 80143b2:	1a9b      	subs	r3, r3, r2
 80143b4:	42ab      	cmp	r3, r5
 80143b6:	dc26      	bgt.n	8014406 <_printf_common+0x96>
 80143b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80143bc:	6822      	ldr	r2, [r4, #0]
 80143be:	3b00      	subs	r3, #0
 80143c0:	bf18      	it	ne
 80143c2:	2301      	movne	r3, #1
 80143c4:	0692      	lsls	r2, r2, #26
 80143c6:	d42b      	bmi.n	8014420 <_printf_common+0xb0>
 80143c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80143cc:	4641      	mov	r1, r8
 80143ce:	4638      	mov	r0, r7
 80143d0:	47c8      	blx	r9
 80143d2:	3001      	adds	r0, #1
 80143d4:	d01e      	beq.n	8014414 <_printf_common+0xa4>
 80143d6:	6823      	ldr	r3, [r4, #0]
 80143d8:	6922      	ldr	r2, [r4, #16]
 80143da:	f003 0306 	and.w	r3, r3, #6
 80143de:	2b04      	cmp	r3, #4
 80143e0:	bf02      	ittt	eq
 80143e2:	68e5      	ldreq	r5, [r4, #12]
 80143e4:	6833      	ldreq	r3, [r6, #0]
 80143e6:	1aed      	subeq	r5, r5, r3
 80143e8:	68a3      	ldr	r3, [r4, #8]
 80143ea:	bf0c      	ite	eq
 80143ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80143f0:	2500      	movne	r5, #0
 80143f2:	4293      	cmp	r3, r2
 80143f4:	bfc4      	itt	gt
 80143f6:	1a9b      	subgt	r3, r3, r2
 80143f8:	18ed      	addgt	r5, r5, r3
 80143fa:	2600      	movs	r6, #0
 80143fc:	341a      	adds	r4, #26
 80143fe:	42b5      	cmp	r5, r6
 8014400:	d11a      	bne.n	8014438 <_printf_common+0xc8>
 8014402:	2000      	movs	r0, #0
 8014404:	e008      	b.n	8014418 <_printf_common+0xa8>
 8014406:	2301      	movs	r3, #1
 8014408:	4652      	mov	r2, sl
 801440a:	4641      	mov	r1, r8
 801440c:	4638      	mov	r0, r7
 801440e:	47c8      	blx	r9
 8014410:	3001      	adds	r0, #1
 8014412:	d103      	bne.n	801441c <_printf_common+0xac>
 8014414:	f04f 30ff 	mov.w	r0, #4294967295
 8014418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801441c:	3501      	adds	r5, #1
 801441e:	e7c6      	b.n	80143ae <_printf_common+0x3e>
 8014420:	18e1      	adds	r1, r4, r3
 8014422:	1c5a      	adds	r2, r3, #1
 8014424:	2030      	movs	r0, #48	@ 0x30
 8014426:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801442a:	4422      	add	r2, r4
 801442c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014430:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014434:	3302      	adds	r3, #2
 8014436:	e7c7      	b.n	80143c8 <_printf_common+0x58>
 8014438:	2301      	movs	r3, #1
 801443a:	4622      	mov	r2, r4
 801443c:	4641      	mov	r1, r8
 801443e:	4638      	mov	r0, r7
 8014440:	47c8      	blx	r9
 8014442:	3001      	adds	r0, #1
 8014444:	d0e6      	beq.n	8014414 <_printf_common+0xa4>
 8014446:	3601      	adds	r6, #1
 8014448:	e7d9      	b.n	80143fe <_printf_common+0x8e>
	...

0801444c <_printf_i>:
 801444c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014450:	7e0f      	ldrb	r7, [r1, #24]
 8014452:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014454:	2f78      	cmp	r7, #120	@ 0x78
 8014456:	4691      	mov	r9, r2
 8014458:	4680      	mov	r8, r0
 801445a:	460c      	mov	r4, r1
 801445c:	469a      	mov	sl, r3
 801445e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8014462:	d807      	bhi.n	8014474 <_printf_i+0x28>
 8014464:	2f62      	cmp	r7, #98	@ 0x62
 8014466:	d80a      	bhi.n	801447e <_printf_i+0x32>
 8014468:	2f00      	cmp	r7, #0
 801446a:	f000 80d1 	beq.w	8014610 <_printf_i+0x1c4>
 801446e:	2f58      	cmp	r7, #88	@ 0x58
 8014470:	f000 80b8 	beq.w	80145e4 <_printf_i+0x198>
 8014474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014478:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801447c:	e03a      	b.n	80144f4 <_printf_i+0xa8>
 801447e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8014482:	2b15      	cmp	r3, #21
 8014484:	d8f6      	bhi.n	8014474 <_printf_i+0x28>
 8014486:	a101      	add	r1, pc, #4	@ (adr r1, 801448c <_printf_i+0x40>)
 8014488:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801448c:	080144e5 	.word	0x080144e5
 8014490:	080144f9 	.word	0x080144f9
 8014494:	08014475 	.word	0x08014475
 8014498:	08014475 	.word	0x08014475
 801449c:	08014475 	.word	0x08014475
 80144a0:	08014475 	.word	0x08014475
 80144a4:	080144f9 	.word	0x080144f9
 80144a8:	08014475 	.word	0x08014475
 80144ac:	08014475 	.word	0x08014475
 80144b0:	08014475 	.word	0x08014475
 80144b4:	08014475 	.word	0x08014475
 80144b8:	080145f7 	.word	0x080145f7
 80144bc:	08014523 	.word	0x08014523
 80144c0:	080145b1 	.word	0x080145b1
 80144c4:	08014475 	.word	0x08014475
 80144c8:	08014475 	.word	0x08014475
 80144cc:	08014619 	.word	0x08014619
 80144d0:	08014475 	.word	0x08014475
 80144d4:	08014523 	.word	0x08014523
 80144d8:	08014475 	.word	0x08014475
 80144dc:	08014475 	.word	0x08014475
 80144e0:	080145b9 	.word	0x080145b9
 80144e4:	6833      	ldr	r3, [r6, #0]
 80144e6:	1d1a      	adds	r2, r3, #4
 80144e8:	681b      	ldr	r3, [r3, #0]
 80144ea:	6032      	str	r2, [r6, #0]
 80144ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80144f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80144f4:	2301      	movs	r3, #1
 80144f6:	e09c      	b.n	8014632 <_printf_i+0x1e6>
 80144f8:	6833      	ldr	r3, [r6, #0]
 80144fa:	6820      	ldr	r0, [r4, #0]
 80144fc:	1d19      	adds	r1, r3, #4
 80144fe:	6031      	str	r1, [r6, #0]
 8014500:	0606      	lsls	r6, r0, #24
 8014502:	d501      	bpl.n	8014508 <_printf_i+0xbc>
 8014504:	681d      	ldr	r5, [r3, #0]
 8014506:	e003      	b.n	8014510 <_printf_i+0xc4>
 8014508:	0645      	lsls	r5, r0, #25
 801450a:	d5fb      	bpl.n	8014504 <_printf_i+0xb8>
 801450c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014510:	2d00      	cmp	r5, #0
 8014512:	da03      	bge.n	801451c <_printf_i+0xd0>
 8014514:	232d      	movs	r3, #45	@ 0x2d
 8014516:	426d      	negs	r5, r5
 8014518:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801451c:	4858      	ldr	r0, [pc, #352]	@ (8014680 <_printf_i+0x234>)
 801451e:	230a      	movs	r3, #10
 8014520:	e011      	b.n	8014546 <_printf_i+0xfa>
 8014522:	6821      	ldr	r1, [r4, #0]
 8014524:	6833      	ldr	r3, [r6, #0]
 8014526:	0608      	lsls	r0, r1, #24
 8014528:	f853 5b04 	ldr.w	r5, [r3], #4
 801452c:	d402      	bmi.n	8014534 <_printf_i+0xe8>
 801452e:	0649      	lsls	r1, r1, #25
 8014530:	bf48      	it	mi
 8014532:	b2ad      	uxthmi	r5, r5
 8014534:	2f6f      	cmp	r7, #111	@ 0x6f
 8014536:	4852      	ldr	r0, [pc, #328]	@ (8014680 <_printf_i+0x234>)
 8014538:	6033      	str	r3, [r6, #0]
 801453a:	bf14      	ite	ne
 801453c:	230a      	movne	r3, #10
 801453e:	2308      	moveq	r3, #8
 8014540:	2100      	movs	r1, #0
 8014542:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014546:	6866      	ldr	r6, [r4, #4]
 8014548:	60a6      	str	r6, [r4, #8]
 801454a:	2e00      	cmp	r6, #0
 801454c:	db05      	blt.n	801455a <_printf_i+0x10e>
 801454e:	6821      	ldr	r1, [r4, #0]
 8014550:	432e      	orrs	r6, r5
 8014552:	f021 0104 	bic.w	r1, r1, #4
 8014556:	6021      	str	r1, [r4, #0]
 8014558:	d04b      	beq.n	80145f2 <_printf_i+0x1a6>
 801455a:	4616      	mov	r6, r2
 801455c:	fbb5 f1f3 	udiv	r1, r5, r3
 8014560:	fb03 5711 	mls	r7, r3, r1, r5
 8014564:	5dc7      	ldrb	r7, [r0, r7]
 8014566:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801456a:	462f      	mov	r7, r5
 801456c:	42bb      	cmp	r3, r7
 801456e:	460d      	mov	r5, r1
 8014570:	d9f4      	bls.n	801455c <_printf_i+0x110>
 8014572:	2b08      	cmp	r3, #8
 8014574:	d10b      	bne.n	801458e <_printf_i+0x142>
 8014576:	6823      	ldr	r3, [r4, #0]
 8014578:	07df      	lsls	r7, r3, #31
 801457a:	d508      	bpl.n	801458e <_printf_i+0x142>
 801457c:	6923      	ldr	r3, [r4, #16]
 801457e:	6861      	ldr	r1, [r4, #4]
 8014580:	4299      	cmp	r1, r3
 8014582:	bfde      	ittt	le
 8014584:	2330      	movle	r3, #48	@ 0x30
 8014586:	f806 3c01 	strble.w	r3, [r6, #-1]
 801458a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801458e:	1b92      	subs	r2, r2, r6
 8014590:	6122      	str	r2, [r4, #16]
 8014592:	f8cd a000 	str.w	sl, [sp]
 8014596:	464b      	mov	r3, r9
 8014598:	aa03      	add	r2, sp, #12
 801459a:	4621      	mov	r1, r4
 801459c:	4640      	mov	r0, r8
 801459e:	f7ff fee7 	bl	8014370 <_printf_common>
 80145a2:	3001      	adds	r0, #1
 80145a4:	d14a      	bne.n	801463c <_printf_i+0x1f0>
 80145a6:	f04f 30ff 	mov.w	r0, #4294967295
 80145aa:	b004      	add	sp, #16
 80145ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145b0:	6823      	ldr	r3, [r4, #0]
 80145b2:	f043 0320 	orr.w	r3, r3, #32
 80145b6:	6023      	str	r3, [r4, #0]
 80145b8:	4832      	ldr	r0, [pc, #200]	@ (8014684 <_printf_i+0x238>)
 80145ba:	2778      	movs	r7, #120	@ 0x78
 80145bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80145c0:	6823      	ldr	r3, [r4, #0]
 80145c2:	6831      	ldr	r1, [r6, #0]
 80145c4:	061f      	lsls	r7, r3, #24
 80145c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80145ca:	d402      	bmi.n	80145d2 <_printf_i+0x186>
 80145cc:	065f      	lsls	r7, r3, #25
 80145ce:	bf48      	it	mi
 80145d0:	b2ad      	uxthmi	r5, r5
 80145d2:	6031      	str	r1, [r6, #0]
 80145d4:	07d9      	lsls	r1, r3, #31
 80145d6:	bf44      	itt	mi
 80145d8:	f043 0320 	orrmi.w	r3, r3, #32
 80145dc:	6023      	strmi	r3, [r4, #0]
 80145de:	b11d      	cbz	r5, 80145e8 <_printf_i+0x19c>
 80145e0:	2310      	movs	r3, #16
 80145e2:	e7ad      	b.n	8014540 <_printf_i+0xf4>
 80145e4:	4826      	ldr	r0, [pc, #152]	@ (8014680 <_printf_i+0x234>)
 80145e6:	e7e9      	b.n	80145bc <_printf_i+0x170>
 80145e8:	6823      	ldr	r3, [r4, #0]
 80145ea:	f023 0320 	bic.w	r3, r3, #32
 80145ee:	6023      	str	r3, [r4, #0]
 80145f0:	e7f6      	b.n	80145e0 <_printf_i+0x194>
 80145f2:	4616      	mov	r6, r2
 80145f4:	e7bd      	b.n	8014572 <_printf_i+0x126>
 80145f6:	6833      	ldr	r3, [r6, #0]
 80145f8:	6825      	ldr	r5, [r4, #0]
 80145fa:	6961      	ldr	r1, [r4, #20]
 80145fc:	1d18      	adds	r0, r3, #4
 80145fe:	6030      	str	r0, [r6, #0]
 8014600:	062e      	lsls	r6, r5, #24
 8014602:	681b      	ldr	r3, [r3, #0]
 8014604:	d501      	bpl.n	801460a <_printf_i+0x1be>
 8014606:	6019      	str	r1, [r3, #0]
 8014608:	e002      	b.n	8014610 <_printf_i+0x1c4>
 801460a:	0668      	lsls	r0, r5, #25
 801460c:	d5fb      	bpl.n	8014606 <_printf_i+0x1ba>
 801460e:	8019      	strh	r1, [r3, #0]
 8014610:	2300      	movs	r3, #0
 8014612:	6123      	str	r3, [r4, #16]
 8014614:	4616      	mov	r6, r2
 8014616:	e7bc      	b.n	8014592 <_printf_i+0x146>
 8014618:	6833      	ldr	r3, [r6, #0]
 801461a:	1d1a      	adds	r2, r3, #4
 801461c:	6032      	str	r2, [r6, #0]
 801461e:	681e      	ldr	r6, [r3, #0]
 8014620:	6862      	ldr	r2, [r4, #4]
 8014622:	2100      	movs	r1, #0
 8014624:	4630      	mov	r0, r6
 8014626:	f7eb fe6b 	bl	8000300 <memchr>
 801462a:	b108      	cbz	r0, 8014630 <_printf_i+0x1e4>
 801462c:	1b80      	subs	r0, r0, r6
 801462e:	6060      	str	r0, [r4, #4]
 8014630:	6863      	ldr	r3, [r4, #4]
 8014632:	6123      	str	r3, [r4, #16]
 8014634:	2300      	movs	r3, #0
 8014636:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801463a:	e7aa      	b.n	8014592 <_printf_i+0x146>
 801463c:	6923      	ldr	r3, [r4, #16]
 801463e:	4632      	mov	r2, r6
 8014640:	4649      	mov	r1, r9
 8014642:	4640      	mov	r0, r8
 8014644:	47d0      	blx	sl
 8014646:	3001      	adds	r0, #1
 8014648:	d0ad      	beq.n	80145a6 <_printf_i+0x15a>
 801464a:	6823      	ldr	r3, [r4, #0]
 801464c:	079b      	lsls	r3, r3, #30
 801464e:	d413      	bmi.n	8014678 <_printf_i+0x22c>
 8014650:	68e0      	ldr	r0, [r4, #12]
 8014652:	9b03      	ldr	r3, [sp, #12]
 8014654:	4298      	cmp	r0, r3
 8014656:	bfb8      	it	lt
 8014658:	4618      	movlt	r0, r3
 801465a:	e7a6      	b.n	80145aa <_printf_i+0x15e>
 801465c:	2301      	movs	r3, #1
 801465e:	4632      	mov	r2, r6
 8014660:	4649      	mov	r1, r9
 8014662:	4640      	mov	r0, r8
 8014664:	47d0      	blx	sl
 8014666:	3001      	adds	r0, #1
 8014668:	d09d      	beq.n	80145a6 <_printf_i+0x15a>
 801466a:	3501      	adds	r5, #1
 801466c:	68e3      	ldr	r3, [r4, #12]
 801466e:	9903      	ldr	r1, [sp, #12]
 8014670:	1a5b      	subs	r3, r3, r1
 8014672:	42ab      	cmp	r3, r5
 8014674:	dcf2      	bgt.n	801465c <_printf_i+0x210>
 8014676:	e7eb      	b.n	8014650 <_printf_i+0x204>
 8014678:	2500      	movs	r5, #0
 801467a:	f104 0619 	add.w	r6, r4, #25
 801467e:	e7f5      	b.n	801466c <_printf_i+0x220>
 8014680:	0802093d 	.word	0x0802093d
 8014684:	0802094e 	.word	0x0802094e

08014688 <__sflush_r>:
 8014688:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801468c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014690:	0716      	lsls	r6, r2, #28
 8014692:	4605      	mov	r5, r0
 8014694:	460c      	mov	r4, r1
 8014696:	d454      	bmi.n	8014742 <__sflush_r+0xba>
 8014698:	684b      	ldr	r3, [r1, #4]
 801469a:	2b00      	cmp	r3, #0
 801469c:	dc02      	bgt.n	80146a4 <__sflush_r+0x1c>
 801469e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	dd48      	ble.n	8014736 <__sflush_r+0xae>
 80146a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80146a6:	2e00      	cmp	r6, #0
 80146a8:	d045      	beq.n	8014736 <__sflush_r+0xae>
 80146aa:	2300      	movs	r3, #0
 80146ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80146b0:	682f      	ldr	r7, [r5, #0]
 80146b2:	6a21      	ldr	r1, [r4, #32]
 80146b4:	602b      	str	r3, [r5, #0]
 80146b6:	d030      	beq.n	801471a <__sflush_r+0x92>
 80146b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80146ba:	89a3      	ldrh	r3, [r4, #12]
 80146bc:	0759      	lsls	r1, r3, #29
 80146be:	d505      	bpl.n	80146cc <__sflush_r+0x44>
 80146c0:	6863      	ldr	r3, [r4, #4]
 80146c2:	1ad2      	subs	r2, r2, r3
 80146c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80146c6:	b10b      	cbz	r3, 80146cc <__sflush_r+0x44>
 80146c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80146ca:	1ad2      	subs	r2, r2, r3
 80146cc:	2300      	movs	r3, #0
 80146ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80146d0:	6a21      	ldr	r1, [r4, #32]
 80146d2:	4628      	mov	r0, r5
 80146d4:	47b0      	blx	r6
 80146d6:	1c43      	adds	r3, r0, #1
 80146d8:	89a3      	ldrh	r3, [r4, #12]
 80146da:	d106      	bne.n	80146ea <__sflush_r+0x62>
 80146dc:	6829      	ldr	r1, [r5, #0]
 80146de:	291d      	cmp	r1, #29
 80146e0:	d82b      	bhi.n	801473a <__sflush_r+0xb2>
 80146e2:	4a2a      	ldr	r2, [pc, #168]	@ (801478c <__sflush_r+0x104>)
 80146e4:	40ca      	lsrs	r2, r1
 80146e6:	07d6      	lsls	r6, r2, #31
 80146e8:	d527      	bpl.n	801473a <__sflush_r+0xb2>
 80146ea:	2200      	movs	r2, #0
 80146ec:	6062      	str	r2, [r4, #4]
 80146ee:	04d9      	lsls	r1, r3, #19
 80146f0:	6922      	ldr	r2, [r4, #16]
 80146f2:	6022      	str	r2, [r4, #0]
 80146f4:	d504      	bpl.n	8014700 <__sflush_r+0x78>
 80146f6:	1c42      	adds	r2, r0, #1
 80146f8:	d101      	bne.n	80146fe <__sflush_r+0x76>
 80146fa:	682b      	ldr	r3, [r5, #0]
 80146fc:	b903      	cbnz	r3, 8014700 <__sflush_r+0x78>
 80146fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8014700:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014702:	602f      	str	r7, [r5, #0]
 8014704:	b1b9      	cbz	r1, 8014736 <__sflush_r+0xae>
 8014706:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801470a:	4299      	cmp	r1, r3
 801470c:	d002      	beq.n	8014714 <__sflush_r+0x8c>
 801470e:	4628      	mov	r0, r5
 8014710:	f7ff fb42 	bl	8013d98 <_free_r>
 8014714:	2300      	movs	r3, #0
 8014716:	6363      	str	r3, [r4, #52]	@ 0x34
 8014718:	e00d      	b.n	8014736 <__sflush_r+0xae>
 801471a:	2301      	movs	r3, #1
 801471c:	4628      	mov	r0, r5
 801471e:	47b0      	blx	r6
 8014720:	4602      	mov	r2, r0
 8014722:	1c50      	adds	r0, r2, #1
 8014724:	d1c9      	bne.n	80146ba <__sflush_r+0x32>
 8014726:	682b      	ldr	r3, [r5, #0]
 8014728:	2b00      	cmp	r3, #0
 801472a:	d0c6      	beq.n	80146ba <__sflush_r+0x32>
 801472c:	2b1d      	cmp	r3, #29
 801472e:	d001      	beq.n	8014734 <__sflush_r+0xac>
 8014730:	2b16      	cmp	r3, #22
 8014732:	d11e      	bne.n	8014772 <__sflush_r+0xea>
 8014734:	602f      	str	r7, [r5, #0]
 8014736:	2000      	movs	r0, #0
 8014738:	e022      	b.n	8014780 <__sflush_r+0xf8>
 801473a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801473e:	b21b      	sxth	r3, r3
 8014740:	e01b      	b.n	801477a <__sflush_r+0xf2>
 8014742:	690f      	ldr	r7, [r1, #16]
 8014744:	2f00      	cmp	r7, #0
 8014746:	d0f6      	beq.n	8014736 <__sflush_r+0xae>
 8014748:	0793      	lsls	r3, r2, #30
 801474a:	680e      	ldr	r6, [r1, #0]
 801474c:	bf08      	it	eq
 801474e:	694b      	ldreq	r3, [r1, #20]
 8014750:	600f      	str	r7, [r1, #0]
 8014752:	bf18      	it	ne
 8014754:	2300      	movne	r3, #0
 8014756:	eba6 0807 	sub.w	r8, r6, r7
 801475a:	608b      	str	r3, [r1, #8]
 801475c:	f1b8 0f00 	cmp.w	r8, #0
 8014760:	dde9      	ble.n	8014736 <__sflush_r+0xae>
 8014762:	6a21      	ldr	r1, [r4, #32]
 8014764:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014766:	4643      	mov	r3, r8
 8014768:	463a      	mov	r2, r7
 801476a:	4628      	mov	r0, r5
 801476c:	47b0      	blx	r6
 801476e:	2800      	cmp	r0, #0
 8014770:	dc08      	bgt.n	8014784 <__sflush_r+0xfc>
 8014772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801477a:	81a3      	strh	r3, [r4, #12]
 801477c:	f04f 30ff 	mov.w	r0, #4294967295
 8014780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014784:	4407      	add	r7, r0
 8014786:	eba8 0800 	sub.w	r8, r8, r0
 801478a:	e7e7      	b.n	801475c <__sflush_r+0xd4>
 801478c:	20400001 	.word	0x20400001

08014790 <_fflush_r>:
 8014790:	b538      	push	{r3, r4, r5, lr}
 8014792:	690b      	ldr	r3, [r1, #16]
 8014794:	4605      	mov	r5, r0
 8014796:	460c      	mov	r4, r1
 8014798:	b913      	cbnz	r3, 80147a0 <_fflush_r+0x10>
 801479a:	2500      	movs	r5, #0
 801479c:	4628      	mov	r0, r5
 801479e:	bd38      	pop	{r3, r4, r5, pc}
 80147a0:	b118      	cbz	r0, 80147aa <_fflush_r+0x1a>
 80147a2:	6a03      	ldr	r3, [r0, #32]
 80147a4:	b90b      	cbnz	r3, 80147aa <_fflush_r+0x1a>
 80147a6:	f7ff f95d 	bl	8013a64 <__sinit>
 80147aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d0f3      	beq.n	801479a <_fflush_r+0xa>
 80147b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80147b4:	07d0      	lsls	r0, r2, #31
 80147b6:	d404      	bmi.n	80147c2 <_fflush_r+0x32>
 80147b8:	0599      	lsls	r1, r3, #22
 80147ba:	d402      	bmi.n	80147c2 <_fflush_r+0x32>
 80147bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80147be:	f7ff fada 	bl	8013d76 <__retarget_lock_acquire_recursive>
 80147c2:	4628      	mov	r0, r5
 80147c4:	4621      	mov	r1, r4
 80147c6:	f7ff ff5f 	bl	8014688 <__sflush_r>
 80147ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80147cc:	07da      	lsls	r2, r3, #31
 80147ce:	4605      	mov	r5, r0
 80147d0:	d4e4      	bmi.n	801479c <_fflush_r+0xc>
 80147d2:	89a3      	ldrh	r3, [r4, #12]
 80147d4:	059b      	lsls	r3, r3, #22
 80147d6:	d4e1      	bmi.n	801479c <_fflush_r+0xc>
 80147d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80147da:	f7ff facd 	bl	8013d78 <__retarget_lock_release_recursive>
 80147de:	e7dd      	b.n	801479c <_fflush_r+0xc>

080147e0 <__swbuf_r>:
 80147e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147e2:	460e      	mov	r6, r1
 80147e4:	4614      	mov	r4, r2
 80147e6:	4605      	mov	r5, r0
 80147e8:	b118      	cbz	r0, 80147f2 <__swbuf_r+0x12>
 80147ea:	6a03      	ldr	r3, [r0, #32]
 80147ec:	b90b      	cbnz	r3, 80147f2 <__swbuf_r+0x12>
 80147ee:	f7ff f939 	bl	8013a64 <__sinit>
 80147f2:	69a3      	ldr	r3, [r4, #24]
 80147f4:	60a3      	str	r3, [r4, #8]
 80147f6:	89a3      	ldrh	r3, [r4, #12]
 80147f8:	071a      	lsls	r2, r3, #28
 80147fa:	d501      	bpl.n	8014800 <__swbuf_r+0x20>
 80147fc:	6923      	ldr	r3, [r4, #16]
 80147fe:	b943      	cbnz	r3, 8014812 <__swbuf_r+0x32>
 8014800:	4621      	mov	r1, r4
 8014802:	4628      	mov	r0, r5
 8014804:	f000 f82a 	bl	801485c <__swsetup_r>
 8014808:	b118      	cbz	r0, 8014812 <__swbuf_r+0x32>
 801480a:	f04f 37ff 	mov.w	r7, #4294967295
 801480e:	4638      	mov	r0, r7
 8014810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014812:	6823      	ldr	r3, [r4, #0]
 8014814:	6922      	ldr	r2, [r4, #16]
 8014816:	1a98      	subs	r0, r3, r2
 8014818:	6963      	ldr	r3, [r4, #20]
 801481a:	b2f6      	uxtb	r6, r6
 801481c:	4283      	cmp	r3, r0
 801481e:	4637      	mov	r7, r6
 8014820:	dc05      	bgt.n	801482e <__swbuf_r+0x4e>
 8014822:	4621      	mov	r1, r4
 8014824:	4628      	mov	r0, r5
 8014826:	f7ff ffb3 	bl	8014790 <_fflush_r>
 801482a:	2800      	cmp	r0, #0
 801482c:	d1ed      	bne.n	801480a <__swbuf_r+0x2a>
 801482e:	68a3      	ldr	r3, [r4, #8]
 8014830:	3b01      	subs	r3, #1
 8014832:	60a3      	str	r3, [r4, #8]
 8014834:	6823      	ldr	r3, [r4, #0]
 8014836:	1c5a      	adds	r2, r3, #1
 8014838:	6022      	str	r2, [r4, #0]
 801483a:	701e      	strb	r6, [r3, #0]
 801483c:	6962      	ldr	r2, [r4, #20]
 801483e:	1c43      	adds	r3, r0, #1
 8014840:	429a      	cmp	r2, r3
 8014842:	d004      	beq.n	801484e <__swbuf_r+0x6e>
 8014844:	89a3      	ldrh	r3, [r4, #12]
 8014846:	07db      	lsls	r3, r3, #31
 8014848:	d5e1      	bpl.n	801480e <__swbuf_r+0x2e>
 801484a:	2e0a      	cmp	r6, #10
 801484c:	d1df      	bne.n	801480e <__swbuf_r+0x2e>
 801484e:	4621      	mov	r1, r4
 8014850:	4628      	mov	r0, r5
 8014852:	f7ff ff9d 	bl	8014790 <_fflush_r>
 8014856:	2800      	cmp	r0, #0
 8014858:	d0d9      	beq.n	801480e <__swbuf_r+0x2e>
 801485a:	e7d6      	b.n	801480a <__swbuf_r+0x2a>

0801485c <__swsetup_r>:
 801485c:	b538      	push	{r3, r4, r5, lr}
 801485e:	4b29      	ldr	r3, [pc, #164]	@ (8014904 <__swsetup_r+0xa8>)
 8014860:	4605      	mov	r5, r0
 8014862:	6818      	ldr	r0, [r3, #0]
 8014864:	460c      	mov	r4, r1
 8014866:	b118      	cbz	r0, 8014870 <__swsetup_r+0x14>
 8014868:	6a03      	ldr	r3, [r0, #32]
 801486a:	b90b      	cbnz	r3, 8014870 <__swsetup_r+0x14>
 801486c:	f7ff f8fa 	bl	8013a64 <__sinit>
 8014870:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014874:	0719      	lsls	r1, r3, #28
 8014876:	d422      	bmi.n	80148be <__swsetup_r+0x62>
 8014878:	06da      	lsls	r2, r3, #27
 801487a:	d407      	bmi.n	801488c <__swsetup_r+0x30>
 801487c:	2209      	movs	r2, #9
 801487e:	602a      	str	r2, [r5, #0]
 8014880:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014884:	81a3      	strh	r3, [r4, #12]
 8014886:	f04f 30ff 	mov.w	r0, #4294967295
 801488a:	e033      	b.n	80148f4 <__swsetup_r+0x98>
 801488c:	0758      	lsls	r0, r3, #29
 801488e:	d512      	bpl.n	80148b6 <__swsetup_r+0x5a>
 8014890:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014892:	b141      	cbz	r1, 80148a6 <__swsetup_r+0x4a>
 8014894:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014898:	4299      	cmp	r1, r3
 801489a:	d002      	beq.n	80148a2 <__swsetup_r+0x46>
 801489c:	4628      	mov	r0, r5
 801489e:	f7ff fa7b 	bl	8013d98 <_free_r>
 80148a2:	2300      	movs	r3, #0
 80148a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80148a6:	89a3      	ldrh	r3, [r4, #12]
 80148a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80148ac:	81a3      	strh	r3, [r4, #12]
 80148ae:	2300      	movs	r3, #0
 80148b0:	6063      	str	r3, [r4, #4]
 80148b2:	6923      	ldr	r3, [r4, #16]
 80148b4:	6023      	str	r3, [r4, #0]
 80148b6:	89a3      	ldrh	r3, [r4, #12]
 80148b8:	f043 0308 	orr.w	r3, r3, #8
 80148bc:	81a3      	strh	r3, [r4, #12]
 80148be:	6923      	ldr	r3, [r4, #16]
 80148c0:	b94b      	cbnz	r3, 80148d6 <__swsetup_r+0x7a>
 80148c2:	89a3      	ldrh	r3, [r4, #12]
 80148c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80148c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80148cc:	d003      	beq.n	80148d6 <__swsetup_r+0x7a>
 80148ce:	4621      	mov	r1, r4
 80148d0:	4628      	mov	r0, r5
 80148d2:	f000 f83f 	bl	8014954 <__smakebuf_r>
 80148d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148da:	f013 0201 	ands.w	r2, r3, #1
 80148de:	d00a      	beq.n	80148f6 <__swsetup_r+0x9a>
 80148e0:	2200      	movs	r2, #0
 80148e2:	60a2      	str	r2, [r4, #8]
 80148e4:	6962      	ldr	r2, [r4, #20]
 80148e6:	4252      	negs	r2, r2
 80148e8:	61a2      	str	r2, [r4, #24]
 80148ea:	6922      	ldr	r2, [r4, #16]
 80148ec:	b942      	cbnz	r2, 8014900 <__swsetup_r+0xa4>
 80148ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80148f2:	d1c5      	bne.n	8014880 <__swsetup_r+0x24>
 80148f4:	bd38      	pop	{r3, r4, r5, pc}
 80148f6:	0799      	lsls	r1, r3, #30
 80148f8:	bf58      	it	pl
 80148fa:	6962      	ldrpl	r2, [r4, #20]
 80148fc:	60a2      	str	r2, [r4, #8]
 80148fe:	e7f4      	b.n	80148ea <__swsetup_r+0x8e>
 8014900:	2000      	movs	r0, #0
 8014902:	e7f7      	b.n	80148f4 <__swsetup_r+0x98>
 8014904:	24000094 	.word	0x24000094

08014908 <__swhatbuf_r>:
 8014908:	b570      	push	{r4, r5, r6, lr}
 801490a:	460c      	mov	r4, r1
 801490c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014910:	2900      	cmp	r1, #0
 8014912:	b096      	sub	sp, #88	@ 0x58
 8014914:	4615      	mov	r5, r2
 8014916:	461e      	mov	r6, r3
 8014918:	da0d      	bge.n	8014936 <__swhatbuf_r+0x2e>
 801491a:	89a3      	ldrh	r3, [r4, #12]
 801491c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014920:	f04f 0100 	mov.w	r1, #0
 8014924:	bf14      	ite	ne
 8014926:	2340      	movne	r3, #64	@ 0x40
 8014928:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801492c:	2000      	movs	r0, #0
 801492e:	6031      	str	r1, [r6, #0]
 8014930:	602b      	str	r3, [r5, #0]
 8014932:	b016      	add	sp, #88	@ 0x58
 8014934:	bd70      	pop	{r4, r5, r6, pc}
 8014936:	466a      	mov	r2, sp
 8014938:	f000 f848 	bl	80149cc <_fstat_r>
 801493c:	2800      	cmp	r0, #0
 801493e:	dbec      	blt.n	801491a <__swhatbuf_r+0x12>
 8014940:	9901      	ldr	r1, [sp, #4]
 8014942:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014946:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801494a:	4259      	negs	r1, r3
 801494c:	4159      	adcs	r1, r3
 801494e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014952:	e7eb      	b.n	801492c <__swhatbuf_r+0x24>

08014954 <__smakebuf_r>:
 8014954:	898b      	ldrh	r3, [r1, #12]
 8014956:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014958:	079d      	lsls	r5, r3, #30
 801495a:	4606      	mov	r6, r0
 801495c:	460c      	mov	r4, r1
 801495e:	d507      	bpl.n	8014970 <__smakebuf_r+0x1c>
 8014960:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014964:	6023      	str	r3, [r4, #0]
 8014966:	6123      	str	r3, [r4, #16]
 8014968:	2301      	movs	r3, #1
 801496a:	6163      	str	r3, [r4, #20]
 801496c:	b003      	add	sp, #12
 801496e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014970:	ab01      	add	r3, sp, #4
 8014972:	466a      	mov	r2, sp
 8014974:	f7ff ffc8 	bl	8014908 <__swhatbuf_r>
 8014978:	9f00      	ldr	r7, [sp, #0]
 801497a:	4605      	mov	r5, r0
 801497c:	4639      	mov	r1, r7
 801497e:	4630      	mov	r0, r6
 8014980:	f7fe ff2a 	bl	80137d8 <_malloc_r>
 8014984:	b948      	cbnz	r0, 801499a <__smakebuf_r+0x46>
 8014986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801498a:	059a      	lsls	r2, r3, #22
 801498c:	d4ee      	bmi.n	801496c <__smakebuf_r+0x18>
 801498e:	f023 0303 	bic.w	r3, r3, #3
 8014992:	f043 0302 	orr.w	r3, r3, #2
 8014996:	81a3      	strh	r3, [r4, #12]
 8014998:	e7e2      	b.n	8014960 <__smakebuf_r+0xc>
 801499a:	89a3      	ldrh	r3, [r4, #12]
 801499c:	6020      	str	r0, [r4, #0]
 801499e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80149a2:	81a3      	strh	r3, [r4, #12]
 80149a4:	9b01      	ldr	r3, [sp, #4]
 80149a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80149aa:	b15b      	cbz	r3, 80149c4 <__smakebuf_r+0x70>
 80149ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80149b0:	4630      	mov	r0, r6
 80149b2:	f7f6 f809 	bl	800a9c8 <_isatty_r>
 80149b6:	b128      	cbz	r0, 80149c4 <__smakebuf_r+0x70>
 80149b8:	89a3      	ldrh	r3, [r4, #12]
 80149ba:	f023 0303 	bic.w	r3, r3, #3
 80149be:	f043 0301 	orr.w	r3, r3, #1
 80149c2:	81a3      	strh	r3, [r4, #12]
 80149c4:	89a3      	ldrh	r3, [r4, #12]
 80149c6:	431d      	orrs	r5, r3
 80149c8:	81a5      	strh	r5, [r4, #12]
 80149ca:	e7cf      	b.n	801496c <__smakebuf_r+0x18>

080149cc <_fstat_r>:
 80149cc:	b538      	push	{r3, r4, r5, lr}
 80149ce:	4d07      	ldr	r5, [pc, #28]	@ (80149ec <_fstat_r+0x20>)
 80149d0:	2300      	movs	r3, #0
 80149d2:	4604      	mov	r4, r0
 80149d4:	4608      	mov	r0, r1
 80149d6:	4611      	mov	r1, r2
 80149d8:	602b      	str	r3, [r5, #0]
 80149da:	f7f5 fff1 	bl	800a9c0 <_fstat>
 80149de:	1c43      	adds	r3, r0, #1
 80149e0:	d102      	bne.n	80149e8 <_fstat_r+0x1c>
 80149e2:	682b      	ldr	r3, [r5, #0]
 80149e4:	b103      	cbz	r3, 80149e8 <_fstat_r+0x1c>
 80149e6:	6023      	str	r3, [r4, #0]
 80149e8:	bd38      	pop	{r3, r4, r5, pc}
 80149ea:	bf00      	nop
 80149ec:	2401e0b8 	.word	0x2401e0b8

080149f0 <_sbrk>:
 80149f0:	4a04      	ldr	r2, [pc, #16]	@ (8014a04 <_sbrk+0x14>)
 80149f2:	6811      	ldr	r1, [r2, #0]
 80149f4:	4603      	mov	r3, r0
 80149f6:	b909      	cbnz	r1, 80149fc <_sbrk+0xc>
 80149f8:	4903      	ldr	r1, [pc, #12]	@ (8014a08 <_sbrk+0x18>)
 80149fa:	6011      	str	r1, [r2, #0]
 80149fc:	6810      	ldr	r0, [r2, #0]
 80149fe:	4403      	add	r3, r0
 8014a00:	6013      	str	r3, [r2, #0]
 8014a02:	4770      	bx	lr
 8014a04:	2401e0bc 	.word	0x2401e0bc
 8014a08:	2401e0c0 	.word	0x2401e0c0

08014a0c <_exit>:
 8014a0c:	e7fe      	b.n	8014a0c <_exit>
	...

08014a10 <_init>:
 8014a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a12:	bf00      	nop
 8014a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a16:	bc08      	pop	{r3}
 8014a18:	469e      	mov	lr, r3
 8014a1a:	4770      	bx	lr

08014a1c <_fini>:
 8014a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a1e:	bf00      	nop
 8014a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a22:	bc08      	pop	{r3}
 8014a24:	469e      	mov	lr, r3
 8014a26:	4770      	bx	lr
