
        Core Clock: 1500000000.0 Hz
        Pod Size: 4x1
        L1SP Size: 131072
        DRAM Clock: 1000000000.0 Hz
        DRAM Size: 2147483648
        $-Assoc: 2
        $-Size:  131072 B
        
H * * * 
$ $ $ $ 
C C C C 
$ $ $ $ 

SSTRISCVCore[RISCVCore:154]: Configuring RISCVCore
Configuring 4 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 4 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x8000000000018000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x8000000000010000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x8000000000008000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000000000 spHigh = 0x8000000000008000
SSTRISCVCore[RISCVCore:154]: Configuring RISCVCore
Configuring 4 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 4 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x8000000000018000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x8000000000010000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x8000000000008000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000000000 spHigh = 0x8000000000008000
SSTRISCVCore[RISCVCore:154]: Configuring RISCVCore
Configuring 4 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 4 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x8000000000018000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x8000000000010000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x8000000000008000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000000000 spHigh = 0x8000000000008000
SSTRISCVCore[RISCVCore:154]: Configuring RISCVCore
Configuring 4 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 4 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x8000000000018000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x8000000000010000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x8000000000008000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000000000 spHigh = 0x8000000000008000
