$date
	Mon Jan  6 20:21:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bench $end
$var reg 1 ! t_clock $end
$var reg 1 " t_reset_ $end
$scope module s $end
$var wire 1 ! clock $end
$var wire 1 " reset_ $end
$var parameter 32 # s0 $end
$var parameter 32 $ s1 $end
$var parameter 32 % s2 $end
$var reg 2 & STAR [1:0] $end
$var reg 8 ' WAIT [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 %
b1 $
b0 #
$end
#0
$dumpvars
bx '
bx &
1"
0!
$end
#1
b0 &
#5
1!
#8
b1 &
b10111 '
#10
0!
#15
1!
#18
b10 &
b10110 '
#20
0!
#25
1!
#28
b10101 '
#30
0!
#35
1!
#38
b10100 '
#40
0!
#45
1!
#48
b10011 '
#50
0!
#55
1!
#58
b10010 '
#60
0!
#65
1!
#68
b10001 '
#70
0!
#75
1!
#78
b10000 '
#80
0!
#85
1!
#88
b1111 '
#90
0!
#95
1!
#98
b1110 '
#100
0!
#105
1!
#108
b1101 '
#110
0!
#115
1!
#118
b1100 '
#120
0!
#125
1!
#128
b1011 '
#130
0!
#135
1!
#138
b1010 '
#140
0!
#145
1!
#148
b1001 '
#150
0!
#155
1!
#158
b1000 '
#160
0!
#165
1!
#168
b111 '
#170
0!
#175
1!
#178
b110 '
#180
0!
#185
1!
#188
b101 '
#190
0!
#195
1!
#198
b100 '
#200
0!
#205
1!
#208
b11 '
#210
0!
#215
1!
#218
b10 '
#220
0!
#225
1!
#228
b1 '
#230
0!
#235
1!
#238
b0 '
#240
0!
#245
1!
#248
b0 &
b11111111 '
#250
0!
#255
1!
#258
b1 &
b10111 '
#260
0!
#265
1!
#268
b10 &
b10110 '
#270
0!
#275
1!
#278
b10101 '
#280
0!
#285
1!
#288
b10100 '
#290
0!
#295
1!
#298
b10011 '
#300
0!
