This is a third-order PFD scheme for AES on FPGA. 
