<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>6.372</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>6.372</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>6.372</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>3.628</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>3.628</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>3.628</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>3.628</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>7</DSP>
    <FF>470</FF>
    <LATCH>0</LATCH>
    <LUT>352</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="rgb2gray_top" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="6">CTRL_s_axi_U grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76 mul_32ns_32ns_64_1_1_U19 regslice_both_dst_V_data_V_U regslice_both_dst_V_last_V_U regslice_both_src_V_data_V_U</SubModules>
    <Resources DSP="7" FF="470" LUT="352" LogicLUT="352"/>
    <LocalResources DSP="2" FF="168" LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/CTRL_s_axi_U" BINDMODULE="rgb2gray_top_CTRL_s_axi" DEPTH="1" FILE_NAME="rgb2gray_top.v" ORIG_REF_NAME="rgb2gray_top_CTRL_s_axi">
    <Resources FF="118" LUT="94" LogicLUT="94"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76" DEPTH="1" FILE_NAME="rgb2gray_top.v" ORIG_REF_NAME="rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U mac_muladd_8ns_5ns_16ns_16_4_1_U3 mac_muladd_8ns_7ns_16ns_16_4_1_U2</SubModules>
    <Resources DSP="3" FF="138" LUT="108" LogicLUT="108"/>
    <LocalResources FF="136" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U" BINDMODULE="rgb2gray_top_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.v" ORIG_REF_NAME="rgb2gray_top_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3" BINDMODULE="rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1" DEPTH="2" FILE_NAME="rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.v" ORIG_REF_NAME="rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2" BINDMODULE="rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1" DEPTH="2" FILE_NAME="rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.v" ORIG_REF_NAME="rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1">
    <Resources DSP="2" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_32ns_32ns_64_1_1_U19" BINDMODULE="rgb2gray_top_mul_32ns_32ns_64_1_1" DEPTH="1" FILE_NAME="rgb2gray_top.v" ORIG_REF_NAME="rgb2gray_top_mul_32ns_32ns_64_1_1">
    <Resources DSP="2" LUT="59" LogicLUT="59"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_V_data_V_U" BINDMODULE="rgb2gray_top_regslice_both" DEPTH="1" FILE_NAME="rgb2gray_top.v" ORIG_REF_NAME="rgb2gray_top_regslice_both">
    <Resources FF="20" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_V_last_V_U" BINDMODULE="rgb2gray_top_regslice_both" DEPTH="1" FILE_NAME="rgb2gray_top.v" ORIG_REF_NAME="rgb2gray_top_regslice_both">
    <Resources FF="6" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_src_V_data_V_U" BINDMODULE="rgb2gray_top_regslice_both" DEPTH="1" FILE_NAME="rgb2gray_top.v" ORIG_REF_NAME="rgb2gray_top_regslice_both">
    <Resources FF="20" LUT="13" LogicLUT="13"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/rgb2gray_top_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/rgb2gray_top_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/rgb2gray_top_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/rgb2gray_top_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/rgb2gray_top_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/rgb2gray_top_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
