==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70tfbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 0.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70tfbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 92.457 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
ERROR: [HLS 207-2972] no member named 'vector' in namespace 'std' (accelerator.cpp:24:10)
ERROR: [HLS 207-3789] unexpected type name 'fixed_16': expected expression (accelerator.cpp:24:17)
ERROR: [HLS 207-3776] use of undeclared identifier 'inaccuracies' (accelerator.cpp:24:27)
ERROR: [HLS 207-3666] array type 'fixed_16 [2]' is not assignable (accelerator.cpp:45:21)
ERROR: [HLS 207-3666] array type 'fixed_16 [2]' is not assignable (accelerator.cpp:46:21)
ERROR: [HLS 207-3339] no matching function for call to 'array' (accelerator.cpp:49:41)
INFO: [HLS 207-4373] candidate function not viable: requires 7 arguments, but 8 were provided (./gim_model.h:20:11)
ERROR: [HLS 207-3734] no viable conversion from 'fixed_16' (aka 'ap_fixed<16, 7>') to 'fixed_16 *' (aka 'ap_fixed<16, 7> *') (accelerator.cpp:50:23)
INFO: [HLS 207-4406] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'ap_fixed<16, 7, AP_TRN, AP_WRAP, 0> *' (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1017:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1179:66)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1181:66)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1183:66)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1185:66)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1187:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1189:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1191:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1193:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1195:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1197:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1199:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1201:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1205:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1207:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1214:86)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot\etc/ap_fixed_base.h:1216:86)
ERROR: [HLS 207-3734] no viable conversion from 'fixed_16' (aka 'ap_fixed<16, 7>') to 'fixed_16 *' (aka 'ap_fixed<16, 7> *') (accelerator.cpp:52:23)
WARNING: [HLS 207-5191] result of comparison against a string literal is unspecified (use strncmp instead) (accelerator.cpp:65:28)
ERROR: [HLS 207-3690] comparison between pointer and integer ('char' and 'const char *') (accelerator.cpp:65:28)
WARNING: [HLS 207-5191] result of comparison against a string literal is unspecified (use strncmp instead) (accelerator.cpp:71:28)
ERROR: [HLS 207-3690] comparison between pointer and integer ('char' and 'const char *') (accelerator.cpp:71:28)
ERROR: [HLS 207-3734] no viable conversion from 'fixed_16' (aka 'ap_fixed<16, 7>') to 'fixed_16 *' (aka 'ap_fixed<16, 7> *') (accelerator.cpp:88:23)
ERROR: [HLS 207-3734] no viable conversion from 'fixed_16' (aka 'ap_fixed<16, 7>') to 'fixed_16 *' (aka 'ap_fixed<16, 7> *') (accelerator.cpp:89:23)
ERROR: [HLS 207-3734] no viable conversion from 'fixed_16' (aka 'ap_fixed<16, 7>') to 'fixed_16 *' (aka 'ap_fixed<16, 7> *') (accelerator.cpp:90:23)
ERROR: [HLS 207-3734] no viable conversion from 'fixed_16' (aka 'ap_fixed<16, 7>') to 'fixed_16 *' (aka 'ap_fixed<16, 7> *') (accelerator.cpp:94:23)
ERROR: [HLS 207-3734] no viable conversion from 'fixed_16' (aka 'ap_fixed<16, 7>') to 'fixed_16 *' (aka 'ap_fixed<16, 7> *') (accelerator.cpp:95:23)
ERROR: [HLS 207-3734] no viable conversion from 'fixed_16' (aka 'ap_fixed<16, 7>') to 'fixed_16 *' (aka 'ap_fixed<16, 7> *') (accelerator.cpp:96:23)
ERROR: [HLS 207-3776] use of undeclared identifier 'innacuracies' (accelerator.cpp:105:9)
WARNING: [HLS 207-5147] address of stack memory associated with local variable 'return_array' returned (accelerator.cpp:111:12)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.362 seconds; current allocated memory: 2.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70tfbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.22 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70tfbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.992 seconds; current allocated memory: 0.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.288 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.015 seconds; current allocated memory: 0.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.225 seconds; current allocated memory: 0.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.108 seconds; current allocated memory: 0.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.103 seconds; current allocated memory: 0.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.027 seconds; current allocated memory: 0.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.148 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.25 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.184 seconds; current allocated memory: 0.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.086 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.995 seconds; current allocated memory: 0.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.884 seconds; current allocated memory: 0.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.42 seconds; current allocated memory: 0.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.218 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.412 seconds; current allocated memory: 0.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.335 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 0.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.556 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.44 seconds; current allocated memory: 0.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.949 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.483 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.387 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.447 seconds; current allocated memory: 0.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.021 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.084 seconds; current allocated memory: 0.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.25 seconds; current allocated memory: 0.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.239 seconds; current allocated memory: 0.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.653 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.451 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.13 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.392 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.344 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.34 seconds; current allocated memory: 0.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.244 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.106 seconds; current allocated memory: 0.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.642 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.866 seconds; current allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.829 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.894 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.004 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.171 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.544 seconds; current allocated memory: 0.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.063 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.089 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.317 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 16.013 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 31.583 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.014 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.388 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.578 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.713 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.922 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.269 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.346 seconds; current allocated memory: 0.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.123 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.282 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 105.410 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
ERROR: [HLS 207-2095] array initializer must be an initializer list (accelerator.cpp:29:14)
ERROR: [HLS 207-2095] array initializer must be an initializer list (accelerator.cpp:30:14)
ERROR: [HLS 207-3325] use of overloaded operator '<<' is ambiguous (with operand types 'std::ostream' (aka 'basic_ostream<char>') and 'fixed_16' (aka 'ap_fixed<16, 7>')) (accelerator.cpp:59:18)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:166:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:170:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:174:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:178:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:181:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:189:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:192:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:201:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:205:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:220:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:224:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:232:7)
INFO: [HLS 207-4372] candidate function [with _Traits = std::char_traits<char>] (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:508:5)
INFO: [HLS 207-4372] candidate function [with _CharT = char, _Traits = std::char_traits<char>] (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:502:5)
INFO: [HLS 207-4372] candidate function [with _Traits = std::char_traits<char>] (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:514:5)
INFO: [HLS 207-4372] candidate function [with _Traits = std::char_traits<char>] (C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:519:5)
WARNING: [HLS 207-5286] expression result unused (accelerator.cpp:62:22)
WARNING: [HLS 207-5286] expression result unused (accelerator.cpp:62:34)
WARNING: [HLS 207-5286] expression result unused (accelerator.cpp:62:46)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.633 seconds; current allocated memory: 0.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.624 seconds; current allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 0.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.025 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 93.754 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 36.33 seconds; current allocated memory: 95.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.878 seconds; current allocated memory: 96.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 96.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 104.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 107.738 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (array.cpp:17) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_2' (array.cpp:22) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_3' (array.cpp:38) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_136_7' (accelerator.cpp:136) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_138_8' (accelerator.cpp:138) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_159_10' (accelerator.cpp:159) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_2' (accelerator.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_1' (accelerator.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:46:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.357 seconds; current allocated memory: 132.996 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 164.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 169.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 170.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 171.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 171.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 22, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 174.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 174.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 175.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 175.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 176.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 177.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 179.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_23ns_23_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_23_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 183.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 188.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_156_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 193.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 196.418 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.945 seconds; current allocated memory: 203.004 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 209.188 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 50.137 seconds; current allocated memory: 116.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 93.086 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 33.487 seconds; current allocated memory: 94.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.076 seconds; current allocated memory: 96.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 96.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 103.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 106.883 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (array.cpp:17) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_2' (array.cpp:22) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_3' (array.cpp:38) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_136_7' (accelerator.cpp:136) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_138_8' (accelerator.cpp:138) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_159_10' (accelerator.cpp:159) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_2' (accelerator.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_1' (accelerator.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:46:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 131.934 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 163.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 168.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 169.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 170.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 171.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 20, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 173.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 173.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 174.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.116 seconds; current allocated memory: 174.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 175.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 176.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 177.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_25ns_25_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_6ns_25s_25_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_25_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_34_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 181.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 186.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_156_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 191.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 194.402 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 200.930 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 207.414 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 45.939 seconds; current allocated memory: 114.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.043 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.183 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 92.422 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 33.078 seconds; current allocated memory: 94.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.874 seconds; current allocated memory: 95.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 95.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 102.961 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 106.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (array.cpp:17) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_2' (array.cpp:22) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_3' (array.cpp:38) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_136_7' (accelerator.cpp:136) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_138_8' (accelerator.cpp:138) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_159_10' (accelerator.cpp:159) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_2' (accelerator.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_1' (accelerator.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:46:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.321 seconds; current allocated memory: 131.605 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 162.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 167.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 168.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 169.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 170.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 20, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 172.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 173.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 173.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 173.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 175.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 175.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 177.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.376 seconds; current allocated memory: 181.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 185.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_156_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 191.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 193.930 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 200.953 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 206.996 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 46.046 seconds; current allocated memory: 115.219 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 102.91 seconds; current allocated memory: 11.656 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.641 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 92.648 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 34.528 seconds; current allocated memory: 94.449 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.114 seconds; current allocated memory: 95.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 95.926 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 103.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 106.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_1' (array.cpp:17) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_2' (array.cpp:22) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_38_3' (array.cpp:38) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_136_7' (accelerator.cpp:136) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_138_8' (accelerator.cpp:138) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_159_10' (accelerator.cpp:159) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_2' (accelerator.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_1' (accelerator.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:46:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.374 seconds; current allocated memory: 131.676 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 162.602 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 167.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 169.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 170.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 170.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 20, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 172.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 173.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 174.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 174.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 175.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.174 seconds; current allocated memory: 175.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 177.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 181.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 186.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_156_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 191.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 194.184 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 201.613 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 207.500 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 48.583 seconds; current allocated memory: 115.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.071 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 100.695 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
WARNING: [HLS 207-5559] unexpected pragma argument '[', expects identifier (array.cpp:9:56)
WARNING: [HLS 207-5559] unexpected pragma argument '[', expects identifier (array.cpp:11:55)
WARNING: [HLS 207-5559] unexpected pragma argument '[', expects identifier (array.cpp:13:61)
WARNING: [HLS 207-5559] unexpected pragma argument '[', expects identifier (array.cpp:15:56)
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 43.5 seconds; current allocated memory: 102.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.841 seconds; current allocated memory: 104.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 104.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 111.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 115.094 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_24_1' (array.cpp:24) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_29_2' (array.cpp:29) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_3' (array.cpp:45) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_136_7' (accelerator.cpp:136) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_138_8' (accelerator.cpp:138) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_159_10' (accelerator.cpp:159) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:20) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_2' (accelerator.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_1' (accelerator.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:53:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.083 seconds; current allocated memory: 140.125 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 171.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 176.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 177.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 178.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 179.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 20, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.694 seconds; current allocated memory: 181.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 182.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 182.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 182.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 184.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 184.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 186.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 190.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 194.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_156_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 200.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 202.844 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 209.840 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.847 seconds; current allocated memory: 215.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 64.245 seconds; current allocated memory: 115.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 98.660 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 39.195 seconds; current allocated memory: 100.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.449 seconds; current allocated memory: 101.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 101.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 109.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 112.371 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' (array.cpp:20) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_2' (array.cpp:25) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_3' (array.cpp:41) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_136_7' (accelerator.cpp:136) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_138_8' (accelerator.cpp:138) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_159_10' (accelerator.cpp:159) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:16) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:49:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 137.688 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 168.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
WARNING: [HLS 200-885] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_47_1' (loop 'VITIS_LOOP_47_1'): Unable to schedule 'store' operation ('w1_local_addr_write_ln51', accelerator.cpp:51) of variable 'w1_load', accelerator.cpp:51 on array 'w1_local' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'w1_local'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 173.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 174.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
WARNING: [HLS 200-885] The II Violation in module 'model_array' (function 'model_array'): Unable to schedule 'load' operation ('weights_load_1', array.cpp:28) on array 'weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 175.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 176.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('bias_1_local_addr_write_ln137', accelerator.cpp:137) of variable 'array_back1.bias_change[1]', accelerator.cpp:134 on array 'bias_1_local' and 'call' operation ('call_ret', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 6 and incompatible II = 2 of 'call' operation ('call_ret', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('bias_1_local_addr_write_ln137', accelerator.cpp:137) of variable 'array_back1.bias_change[1]', accelerator.cpp:134 on array 'bias_1_local' and 'call' operation ('call_ret', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 6 and incompatible II = 2 of 'call' operation ('call_ret', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('bias_1_local_addr_write_ln137', accelerator.cpp:137) of variable 'array_back1.bias_change[1]', accelerator.cpp:134 on array 'bias_1_local' and 'call' operation ('call_ret', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('bias_1_local_addr_write_ln137', accelerator.cpp:137) of variable 'array_back1.bias_change[1]', accelerator.cpp:134 on array 'bias_1_local' and 'call' operation ('call_ret', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1) between 'store' operation ('bias_1_local_addr_write_ln137', accelerator.cpp:137) of variable 'array_back1.bias_change[1]', accelerator.cpp:134 on array 'bias_1_local' and 'call' operation ('call_ret', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-885] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to schedule 'store' operation ('output_0_addr_write_ln73', accelerator.cpp:73) of variable 'zext_ln73', accelerator.cpp:73 on array 'output_0' due to limited memory ports (II = 30). Please consider using a memory core with more ports or partitioning the array 'output_0'.
WARNING: [HLS 200-885] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to schedule 'store' operation ('output_0_addr_write_ln73', accelerator.cpp:73) of variable 'zext_ln73', accelerator.cpp:73 on array 'output_0' due to limited memory ports (II = 32). Please consider using a memory core with more ports or partitioning the array 'output_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 35, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 178.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 178.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_156_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 179.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 179.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 180.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'w1_local' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'w2_local' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'bias_1_local' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'bias_2_local' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'delta_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'delta_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 180.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 182.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'model_array' pipeline 'model_array' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 186.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 191.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_156_9' pipeline 'VITIS_LOOP_156_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_156_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 195.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_delta_2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_w1_local_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 198.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 203.906 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 210.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 53.833 seconds; current allocated memory: 113.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 91.833 seconds; current allocated memory: 11.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 92.039 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 33.874 seconds; current allocated memory: 93.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.485 seconds; current allocated memory: 94.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 94.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 102.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 105.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_156_9' (accelerator.cpp:156) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' (array.cpp:20) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_2' (array.cpp:25) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_3' (array.cpp:41) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_136_7' (accelerator.cpp:136) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_138_8' (accelerator.cpp:138) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_159_10' (accelerator.cpp:159) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:16) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_2' (accelerator.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_1' (accelerator.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:49:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 130.961 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 162.031 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 167.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 168.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 169.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 169.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 20, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 172.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 172.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 173.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 173.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 175.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 175.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 177.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 181.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 185.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_156_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_156_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 191.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 194.504 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 201.121 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 207.328 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 44.503 seconds; current allocated memory: 115.961 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.884 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.569 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 92.660 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 32.115 seconds; current allocated memory: 94.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.65 seconds; current allocated memory: 95.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 95.742 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 103.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 106.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_9' (accelerator.cpp:157) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_157_9' (accelerator.cpp:157) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_1' (array.cpp:20) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_2' (array.cpp:26) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (array.cpp:43) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_137_7' (accelerator.cpp:137) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_139_8' (accelerator.cpp:139) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_160_10' (accelerator.cpp:160) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:16) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_2' (accelerator.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'delta_1' (accelerator.cpp:24) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (array.cpp:21:9) to (array.cpp:51:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 131.516 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 162.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 167.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 168.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 170.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 170.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 20, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 172.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 173.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_157_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_157_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 174.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 174.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 175.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 175.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 177.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 181.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 186.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_157_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_157_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 191.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 194.438 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 200.465 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.562 seconds; current allocated memory: 207.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 41.855 seconds; current allocated memory: 115.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 92.664 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 30.365 seconds; current allocated memory: 94.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (array.cpp:20:22) in function 'model_array' completely with a factor of 2 (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.403 seconds; current allocated memory: 95.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 95.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 103.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 106.547 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_9' (accelerator.cpp:157) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_157_9' (accelerator.cpp:157) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_2' (array.cpp:26) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (array.cpp:43) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_137_7' (accelerator.cpp:137) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_139_8' (accelerator.cpp:139) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_160_10' (accelerator.cpp:160) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:16) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:51:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 131.754 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 162.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 168.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 169.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 170.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 170.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 20, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 173.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 173.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_157_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_157_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 174.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 174.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 175.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 176.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 178.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 181.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 186.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_157_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_157_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 194.586 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 200.926 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.533 seconds; current allocated memory: 207.480 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 39.488 seconds; current allocated memory: 115.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 92.621 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 31.939 seconds; current allocated memory: 94.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (array.cpp:20:22) in function 'model_array' completely with a factor of 2 (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.446 seconds; current allocated memory: 96.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 96.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 103.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 106.422 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_9' (accelerator.cpp:157) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:11:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_157_9' (accelerator.cpp:157) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_2' (array.cpp:26) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (array.cpp:43) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_137_7' (accelerator.cpp:137) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_139_8' (accelerator.cpp:139) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_160_10' (accelerator.cpp:160) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:16) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:51:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 28 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 131.461 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 162.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 167.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 169.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 170.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 170.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 20, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 173.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 173.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_157_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_157_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 174.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 174.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 175.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 176.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 178.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 181.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 186.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_157_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_157_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 191.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 194.465 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 201.129 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.649 seconds; current allocated memory: 207.418 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 42.083 seconds; current allocated memory: 115.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.432 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.356 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.346 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.326 seconds; current allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.396 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.42 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 103.750 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 28.501 seconds; current allocated memory: 105.164 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (array.cpp:20:22) in function 'model_array' completely with a factor of 2 (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.586 seconds; current allocated memory: 106.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 106.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 114.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 117.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_9' (accelerator.cpp:160) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'model_array' (error_pe.cpp:12:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_4' (accelerator.cpp:69) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_160_9' (accelerator.cpp:160) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_2' (array.cpp:26) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (array.cpp:43) in function 'model_array' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_137_7' (accelerator.cpp:137) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_139_8' (accelerator.cpp:139) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_163_10' (accelerator.cpp:163) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'partial_delta_sum' (array.cpp:16) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_0' (accelerator.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'output_1' (accelerator.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (array.cpp:51:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:68:13) in function 'accelerator'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 142.500 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 173.637 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 178.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 180.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 181.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 181.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 26, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 184.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 184.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_160_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_160_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 185.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 185.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 186.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 187.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 189.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 192.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_10ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 197.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_160_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_160_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 203.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 206.250 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.695 seconds; current allocated memory: 213.473 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 219.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 38.144 seconds; current allocated memory: 116.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 104.762 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'act_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'array.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bias_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file 'error_pe.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'weight_pe.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'training' (weight_pe.cpp:7:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 33.201 seconds; current allocated memory: 106.625 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_5' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:127:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_6' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:129:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_7' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:137:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_139_8' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:139:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (array.cpp:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_1' is marked as complete unroll implied by the pipeline pragma (array.cpp:20:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (array.cpp:26:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_5' (accelerator.cpp:127:31) in function 'accelerator' completely with a factor of 2 (accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_6' (accelerator.cpp:129:35) in function 'accelerator' completely with a factor of 2 (accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_7' (accelerator.cpp:137:31) in function 'accelerator' completely with a factor of 2 (accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_8' (accelerator.cpp:139:35) in function 'accelerator' completely with a factor of 2 (accelerator.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (array.cpp:43:22) in function 'model_array' completely with a factor of 2 (array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (array.cpp:20:22) in function 'model_array' completely with a factor of 2 (array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (array.cpp:26:26) in function 'model_array' completely with a factor of 2 (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (array.cpp:8:0)
INFO: [HLS 214-241] Aggregating bram variable 'w2' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (accelerator.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.862 seconds; current allocated memory: 108.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 108.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 115.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] accelerator.cpp:93: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 119.230 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_9' (accelerator.cpp:160) in function 'accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_1' (accelerator.cpp:47) in function 'accelerator' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_160_9' (accelerator.cpp:160) in function 'accelerator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_2' (accelerator.cpp:50) in function 'accelerator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_163_10' (accelerator.cpp:163) in function 'accelerator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.result_weight_changes.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w1' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_array.new_w2' (accelerator.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w1_local' (accelerator.cpp:43) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'w2_local' (accelerator.cpp:44) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.output_k' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.delta_kmin1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes' (accelerator.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.bias_change' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.output_k' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.delta_kmin1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes' (accelerator.cpp:88) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.bias_change' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.output_k' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.delta_kmin1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes' (accelerator.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.bias_change' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.output_k' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.delta_kmin1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes' (accelerator.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.bias_change' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.0' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out1.weight_changes.1' (accelerator.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.0' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_out2.weight_changes.1' (accelerator.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.0' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back2.weight_changes.1' (accelerator.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.0' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'array_back1.weight_changes.1' (accelerator.cpp:134) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.inference' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w1.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.0' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_w2.1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b1' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_array.new_b2' (accelerator.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x1' (accelerator.cpp:15) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x2' (accelerator.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (accelerator.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.0' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w1_local.1' (accelerator.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.0' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w2_local.1' (accelerator.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_1_local' (accelerator.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_2_local' (accelerator.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'output_array.inference' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w1.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.0' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_w2.1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b1' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_array.new_b2' (accelerator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x1' (accelerator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x2' (accelerator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (accelerator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.0' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w1_local.1' (accelerator.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.0' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2_local.1' (accelerator.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_1_local' (accelerator.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_2_local' (accelerator.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (weight_pe.cpp:12:65) to (array.cpp:51:1) in function 'model_array'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:70:9) in function 'accelerator'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerator' (accelerator.cpp:7:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.914 seconds; current allocated memory: 143.918 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_65_3' (accelerator.cpp:65:22) in function 'accelerator' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 175.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 180.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 181.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln13_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'model_array'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 182.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 182.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_69_4' (loop 'VITIS_LOOP_69_4'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation ('call_ret3', accelerator.cpp:134) to 'model_array' and 'call' operation ('call_ret1', accelerator.cpp:83) to 'model_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 26, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 185.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 186.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_160_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_160_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 186.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 186.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 188.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 188.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 190.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'model_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_9ns_28s_28_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_40_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'model_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 194.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_10ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_69_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 199.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_160_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_160_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.677 seconds; current allocated memory: 205.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/w2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/bias_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 207.926 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 214.992 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 221.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 46.322 seconds; current allocated memory: 117.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.305 seconds; current allocated memory: 0.668 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.298 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 0.309 MB.
