{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667783865113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  6 19:17:45 2022 " "Processing started: Sun Nov  6 19:17:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667783865116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783865116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783865117 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/vsadvani/CprE381/cpre381-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/vsadvani/CprE381/cpre381-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1667783865212 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/quartus/21.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/21.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783865224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667783865280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667783865280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pc-structural " "Found design unit 1: MIPS_pc-structural" {  } { { "../../proj/src/MIPS_pc.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866809 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_pc " "Found entity 1: MIPS_pc" {  } { { "../../proj/src/MIPS_pc.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pc_dffg-mixed " "Found design unit 1: MIPS_pc_dffg-mixed" {  } { { "../../proj/src/MIPS_pc_dffg.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc_dffg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866812 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_pc_dffg " "Found entity 1: MIPS_pc_dffg" {  } { { "../../proj/src/MIPS_pc_dffg.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc_dffg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866814 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_processor-structure " "Found design unit 1: MIPS_processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866817 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_processor " "Found entity 1: MIPS_processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866819 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addersubtractor-structural " "Found design unit 1: addersubtractor-structural" {  } { { "../../proj/src/addersubtractor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/addersubtractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866821 ""} { "Info" "ISGN_ENTITY_NAME" "1 addersubtractor " "Found entity 1: addersubtractor" {  } { { "../../proj/src/addersubtractor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/addersubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-mixed " "Found design unit 1: alu-mixed" {  } { { "../../proj/src/alu.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866823 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/alu.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu_addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu_addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_addersubtractor-structural " "Found design unit 1: alu_addersubtractor-structural" {  } { { "../../proj/src/alu_addersubtractor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu_addersubtractor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866825 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_addersubtractor " "Found entity 1: alu_addersubtractor" {  } { { "../../proj/src/alu_addersubtractor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu_addersubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866827 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-structural " "Found design unit 1: barrel_shifter-structural" {  } { { "../../proj/src/barrel_shifter.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/barrel_shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866830 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../proj/src/barrel_shifter.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/barrel_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/beq_bne.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/beq_bne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beq_bne-structural " "Found design unit 1: beq_bne-structural" {  } { { "../../proj/src/beq_bne.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/beq_bne.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866832 ""} { "Info" "ISGN_ENTITY_NAME" "1 beq_bne " "Found entity 1: beq_bne" {  } { { "../../proj/src/beq_bne.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/beq_bne.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-dataflow " "Found design unit 1: control_unit-dataflow" {  } { { "../../proj/src/control_unit.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/control_unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866834 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../proj/src/control_unit.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-behavior " "Found design unit 1: decoder5t32-behavior" {  } { { "../../proj/src/decoder5t32.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/decoder5t32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866836 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../proj/src/decoder5t32.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/decoder5t32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866838 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-structural " "Found design unit 1: dffg_N-structural" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/dffg_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866840 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/dffg_N.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-behavior " "Found design unit 1: extender-behavior" {  } { { "../../proj/src/extender.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866843 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../../proj/src/extender.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/extender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structural " "Found design unit 1: fullAdder-structural" {  } { { "../../proj/src/fullAdder.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/fullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866845 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../proj/src/fullAdder.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/fullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866847 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structural " "Found design unit 1: mux2t1-structural" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866849 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866851 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux32t1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypack " "Found design unit 1: mypack" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux32t1.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux32t1-behavior " "Found design unit 2: mux32t1-behavior" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux32t1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866854 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux32t1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/onesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/onesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp-structural " "Found design unit 1: onesComp-structural" {  } { { "../../proj/src/onesComp.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/onesComp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866856 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp " "Found entity 1: onesComp" {  } { { "../../proj/src/onesComp.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/onesComp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866858 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/regfile.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymatrix " "Found design unit 1: mymatrix" {  } { { "../../proj/src/regfile.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/regfile.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regfile-structural " "Found design unit 2: regfile-structural" {  } { { "../../proj/src/regfile.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/regfile.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866861 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../proj/src/regfile.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/regfile.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vsadvani/CprE381/cpre381-toolflow/proj/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866864 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667783866864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667783866864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667783866916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(52) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667783866918 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(55) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667783866918 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 MIPS_Processor.vhd(106) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(106): object \"s1\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667783866918 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s2 MIPS_Processor.vhd(106) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(106): object \"s2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667783866918 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783866946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "control" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783866961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addersubtractor addersubtractor:addFour " "Elaborating entity \"addersubtractor\" for hierarchy \"addersubtractor:addFour\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "addFour" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783866971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp addersubtractor:addFour\|onesComp:inverter " "Elaborating entity \"onesComp\" for hierarchy \"addersubtractor:addFour\|onesComp:inverter\"" {  } { { "../../proj/src/addersubtractor.vhd" "inverter" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/addersubtractor.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783866984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg addersubtractor:addFour\|onesComp:inverter\|invg:\\G_OnesComp:0:idk " "Elaborating entity \"invg\" for hierarchy \"addersubtractor:addFour\|onesComp:inverter\|invg:\\G_OnesComp:0:idk\"" {  } { { "../../proj/src/onesComp.vhd" "\\G_OnesComp:0:idk" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/onesComp.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783866994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N addersubtractor:addFour\|mux2t1_N:addsubctrl " "Elaborating entity \"mux2t1_N\" for hierarchy \"addersubtractor:addFour\|mux2t1_N:addsubctrl\"" {  } { { "../../proj/src/addersubtractor.vhd" "addsubctrl" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/addersubtractor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:x2 " "Elaborating entity \"andg2\" for hierarchy \"addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:x2\"" {  } { { "../../proj/src/mux2t1.vhd" "x2" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:x4 " "Elaborating entity \"org2\" for hierarchy \"addersubtractor:addFour\|mux2t1_N:addsubctrl\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:x4\"" {  } { { "../../proj/src/mux2t1.vhd" "x4" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/mux2t1.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder addersubtractor:addFour\|fullAdder:\\G_fullAdder:0:fullAdderlist " "Elaborating entity \"fullAdder\" for hierarchy \"addersubtractor:addFour\|fullAdder:\\G_fullAdder:0:fullAdderlist\"" {  } { { "../../proj/src/addersubtractor.vhd" "\\G_fullAdder:0:fullAdderlist" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/addersubtractor.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 addersubtractor:addFour\|fullAdder:\\G_fullAdder:0:fullAdderlist\|xorg2:xor1 " "Elaborating entity \"xorg2\" for hierarchy \"addersubtractor:addFour\|fullAdder:\\G_fullAdder:0:fullAdderlist\|xorg2:xor1\"" {  } { { "../../proj/src/fullAdder.vhd" "xor1" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/fullAdder.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:signExtender " "Elaborating entity \"extender\" for hierarchy \"extender:signExtender\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "signExtender" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_pc MIPS_pc:pcReg " "Elaborating entity \"MIPS_pc\" for hierarchy \"MIPS_pc:pcReg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "pcReg" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867174 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_RST_data MIPS_pc.vhd(26) " "VHDL Signal Declaration warning at MIPS_pc.vhd(26): used explicit default value for signal \"s_RST_data\" because signal was never assigned a value" {  } { { "../../proj/src/MIPS_pc.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667783867174 "|MIPS_Processor|MIPS_pc:pcReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_pc_dffg MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:0:ONESCOMPI " "Elaborating entity \"MIPS_pc_dffg\" for hierarchy \"MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:0:ONESCOMPI\"" {  } { { "../../proj/src/MIPS_pc.vhd" "\\G_NBit_DFFG:0:ONESCOMPI" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867185 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST_data MIPS_pc_dffg.vhd(34) " "VHDL Process Statement warning at MIPS_pc_dffg.vhd(34): signal \"i_RST_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MIPS_pc_dffg.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc_dffg.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667783867185 "|MIPS_Processor|MIPS_pc:pcReg|MIPS_pc_dffg:\G_NBit_DFFG:0:ONESCOMPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"regfile:registers\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "registers" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 regfile:registers\|decoder5t32:writeDecoder " "Elaborating entity \"decoder5t32\" for hierarchy \"regfile:registers\|decoder5t32:writeDecoder\"" {  } { { "../../proj/src/regfile.vhd" "writeDecoder" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/regfile.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N regfile:registers\|dffg_N:REG0 " "Elaborating entity \"dffg_N\" for hierarchy \"regfile:registers\|dffg_N:REG0\"" {  } { { "../../proj/src/regfile.vhd" "REG0" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/regfile.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg regfile:registers\|dffg_N:REG0\|dffg:\\G_NBit_DFFG:0:ONESCOMPI " "Elaborating entity \"dffg\" for hierarchy \"regfile:registers\|dffg_N:REG0\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\"" {  } { { "../../proj/src/dffg_N.vhd" "\\G_NBit_DFFG:0:ONESCOMPI" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/dffg_N.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 regfile:registers\|mux32t1:Read1 " "Elaborating entity \"mux32t1\" for hierarchy \"regfile:registers\|mux32t1:Read1\"" {  } { { "../../proj/src/regfile.vhd" "Read1" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/regfile.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:mainALU " "Elaborating entity \"alu\" for hierarchy \"alu:mainALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mainALU" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter alu:mainALU\|barrel_shifter:shifter " "Elaborating entity \"barrel_shifter\" for hierarchy \"alu:mainALU\|barrel_shifter:shifter\"" {  } { { "../../proj/src/alu.vhd" "shifter" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beq_bne alu:mainALU\|beq_bne:beq_bne_block " "Elaborating entity \"beq_bne\" for hierarchy \"alu:mainALU\|beq_bne:beq_bne_block\"" {  } { { "../../proj/src/alu.vhd" "beq_bne_block" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_addersubtractor alu:mainALU\|alu_addersubtractor:addsub " "Elaborating entity \"alu_addersubtractor\" for hierarchy \"alu:mainALU\|alu_addersubtractor:addsub\"" {  } { { "../../proj/src/alu.vhd" "addsub" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/alu.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783867924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:jalAddr " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:jalAddr\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "jalAddr" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667783868075 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667783869014 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667783869014 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667783869014 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1667783869216 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/MIPS_pc_dffg.vhd" "" { Text "/home/vsadvani/CprE381/cpre381-toolflow/proj/src/MIPS_pc_dffg.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1667783962875 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1667783962875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667784045165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667784088518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667784088518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114648 " "Implemented 114648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667784091613 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667784091613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114549 " "Implemented 114549 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667784091613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667784091613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667784091697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  6 19:21:31 2022 " "Processing ended: Sun Nov  6 19:21:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667784091697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:46 " "Elapsed time: 00:03:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667784091697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667784091697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667784091697 ""}
