+incdir+${V1M_ROOT}
${V1M_ROOT}/aib_dcc.v
${V1M_ROOT}/aib_aux_channel.v
${V1M_ROOT}/aib_aliasd.v
${V1M_ROOT}/aib_bitsync.v
${V1M_ROOT}/aib_bsr_red_wrap.v
${V1M_ROOT}/aib_buffx1_top.v
${V1M_ROOT}/aib_io_buffer.sv
${V1M_ROOT}/aib_ioring.v
${V1M_ROOT}/aib_jtag_bscan.v
${V1M_ROOT}/aib_mux21.v
#${V1M_ROOT}/aib_osc_clk.sv
${V1M_ROOT}/aib_redundancy.v
${V1M_ROOT}/aib_rstnsync.v
${V1M_ROOT}/aib_sm.v
${V1M_ROOT}/aib_sr_ms.v
${V1M_ROOT}/aib_sr_sl.v
${V1M_ROOT}/dll.sv
${V1M_ROOT}/aib_adapt_rxchnl.v
${V1M_ROOT}/aib_adapt_txchnl.v
${V1M_ROOT}/aib_adaptrxdbi_rxdp.v
${V1M_ROOT}/aib_adaptrxdp_async_fifo.v
${V1M_ROOT}/aib_adaptrxdp_fifo.v
${V1M_ROOT}/aib_adaptrxdp_fifo_ptr.v
${V1M_ROOT}/aib_adaptrxdp_fifo_ram.v
${V1M_ROOT}/aib_adapttxdbi_txdp.v
${V1M_ROOT}/aib_adapttxdp_async_fifo.v
${V1M_ROOT}/aib_adapttxdp_fifo.v
${V1M_ROOT}/aib_adapttxdp_fifo_ptr.v
${V1M_ROOT}/aib_adapttxdp_fifo_ram.v
${V1M_ROOT}/aib_adapt_2doto.v
${V1M_ROOT}/aib_avmm_rdl_intf.sv
${V1M_ROOT}/aib_avmm_adapt_csr.v
${V1M_ROOT}/aib_avmm.v
${V1M_ROOT}/aib_channel.v
${V1M_ROOT}/aib_model_top.v
