============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  01:45:51 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (44399 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -634                  
       Uncertainty:-     500                  
     Required Time:=   53134                  
      Launch Clock:-    3000                  
         Data Path:-    5735                  
             Slack:=   44399                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.4   223   259    7025    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   279    7304    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.6   183   286    7589    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7858    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.6   180   286    8144    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    8384    (-,-) 
  g33006__2398/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8735    (-,-) 
  ram_0_char_num_reg[0]/D      -       -     R     DFFX1          1    -     -     0    8735    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (44399 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -634                  
       Uncertainty:-     500                  
     Required Time:=   53134                  
      Launch Clock:-    3000                  
         Data Path:-    5735                  
             Slack:=   44399                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.4   223   259    7025    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   279    7304    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.6   183   286    7589    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7858    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.6   180   286    8144    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    8384    (-,-) 
  g33003__7410/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8735    (-,-) 
  ram_0_char_num_reg[3]/D      -       -     R     DFFX1          1    -     -     0    8735    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: MET (44419 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -654                  
       Uncertainty:-     500                  
     Required Time:=   53154                  
      Launch Clock:-    3000                  
         Data Path:-    5735                  
             Slack:=   44419                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.4   223   259    7025    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   279    7304    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.6   183   286    7589    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7858    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.6   180   286    8144    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    8384    (-,-) 
  g33004__6417/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8735    (-,-) 
  ram_0_char_num_reg[2]/D      -       -     R     DFFQX2         1    -     -     0    8735    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 4: MET (44419 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -654                  
       Uncertainty:-     500                  
     Required Time:=   53154                  
      Launch Clock:-    3000                  
         Data Path:-    5735                  
             Slack:=   44419                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.4   223   259    7025    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   279    7304    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.6   183   286    7589    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7858    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.6   180   286    8144    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    8384    (-,-) 
  g33005__5477/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8735    (-,-) 
  ram_0_char_num_reg[1]/D      -       -     R     DFFQX2         1    -     -     0    8735    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: MET (44596 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -622                  
       Uncertainty:-     500                  
     Required Time:=   53122                  
      Launch Clock:-    3000                  
         Data Path:-    5526                  
             Slack:=   44596                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.4   223   259    7025    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   279    7304    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.1   161   175    7478    (-,-) 
  g33623/Y                     -       A->Y  R     AND2X1         2  6.1   142   249    7727    (-,-) 
  g33408__2346/Y               -       D->Y  R     AND4X1         1  4.3   128   378    8106    (-,-) 
  g33347__6131/Y               -       B0->Y F     AOI21X1        1  4.2   276   145    8251    (-,-) 
  g33230__4733/Y               -       B->Y  R     NOR2X1         1  4.2   236   276    8526    (-,-) 
  rom_1_chipsel_reg/D          -       -     R     DFFHQX1        1    -     -     0    8526    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 6: MET (44625 ps) Setup Check with Pin rom_1_n0161_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_n0161_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5516                  
             Slack:=   44625                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 15.4   198   246    7011    (-,-) 
  g33797/Y                     -       A->Y  R     INVX1          2  6.1   165   190    7202    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.1   124   386    7588    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.1   165   391    7979    (-,-) 
  g33277__5122/Y               -       A->Y  R     AND2X1         2  6.1   142   250    8230    (-,-) 
  g33123__8428/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8516    (-,-) 
  rom_1_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    8516    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 7: MET (44625 ps) Setup Check with Pin rom_1_n0135_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_n0135_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5516                  
             Slack:=   44625                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 15.4   198   246    7011    (-,-) 
  g33797/Y                     -       A->Y  R     INVX1          2  6.1   165   190    7202    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.1   124   386    7588    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.1   165   391    7979    (-,-) 
  g33277__5122/Y               -       A->Y  R     AND2X1         2  6.1   142   250    8230    (-,-) 
  g33096__6131/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8516    (-,-) 
  rom_1_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    8516    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (44625 ps) Setup Check with Pin rom_0_n0161_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_n0161_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5516                  
             Slack:=   44625                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 15.4   198   246    7011    (-,-) 
  g33797/Y                     -       A->Y  R     INVX1          2  6.1   165   190    7202    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.1   124   386    7588    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.1   165   391    7979    (-,-) 
  g33276__1705/Y               -       A->Y  R     AND2X1         2  6.1   142   250    8230    (-,-) 
  g33133__6131/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8516    (-,-) 
  rom_0_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    8516    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 9: MET (44625 ps) Setup Check with Pin rom_0_n0135_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_n0135_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5516                  
             Slack:=   44625                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 15.4   198   246    7011    (-,-) 
  g33797/Y                     -       A->Y  R     INVX1          2  6.1   165   190    7202    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.1   124   386    7588    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.1   165   391    7979    (-,-) 
  g33276__1705/Y               -       A->Y  R     AND2X1         2  6.1   142   250    8230    (-,-) 
  g33119__5107/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8516    (-,-) 
  rom_0_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    8516    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (44680 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    5455                  
             Slack:=   44680                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y               -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y               -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y               -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y               -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y               -       B0->Y  R     OAI31X2        1  4.3   221   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y -       A->Y   R     TBUFX2         3 19.9   220   342    7676    (-,-) 
  drc_bufs34079/Y              -       A->Y   F     INVX1          2  6.6   211   231    7907    (-,-) 
  drc_bufs34078/Y              -       A->Y   R     INVX2          4 10.3   143   176    8083    (-,-) 
  g33397__8246/Y               -       A->Y   F     MXI2X2         1  4.2    69   274    8357    (-,-) 
  g33333__5107/Y               -       B->Y   R     NAND2X1        1  4.2   145    98    8455    (-,-) 
  i4004_alu_board_tmp_reg[3]/D -       -      R     DFFHQX1        1    -     -     0    8455    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 11: MET (44735 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    5400                  
             Slack:=   44735                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g6__9315/Y                   -       OE->Y  R     TBUFX2         6 15.6   176   250    7015    (-,-) 
  g18534__5477/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   136   238    7253    (-,-) 
  i4004_tio_board_g54__1617/Y  -       A->Y   R     TBUFX2         3 19.9   221   299    7552    (-,-) 
  drc_bufs34085/Y              -       A->Y   F     INVX1          2  6.2   201   226    7778    (-,-) 
  drc_bufs34084/Y              -       A->Y   R     INVX1          3  8.2   208   217    7995    (-,-) 
  g33395__1705/Y               -       A->Y   F     MXI2X2         1  4.2    69   307    8302    (-,-) 
  g33331__5477/Y               -       B->Y   R     NAND2X1        1  4.2   145    98    8400    (-,-) 
  i4004_alu_board_tmp_reg[0]/D -       -      R     DFFHQX1        1    -     -     0    8400    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 12: MET (44778 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    5358                  
             Slack:=   44778                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18492__5107/Y               -       A1->Y  R     AO22X2         5 14.0   186   423    6584    (-,-) 
  g18486__2346/Y               -       AN->Y  R     NOR2BX1        1  4.3   224   266    6850    (-,-) 
  g18485__9945/Y               -       B0->Y  F     AOI21X1        1  4.2   279   203    7054    (-,-) 
  g18483__4733/Y               -       B->Y   R     NAND2BX1       1  4.3   147   220    7273    (-,-) 
  i4004_alu_board_g257__5115/Y -       A->Y   R     TBUFX2         3 19.9   220   305    7578    (-,-) 
  drc_bufs34073/Y              -       A->Y   F     INVX1          2  6.6   211   231    7809    (-,-) 
  drc_bufs34072/Y              -       A->Y   R     INVX2          4 10.3   143   176    7985    (-,-) 
  g33396__5122/Y               -       A->Y   F     MXI2X2         1  4.2    69   274    8259    (-,-) 
  g33334__6260/Y               -       B->Y   R     NAND2X1        1  4.2   145    98    8358    (-,-) 
  i4004_alu_board_tmp_reg[2]/D -       -      R     DFFHQX1        1    -     -     0    8358    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 13: MET (44804 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[11]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[11]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5336                  
             Slack:=   44804                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK        -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q         -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                            -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                            -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                      -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                      -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                      -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                      -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                            -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                      -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                      -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                      -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                            -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                      -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32829__2802/Y                      -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g34028/Y                            -       A1->Y  F     AOI222X2       1  4.2   240   275    8141    (-,-) 
  g32428__7410/Y                      -       B->Y   R     NAND2X1        1  4.1   137   195    8336    (-,-) 
  i4004_ip_board_dram_temp_reg[11]/SI -       -      R     SDFFQX2        1    -     -     0    8336    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 14: MET (44804 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[9]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[9]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5336                  
             Slack:=   44804                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g34026/Y                           -       A1->Y  F     AOI222X2       1  4.2   240   275    8141    (-,-) 
  g32426__2346/Y                     -       B->Y   R     NAND2X1        1  4.1   137   195    8336    (-,-) 
  i4004_ip_board_dram_temp_reg[9]/SI -       -      R     SDFFQX2        1    -     -     0    8336    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 15: MET (44804 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[5]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[5]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5336                  
             Slack:=   44804                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g34022/Y                           -       A1->Y  F     AOI222X2       1  4.2   240   275    8141    (-,-) 
  g32422__6161/Y                     -       B->Y   R     NAND2X1        1  4.1   137   195    8336    (-,-) 
  i4004_ip_board_dram_temp_reg[5]/SI -       -      R     SDFFQX2        1    -     -     0    8336    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 16: MET (44804 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[4]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[4]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5336                  
             Slack:=   44804                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g34021/Y                           -       A1->Y  F     AOI222X2       1  4.2   240   275    8141    (-,-) 
  g32425__2883/Y                     -       B->Y   R     NAND2X1        1  4.1   137   195    8336    (-,-) 
  i4004_ip_board_dram_temp_reg[4]/SI -       -      R     SDFFQX2        1    -     -     0    8336    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 17: MET (44804 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[2]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[2]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5336                  
             Slack:=   44804                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g35436/Y                           -       A1->Y  F     AOI222X2       1  4.2   240   275    8141    (-,-) 
  g32415__5115/Y                     -       B->Y   R     NAND2X1        1  4.1   137   195    8336    (-,-) 
  i4004_ip_board_dram_temp_reg[2]/SI -       -      R     SDFFQX2        1    -     -     0    8336    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 18: MET (44804 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[0]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[0]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5336                  
             Slack:=   44804                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g35434/Y                           -       A1->Y  F     AOI222X2       1  4.2   240   275    8141    (-,-) 
  g32413__6131/Y                     -       B->Y   R     NAND2X1        1  4.1   137   195    8336    (-,-) 
  i4004_ip_board_dram_temp_reg[0]/SI -       -      R     SDFFQX2        1    -     -     0    8336    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 19: MET (44806 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    5330                  
             Slack:=   44806                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g5__4733/Y                   -       OE->Y  R     TBUFX2         6 15.4   174   249    7014    (-,-) 
  g18533__6417/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   136   237    7251    (-,-) 
  i4004_tio_board_g3__3680/Y   -       A->Y   R     TBUFX2         3 19.9   221   299    7550    (-,-) 
  drc_bufs34067/Y              -       A->Y   F     INVX1          2  6.6   211   231    7782    (-,-) 
  drc_bufs34066/Y              -       A->Y   R     INVX2          4 10.3   143   176    7957    (-,-) 
  g33402__7482/Y               -       A->Y   F     MXI2X2         1  4.2    69   274    8232    (-,-) 
  g33332__2398/Y               -       B->Y   R     NAND2X1        1  4.2   145    98    8330    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      R     DFFHQX1        1    -     -     0    8330    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 20: MET (44833 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[10]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[10]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5306                  
             Slack:=   44833                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK        -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q         -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                            -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                            -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                      -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                      -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                      -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                      -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                            -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                      -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                      -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                      -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                            -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                      -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                      -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g34027/Y                            -       B1->Y  F     AOI222X2       1  4.2   240   246    8111    (-,-) 
  g32427__1666/Y                      -       B->Y   R     NAND2X1        1  4.1   137   195    8306    (-,-) 
  i4004_ip_board_dram_temp_reg[10]/SI -       -      R     SDFFQX2        1    -     -     0    8306    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 21: MET (44833 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[8]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[8]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5306                  
             Slack:=   44833                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32829__2802/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g34025/Y                           -       B1->Y  F     AOI222X2       1  4.2   240   246    8111    (-,-) 
  g32421__4733/Y                     -       B->Y   R     NAND2X1        1  4.1   137   195    8306    (-,-) 
  i4004_ip_board_dram_temp_reg[8]/SI -       -      R     SDFFQX2        1    -     -     0    8306    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 22: MET (44852 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[7]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[7]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5288                  
             Slack:=   44852                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g32635__2802/Y                     -       A1->Y  F     AOI22X2        1  4.3   208   242    8108    (-,-) 
  g32424__9945/Y                     -       A->Y   R     NAND2X1        1  4.1   137   180    8288    (-,-) 
  i4004_ip_board_dram_temp_reg[7]/SI -       -      R     SDFFQX2        1    -     -     0    8288    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 23: MET (44852 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[6]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[6]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5288                  
             Slack:=   44852                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g32637__1705/Y                     -       A1->Y  F     AOI22X2        1  4.3   208   242    8108    (-,-) 
  g32423__9315/Y                     -       A->Y   R     NAND2X1        1  4.1   137   180    8288    (-,-) 
  i4004_ip_board_dram_temp_reg[6]/SI -       -      R     SDFFQX2        1    -     -     0    8288    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 24: MET (44852 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[3]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[3]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5288                  
             Slack:=   44852                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g32643__8246/Y                     -       A1->Y  F     AOI22X2        1  4.3   208   242    8108    (-,-) 
  g32414__1881/Y                     -       A->Y   R     NAND2X1        1  4.1   137   180    8288    (-,-) 
  i4004_ip_board_dram_temp_reg[3]/SI -       -      R     SDFFQX2        1    -     -     0    8288    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 25: MET (44852 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[1]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[1]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5288                  
             Slack:=   44852                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q        -       CK->Q  F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                           -       A->Y   R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33574/Y                           -       B->Y   R     OR3X1          2  8.1   181   273    5172    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X4        3  8.3   180   197    5370    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   265    5635    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5914    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6196    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6348    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   277   240    6589    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   274    6862    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  6.3   146   284    7146    (-,-) 
  g33001/Y                           -       A->Y   F     INVX1          2  6.7   200   188    7334    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   190   202    7536    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 34.1   208   330    7866    (-,-) 
  g32647__1881/Y                     -       A1->Y  F     AOI22X2        1  4.3   208   242    8108    (-,-) 
  g32416__7482/Y                     -       A->Y   R     NAND2X1        1  4.1   137   180    8288    (-,-) 
  i4004_ip_board_dram_temp_reg[1]/SI -       -      R     SDFFQX2        1    -     -     0    8288    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 26: MET (44863 ps) Setup Check with Pin rom_1_srcff_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_srcff_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5278                  
             Slack:=   44863                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.4   223   259    7025    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   279    7304    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.1   161   175    7478    (-,-) 
  g33623/Y                     -       A->Y  R     AND2X1         2  6.1   142   249    7727    (-,-) 
  g33585/Y                     -       AN->Y R     NOR2BX2        2  6.1   192   238    7966    (-,-) 
  g33403__4733/Y               -       A1->Y R     AO22X1         1  4.2   109   313    8278    (-,-) 
  rom_1_srcff_reg/D            -       -     R     DFFHQX1        1    -     -     0    8278    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 27: MET (44863 ps) Setup Check with Pin rom_0_srcff_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_srcff_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5278                  
             Slack:=   44863                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.4   223   259    7025    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   279    7304    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.1   161   175    7478    (-,-) 
  g33623/Y                     -       A->Y  R     AND2X1         2  6.1   142   249    7727    (-,-) 
  g33585/Y                     -       AN->Y R     NOR2BX2        2  6.1   192   238    7966    (-,-) 
  g33406__9945/Y               -       A1->Y R     AO22X1         1  4.2   109   313    8278    (-,-) 
  rom_0_srcff_reg/D            -       -     R     DFFHQX1        1    -     -     0    8278    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 28: MET (44996 ps) Setup Check with Pin i4004_id_board_n0405_reg/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_n0405_reg/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -659                  
       Uncertainty:-     500                  
     Required Time:=   53159                  
      Launch Clock:-    3000                  
         Data Path:-    5164                  
             Slack:=   44996                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  R     DFFHQX1        3  8.8   189  1680    4680    (-,-) 
  g18579__5526/Y               -       B->Y   R     AND2X1         2  6.7   154   283    4963    (-,-) 
  g18543__5526/Y               -       B0->Y  F     AOI2BB1X2      3  8.3   146   160    5123    (-,-) 
  g18537/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5287    (-,-) 
  g18508__5477/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   265    5551    (-,-) 
  g18504/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5777    (-,-) 
  g18498__3680/Y               -       A1N->Y F     AOI2BB1X2      4 10.3   171   284    6062    (-,-) 
  g18490__5477/Y               -       A1->Y  F     AO21X1         2  6.3   174   265    6326    (-,-) 
  g18487__1666/Y               -       B0->Y  R     AOI2BB1X1      1  4.1   214   225    6551    (-,-) 
  g18484__9315/Y               -       B0->Y  R     AO21X2         5 13.2   169   270    6821    (-,-) 
  g33401__5115/Y               -       C->Y   F     NAND3BX2       1  4.2   255   236    7057    (-,-) 
  g33340__3680/Y               -       B->Y   R     NOR2X1         1  4.7   255   277    7334    (-,-) 
  g35440/Y                     -       B0->Y  F     AOI22X2        1  4.1   192   239    7573    (-,-) 
  g33103__9315/Y               -       A->Y   F     AND2X1         1  4.1   115   190    7763    (-,-) 
  g33043__5115/Y               -       AN->Y  F     NOR2BX1        1  4.1   136   156    7919    (-,-) 
  g32912__4319/Y               -       B->Y   R     MXI2X2         1  4.1    58   244    8164    (-,-) 
  i4004_id_board_n0405_reg/SI  -       -      R     SDFFQX1        1    -     -     0    8164    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 29: MET (45034 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -617                  
       Uncertainty:-     500                  
     Required Time:=   53117                  
      Launch Clock:-    3000                  
         Data Path:-    5083                  
             Slack:=   45034                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK    -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q     -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y                  -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y                  -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                        -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y                  -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                        -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y                  -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y                  -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y                  -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y                  -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y                  -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y                  -       B0->Y  R     OAI31X2        1  4.3   221   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y    -       A->Y   R     TBUFX2         3 19.9   220   342    7676    (-,-) 
  drc_bufs34079/Y                 -       A->Y   F     INVX1          2  6.6   211   231    7907    (-,-) 
  drc_bufs34078/Y                 -       A->Y   R     INVX2          4 10.3   143   176    8083    (-,-) 
  i4004_ip_board_incr_in_reg[3]/D -       -      R     SDFFQX1        4    -     -     0    8083    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 30: MET (45048 ps) Setup Check with Pin i4004_id_board_opr_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opr_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -631                  
       Uncertainty:-     500                  
     Required Time:=   53131                  
      Launch Clock:-    3000                  
         Data Path:-    5083                  
             Slack:=   45048                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y               -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y               -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y               -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y               -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y               -       B0->Y  R     OAI31X2        1  4.3   221   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y -       A->Y   R     TBUFX2         3 19.9   220   342    7676    (-,-) 
  drc_bufs34079/Y              -       A->Y   F     INVX1          2  6.6   211   231    7907    (-,-) 
  drc_bufs34078/Y              -       A->Y   R     INVX2          4 10.3   143   176    8083    (-,-) 
  i4004_id_board_opr_reg[3]/D  -       -      R     SDFFQX2        4    -     -     0    8083    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 31: MET (45050 ps) Setup Check with Pin i4004_id_board_opa_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opa_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -632                  
       Uncertainty:-     500                  
     Required Time:=   53132                  
      Launch Clock:-    3000                  
         Data Path:-    5083                  
             Slack:=   45050                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y               -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y               -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y               -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y               -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y               -       B0->Y  R     OAI31X2        1  4.3   221   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y -       A->Y   R     TBUFX2         3 19.9   220   342    7676    (-,-) 
  drc_bufs34079/Y              -       A->Y   F     INVX1          2  6.6   211   231    7907    (-,-) 
  drc_bufs34078/Y              -       A->Y   R     INVX2          4 10.3   143   176    8083    (-,-) 
  i4004_id_board_opa_reg[3]/D  -       -      R     EDFFX4         4    -     -     0    8083    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 32: MET (45054 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[7]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[7]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -648                  
       Uncertainty:-     500                  
     Required Time:=   53148                  
      Launch Clock:-    3000                  
         Data Path:-    5094                  
             Slack:=   45054                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                          -       A->Y  R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33605/Y                          -       B->Y  R     OR3X1          2  6.7   152   257    5156    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5336    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5646    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.1   141   169    5814    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.3   107   266    6081    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.1   149   132    6212    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  8.7   229   232    6445    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 17.6   248   345    6789    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X2          4 10.7   163   307    7096    (-,-) 
  g32853__5526/Y                    -       B->Y  R     NOR2BX1        1  4.3   228   217    7313    (-,-) 
  g32835__1881/Y                    -       B0->Y F     AOI21X1        1  4.1   276   205    7517    (-,-) 
  g32803__7410/Y                    -       B->Y  F     AND2X1         1  4.2   118   237    7754    (-,-) 
  g32650__7482/Y                    -       B0->Y R     OAI21X1        1  4.1   237   125    7880    (-,-) 
  g32432__5107/Y                    -       B->Y  R     OR2X1          1  4.1    98   214    8094    (-,-) 
  i4004_sp_board_dram_temp_reg[7]/D -       -     R     DFFQX4         1    -     -     0    8094    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 33: MET (45054 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[6]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[6]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -648                  
       Uncertainty:-     500                  
     Required Time:=   53148                  
      Launch Clock:-    3000                  
         Data Path:-    5094                  
             Slack:=   45054                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                          -       A->Y  R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33605/Y                          -       B->Y  R     OR3X1          2  6.7   152   257    5156    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5336    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5646    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.1   141   169    5814    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.3   107   266    6081    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.1   149   132    6212    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  8.7   229   232    6445    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 17.6   248   345    6789    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X2          4 10.7   163   307    7096    (-,-) 
  g32854__6783/Y                    -       B->Y  R     NOR2BX1        1  4.3   228   217    7313    (-,-) 
  g32849__5107/Y                    -       B0->Y F     AOI21X1        1  4.1   276   205    7517    (-,-) 
  g32813__8428/Y                    -       B->Y  F     AND2X1         1  4.2   118   237    7754    (-,-) 
  g32651__4733/Y                    -       B0->Y R     OAI21X1        1  4.1   237   125    7880    (-,-) 
  g32431__2398/Y                    -       B->Y  R     OR2X1          1  4.1    98   214    8094    (-,-) 
  i4004_sp_board_dram_temp_reg[6]/D -       -     R     DFFQX4         1    -     -     0    8094    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 34: MET (45054 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[5]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[5]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -648                  
       Uncertainty:-     500                  
     Required Time:=   53148                  
      Launch Clock:-    3000                  
         Data Path:-    5094                  
             Slack:=   45054                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                          -       A->Y  R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33605/Y                          -       B->Y  R     OR3X1          2  6.7   152   257    5156    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5336    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5646    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.1   141   169    5814    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.3   107   266    6081    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.1   149   132    6212    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  8.7   229   232    6445    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 17.6   248   345    6789    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X2          4 10.7   163   307    7096    (-,-) 
  g32855__3680/Y                    -       B->Y  R     NOR2BX1        1  4.3   228   217    7313    (-,-) 
  g32847__5477/Y                    -       B0->Y F     AOI21X1        1  4.1   276   205    7517    (-,-) 
  g32812__4319/Y                    -       B->Y  F     AND2X1         1  4.2   118   237    7754    (-,-) 
  g32652__6161/Y                    -       B0->Y R     OAI21X1        1  4.1   237   125    7880    (-,-) 
  g32430__5477/Y                    -       B->Y  R     OR2X1          1  4.1    98   214    8094    (-,-) 
  i4004_sp_board_dram_temp_reg[5]/D -       -     R     DFFQX4         1    -     -     0    8094    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 35: MET (45054 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[4]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[4]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -648                  
       Uncertainty:-     500                  
     Required Time:=   53148                  
      Launch Clock:-    3000                  
         Data Path:-    5094                  
             Slack:=   45054                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q       -       CK->Q F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                          -       A->Y  R     INVX2          7 18.1   223   223    4900    (-,-) 
  g33605/Y                          -       B->Y  R     OR3X1          2  6.7   152   257    5156    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5336    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5646    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.1   141   169    5814    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.3   107   266    6081    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.1   149   132    6212    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  8.7   229   232    6445    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 17.6   248   345    6789    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X2          4 10.7   163   307    7096    (-,-) 
  g32857__2802/Y                    -       B->Y  R     NOR2BX1        1  4.3   228   217    7313    (-,-) 
  g32845__7410/Y                    -       B0->Y F     AOI21X1        1  4.1   276   205    7517    (-,-) 
  g32811__6260/Y                    -       B->Y  F     AND2X1         1  4.2   118   237    7754    (-,-) 
  g32653__9315/Y                    -       B0->Y R     OAI21X1        1  4.1   237   125    7880    (-,-) 
  g32429__6417/Y                    -       B->Y  R     OR2X1          1  4.1    98   214    8094    (-,-) 
  i4004_sp_board_dram_temp_reg[4]/D -       -     R     DFFQX4         1    -     -     0    8094    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 36: MET (45099 ps) Setup Check with Pin i4004_alu_board_acc_reg[0]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_acc_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -638                  
       Uncertainty:-     500                  
     Required Time:=   53138                  
      Launch Clock:-    3000                  
         Data Path:-    5039                  
             Slack:=   45099                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g33600/Y                     -       B->Y  R     OR2X1          3  8.2   182   200    6965    (-,-) 
  g33356__2346/Y               -       B->Y  R     AND2X2         4 11.5   149   300    7265    (-,-) 
  g33228__5115/Y               -       AN->Y R     NOR2BX1        1  4.3   232   249    7514    (-,-) 
  g33098__5115/Y               -       B0->Y F     AOI21X1        1  4.1   276   207    7721    (-,-) 
  drc34673/Y                   -       A->Y  F     BUFX2          1  4.2    71   218    7939    (-,-) 
  g33077__4319/Y               -       B->Y  R     NAND2X1        1  4.2   130    99    8039    (-,-) 
  i4004_alu_board_acc_reg[0]/D -       -     R     DFFHQX1        1    -     -     0    8039    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 37: MET (45101 ps) Setup Check with Pin i4004_alu_board_acc_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_acc_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -639                  
       Uncertainty:-     500                  
     Required Time:=   53139                  
      Launch Clock:-    3000                  
         Data Path:-    5038                  
             Slack:=   45101                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g33600/Y                     -       B->Y  R     OR2X1          3  8.2   182   200    6965    (-,-) 
  g33356__2346/Y               -       B->Y  R     AND2X2         4 11.5   149   300    7265    (-,-) 
  g33226__6131/Y               -       AN->Y R     NOR2BX1        1  4.3   231   249    7514    (-,-) 
  g33097__1881/Y               -       B0->Y F     AOI21X1        1  4.1   276   206    7720    (-,-) 
  drc34669/Y                   -       A->Y  F     BUFX2          1  4.2    71   218    7939    (-,-) 
  g33069__2346/Y               -       B->Y  R     NAND2X1        1  4.2   123    99    8038    (-,-) 
  i4004_alu_board_acc_reg[2]/D -       -     R     DFFHQX1        1    -     -     0    8038    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 38: MET (45105 ps) Setup Check with Pin i4004_id_board_opr_reg[0]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opr_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -600                  
       Uncertainty:-     500                  
     Required Time:=   53100                  
      Launch Clock:-    3000                  
         Data Path:-    4995                  
             Slack:=   45105                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g6__9315/Y                   -       OE->Y  R     TBUFX2         6 15.6   176   250    7015    (-,-) 
  g18534__5477/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   136   238    7253    (-,-) 
  i4004_tio_board_g54__1617/Y  -       A->Y   R     TBUFX2         3 19.9   221   299    7552    (-,-) 
  drc_bufs34085/Y              -       A->Y   F     INVX1          2  6.2   201   226    7778    (-,-) 
  drc_bufs34084/Y              -       A->Y   R     INVX1          3  8.2   208   217    7995    (-,-) 
  i4004_id_board_opr_reg[0]/D  -       -      R     SDFFQX2        3    -     -     0    7995    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 39: MET (45108 ps) Setup Check with Pin i4004_id_board_opa_reg[0]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opa_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -603                  
       Uncertainty:-     500                  
     Required Time:=   53103                  
      Launch Clock:-    3000                  
         Data Path:-    4995                  
             Slack:=   45108                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g6__9315/Y                   -       OE->Y  R     TBUFX2         6 15.6   176   250    7015    (-,-) 
  g18534__5477/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   136   238    7253    (-,-) 
  i4004_tio_board_g54__1617/Y  -       A->Y   R     TBUFX2         3 19.9   221   299    7552    (-,-) 
  drc_bufs34085/Y              -       A->Y   F     INVX1          2  6.2   201   226    7778    (-,-) 
  drc_bufs34084/Y              -       A->Y   R     INVX1          3  8.2   208   217    7995    (-,-) 
  i4004_id_board_opa_reg[0]/D  -       -      R     EDFFX4         3    -     -     0    7995    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 40: MET (45146 ps) Setup Check with Pin i4004_id_board_opr_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opr_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -631                  
       Uncertainty:-     500                  
     Required Time:=   53131                  
      Launch Clock:-    3000                  
         Data Path:-    4985                  
             Slack:=   45146                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18492__5107/Y               -       A1->Y  R     AO22X2         5 14.0   186   423    6584    (-,-) 
  g18486__2346/Y               -       AN->Y  R     NOR2BX1        1  4.3   224   266    6850    (-,-) 
  g18485__9945/Y               -       B0->Y  F     AOI21X1        1  4.2   279   203    7054    (-,-) 
  g18483__4733/Y               -       B->Y   R     NAND2BX1       1  4.3   147   220    7273    (-,-) 
  i4004_alu_board_g257__5115/Y -       A->Y   R     TBUFX2         3 19.9   220   305    7578    (-,-) 
  drc_bufs34073/Y              -       A->Y   F     INVX1          2  6.6   211   231    7809    (-,-) 
  drc_bufs34072/Y              -       A->Y   R     INVX2          4 10.3   143   176    7985    (-,-) 
  i4004_id_board_opr_reg[2]/D  -       -      R     SDFFQX2        4    -     -     0    7985    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 41: MET (45146 ps) Setup Check with Pin i4004_id_board_opa_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opa_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -631                  
       Uncertainty:-     500                  
     Required Time:=   53131                  
      Launch Clock:-    3000                  
         Data Path:-    4985                  
             Slack:=   45146                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18492__5107/Y               -       A1->Y  R     AO22X2         5 14.0   186   423    6584    (-,-) 
  g18486__2346/Y               -       AN->Y  R     NOR2BX1        1  4.3   224   266    6850    (-,-) 
  g18485__9945/Y               -       B0->Y  F     AOI21X1        1  4.2   279   203    7054    (-,-) 
  g18483__4733/Y               -       B->Y   R     NAND2BX1       1  4.3   147   220    7273    (-,-) 
  i4004_alu_board_g257__5115/Y -       A->Y   R     TBUFX2         3 19.9   220   305    7578    (-,-) 
  drc_bufs34073/Y              -       A->Y   F     INVX1          2  6.6   211   231    7809    (-,-) 
  drc_bufs34072/Y              -       A->Y   R     INVX2          4 10.3   143   176    7985    (-,-) 
  i4004_id_board_opa_reg[2]/D  -       -      R     SDFFQX2        4    -     -     0    7985    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 42: MET (45152 ps) Setup Check with Pin i4004_sp_board_row_reg[1]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_row_reg[1]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -637                  
       Uncertainty:-     500                  
     Required Time:=   53137                  
      Launch Clock:-    3000                  
         Data Path:-    4985                  
             Slack:=   45152                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18492__5107/Y               -       A1->Y  R     AO22X2         5 14.0   186   423    6584    (-,-) 
  g18486__2346/Y               -       AN->Y  R     NOR2BX1        1  4.3   224   266    6850    (-,-) 
  g18485__9945/Y               -       B0->Y  F     AOI21X1        1  4.2   279   203    7054    (-,-) 
  g18483__4733/Y               -       B->Y   R     NAND2BX1       1  4.3   147   220    7273    (-,-) 
  i4004_alu_board_g257__5115/Y -       A->Y   R     TBUFX2         3 19.9   220   305    7578    (-,-) 
  drc_bufs34073/Y              -       A->Y   F     INVX1          2  6.6   211   231    7809    (-,-) 
  drc_bufs34072/Y              -       A->Y   R     INVX2          4 10.3   143   176    7985    (-,-) 
  i4004_sp_board_row_reg[1]/SI -       -      R     SDFFQX2        4    -     -     0    7985    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 43: MET (45173 ps) Setup Check with Pin i4004_id_board_opr_reg[1]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opr_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -631                  
       Uncertainty:-     500                  
     Required Time:=   53131                  
      Launch Clock:-    3000                  
         Data Path:-    4957                  
             Slack:=   45173                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g5__4733/Y                   -       OE->Y  R     TBUFX2         6 15.4   174   249    7014    (-,-) 
  g18533__6417/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   136   237    7251    (-,-) 
  i4004_tio_board_g3__3680/Y   -       A->Y   R     TBUFX2         3 19.9   221   299    7550    (-,-) 
  drc_bufs34067/Y              -       A->Y   F     INVX1          2  6.6   211   231    7782    (-,-) 
  drc_bufs34066/Y              -       A->Y   R     INVX2          4 10.3   143   176    7957    (-,-) 
  i4004_id_board_opr_reg[1]/D  -       -      R     SDFFQX2        4    -     -     0    7957    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 44: MET (45173 ps) Setup Check with Pin i4004_id_board_opa_reg[1]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opa_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -631                  
       Uncertainty:-     500                  
     Required Time:=   53131                  
      Launch Clock:-    3000                  
         Data Path:-    4957                  
             Slack:=   45173                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g5__4733/Y                   -       OE->Y  R     TBUFX2         6 15.4   174   249    7014    (-,-) 
  g18533__6417/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   136   237    7251    (-,-) 
  i4004_tio_board_g3__3680/Y   -       A->Y   R     TBUFX2         3 19.9   221   299    7550    (-,-) 
  drc_bufs34067/Y              -       A->Y   F     INVX1          2  6.6   211   231    7782    (-,-) 
  drc_bufs34066/Y              -       A->Y   R     INVX2          4 10.3   143   176    7957    (-,-) 
  i4004_id_board_opa_reg[1]/D  -       -      R     SDFFQX2        4    -     -     0    7957    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 45: MET (45179 ps) Setup Check with Pin i4004_sp_board_row_reg[0]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_row_reg[0]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -637                  
       Uncertainty:-     500                  
     Required Time:=   53137                  
      Launch Clock:-    3000                  
         Data Path:-    4957                  
             Slack:=   45179                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g5__4733/Y                   -       OE->Y  R     TBUFX2         6 15.4   174   249    7014    (-,-) 
  g18533__6417/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   136   237    7251    (-,-) 
  i4004_tio_board_g3__3680/Y   -       A->Y   R     TBUFX2         3 19.9   221   299    7550    (-,-) 
  drc_bufs34067/Y              -       A->Y   F     INVX1          2  6.6   211   231    7782    (-,-) 
  drc_bufs34066/Y              -       A->Y   R     INVX2          4 10.3   143   176    7957    (-,-) 
  i4004_sp_board_row_reg[0]/SI -       -      R     SDFFQX2        4    -     -     0    7957    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 46: MET (45200 ps) Setup Check with Pin ram_0_ram_sel_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram_sel_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -625                  
       Uncertainty:-     500                  
     Required Time:=   53125                  
      Launch Clock:-    3000                  
         Data Path:-    4925                  
             Slack:=   45200                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.4   223   259    7025    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   279    7304    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.1   161   175    7478    (-,-) 
  g33338__5526/Y               -       A->Y  F     MXI2X2         1  4.2    69   283    7761    (-,-) 
  g33267__4319/Y               -       B->Y  R     NOR2X1         1  4.2   214   164    7925    (-,-) 
  ram_0_ram_sel_reg/D          -       -     R     DFFHQX1        1    -     -     0    7925    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 47: MET (45219 ps) Setup Check with Pin i4004_sp_board_din_n_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -597                  
       Uncertainty:-     500                  
     Required Time:=   53097                  
      Launch Clock:-    3000                  
         Data Path:-    4877                  
             Slack:=   45219                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK  -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q   -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y                -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y                -       B->Y   F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y                -       A->Y   F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                      -       A->Y   R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y                -       B->Y   R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                      -       A->Y   R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y                -       D->Y   R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y                -       D->Y   R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                    -       OE->Y  F     TBUFX2         7 17.4   223   259    7025    (-,-) 
  g18532__7410/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   290    7315    (-,-) 
  i4004_tio_board_g53__5526/Y   -       A->Y   F     TBUFX2         3 19.8   254   334    7648    (-,-) 
  drc_bufs34073/Y               -       A->Y   R     INVX1          2  6.7   187   229    7877    (-,-) 
  i4004_sp_board_din_n_reg[2]/D -       -      R     SDFFQX1        2    -     -     0    7877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 48: MET (45220 ps) Setup Check with Pin i4004_alu_board_n0873_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_n0873_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    4916                  
             Slack:=   45220                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[0]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[0]/Q  -       CK->Q F     SDFFQX2        6 16.1   215  1676    4676    (-,-) 
  g33823/Y                     -       A->Y  R     INVX2          7 18.1   223   223    4900    (-,-) 
  g17751__6161/Y               -       A->Y  R     OR3X4         13 31.2   180   297    5197    (-,-) 
  g17744__6131/Y               -       B->Y  R     OR2X2          4 11.9   140   234    5431    (-,-) 
  g33671/Y                     -       B->Y  R     AND2X1         1  4.3   105   231    5662    (-,-) 
  g33567/Y                     -       B0->Y F     OAI2BB1X1      1  4.1   255   220    5882    (-,-) 
  g33407__2883/Y               -       AN->Y F     NAND2BX1       1  4.2   268   303    6184    (-,-) 
  g33339__6783/Y               -       B->Y  R     NOR2X1         1  4.1   230   269    6453    (-,-) 
  g34040/Y                     -       AN->Y R     NOR3BX2        1  4.1   199   324    6776    (-,-) 
  g33109__1666/Y               -       B->Y  R     OR2X1          2  6.7   151   225    7001    (-,-) 
  g33058__4733/Y               -       A->Y  R     AND2X1         4 10.5   232   294    7296    (-,-) 
  g32916__6783/Y               -       A1->Y F     AOI21X1        1  4.1   281   300    7595    (-,-) 
  drc34600/Y                   -       A->Y  F     CLKBUFX2       1  4.2    71   221    7816    (-,-) 
  g32818__3680/Y               -       B->Y  R     NAND2X1        1  4.2   145    99    7916    (-,-) 
  i4004_alu_board_n0873_reg/D  -       -     R     DFFHQX1        1    -     -     0    7916    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 49: MET (45225 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -597                  
       Uncertainty:-     500                  
     Required Time:=   53097                  
      Launch Clock:-    3000                  
         Data Path:-    4872                  
             Slack:=   45225                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK  -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q   -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y                -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y                -       B->Y   F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y                -       A->Y   F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                      -       A->Y   R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y                -       B->Y   R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                      -       A->Y   R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y                -       D->Y   R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y                -       D->Y   R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g1__2346/Y                    -       OE->Y  F     TBUFX3        10 24.1   210   259    7024    (-,-) 
  g18529__2883/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   284    7309    (-,-) 
  i4004_tio_board_g52__6783/Y   -       A->Y   F     TBUFX2         3 19.8   254   334    7642    (-,-) 
  drc_bufs34079/Y               -       A->Y   R     INVX1          2  6.7   187   229    7872    (-,-) 
  i4004_sp_board_din_n_reg[3]/D -       -      R     SDFFQX1        2    -     -     0    7872    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 50: MET (45241 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][2]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][2]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -584                  
       Uncertainty:-     500                  
     Required Time:=   53084                  
      Launch Clock:-    3000                  
         Data Path:-    4844                  
             Slack:=   45241                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y                     -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y                     -       B->Y  F     NOR2X1         1  4.1   151   148    5007    (-,-) 
  g17750__4733/Y                     -       A->Y  F     AND2X1         2  7.9   209   223    5230    (-,-) 
  g17748/Y                           -       A->Y  R     INVX2          5 13.6   176   194    5424    (-,-) 
  g17743__7098/Y                     -       B->Y  R     OR2X1          3  8.8   194   238    5662    (-,-) 
  g34010/Y                           -       A->Y  R     AND3X4         1  4.1    80   357    6019    (-,-) 
  g17729__5107/Y                     -       D->Y  R     AND4X1         1  4.3   128   352    6370    (-,-) 
  g17728__2398/Y                     -       D->Y  R     AND4X4         8 28.5   112   395    6765    (-,-) 
  g4__6161/Y                         -       OE->Y R     TBUFX2         7 17.5   195   261    7026    (-,-) 
  g33687/Y                           -       A->Y  R     AND2X1         2  6.3   146   267    7293    (-,-) 
  drc_buf_sp35280/Y                  -       A->Y  R     BUFX2          9 20.7   228   260    7553    (-,-) 
  drc_buf_sp35279/Y                  -       A->Y  R     BUFX2          8 18.6   208   291    7844    (-,-) 
  ram_0_ram1_ram_array_reg[11][2]/SI -       -     R     SDFFQX1        8    -     -     0    7844    (-,-) 
#-----------------------------------------------------------------------------------------------------------


