Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.12-s027_1, built Wed Oct 05 2016
Options: -legacy_ui 
Date:    Fri Apr 11 12:28:47 2025
Host:    krok.fransg.eit.lth.se (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz 9216KB) (16222652KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

WARNING: This version of the tool is 3110 days old.
legacy_genus:/> source ./scripts/synt.tcl
Sourcing './scripts/synt.tcl' (Fri Apr 11 12:29:06 +0200 2025)...



 DESIGN FILES 



Sourcing './/scripts/design_setup.tcl' (Fri Apr 11 12:29:06 +0200 2025)...
  Setting attribute of root '/': 'script_search_path' = .//scripts
  Setting attribute of root '/': 'init_hdl_search_path' =   ../pulpino/rtl/includes/  ../pulpino/rtl/components/  ../pulpino/rtl/  ../pulpino/ips/riscv/  ../pulpino/ips/riscv/include/  ../pulpino/ips/adv_dbg_if/rtl  ../pulpino/ips/apb/apb2per  ../pulpino/ips/apb/apb_event_unit  ../pulpino/ips/apb/apb_event_unit/include  ../pulpino/ips/apb/apb_gpio  ../pulpino/ips/apb/apb_node  ../pulpino/ips/apb/apb_pulpino  ../pulpino/ips/apb/apb_timer  ../pulpino/ips/apb/apb_uart  ../pulpino/ips/apb/apb_uart_sv  ../pulpino/ips/axi/axi2apb  ../pulpino/ips/axi/axi_mem_if_DP  ../pulpino/ips/axi/axi_node  ../pulpino/ips/axi/axi_slice  ../pulpino/ips/axi/axi_slice_dc  ../pulpino/ips/axi/axi_spi_master  
	../pulpino/ips/axi/axi_spi_slave  ../pulpino/ips/axi/core2axi  
  Setting attribute of root '/': 'init_lib_search_path' =   /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs  /usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/libs  /usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/libs  /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm  

  Message Summary for Library CLOCK65LPLVT_nom_1.20V_25C.lib:
  ***********************************************************
  An unsupported construct was detected in this library. [LBR-40]: 112
  ***********************************************************
 
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'HS65_LL_BK1SX1' (File /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs/CORE65LPLVT_nom_1.20V_25C.lib, Line 482297)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'HS65_LL_BK1SX1'. This may cause potential problems with results of downstream tools (File /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs/CORE65LPLVT_nom_1.20V_25C.lib)

  Message Summary for Library CORE65LPLVT_nom_1.20V_25C.lib:
  **********************************************************
  Missing sequential block in the sequential cell. [LBR-526]: 1
  Missing clock pin in the sequential cell. [LBR-525]: 1
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 868
  **********************************************************
 

  Message Summary for Library SPHDL100909_nom_1.20V_25C.lib:
  **********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 2
  **********************************************************
 

  Message Summary for Library Pads_Oct2012.lib:
  *********************************************
  Could not find an attribute in the library. [LBR-436]: 4
  *********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'CLOCK65LPLVT_nom_1.20V_25C.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX10'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX14'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX17'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX21'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX24'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX27'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX31'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX34'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX38'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX41'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX52'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX62'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX7'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX82'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX18' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX18' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX53' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX53' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX9' must have an output pin.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'CORE65LPLVT_nom_1.20V_25C.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'SPHDL100909_nom_1.20V_25C.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'Pads_Oct2012.lib'.
  Setting attribute of root '/': 'library' =   CLOCK65LPLVT_nom_1.20V_25C.lib  CORE65LPLVT_nom_1.20V_25C.lib  SPHDL100909_nom_1.20V_25C.lib  Pads_Oct2012.lib
  Setting attribute of root '/': 'syn_generic_effort' = high
  Setting attribute of root '/': 'syn_map_effort' = high
  Setting attribute of root '/': 'syn_opt_effort' = high
  Setting attribute of root '/': 'information_level' = 5
  Setting attribute of root '/': 'hdl_error_on_latch' = false



 ANALYZE HDL DESIGN 



`define SPI_QUAD_TX 2'b10
                        |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'SPI_QUAD_TX' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 13, column 25.
        : The latest definition of the macro will be used.
`define SPI_QUAD_RX 2'b11
                        |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'SPI_QUAD_RX' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 14, column 25.
`define REG_STATUS       4'b0101
                               |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'REG_STATUS' in file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv' on line 16, column 32.
`define REGS_MAX_ADR             2'd2
                                    |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'REGS_MAX_ADR' in file '../pulpino/ips/apb/apb_timer/apb_timer.sv' on line 11, column 37.
`define REGS_MAX_IDX             'd2
                                   |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'REGS_MAX_IDX' in file '../pulpino/ips/apb/apb_timer/timer.sv' on line 13, column 36.
module apb_uart_sv
                 |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'apb_uart_sv' with Verilog module in file '../pulpino/ips/apb/apb_uart_sv/apb_uart_sv.sv' on line 11, column 18.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
module riscv_register_file
                         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'riscv_register_file' with Verilog module in file '../pulpino/ips/riscv/riscv_register_file.sv' on line 27, column 26.
                    $write("%C", PWDATA[7:0]);
                          |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Call to system task '$write' in file '../pulpino/rtl/apb_mock_uart.sv' on line 86, column 27.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
module axi2apb_wrap
                  |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'axi2apb_wrap' with Verilog module in file '../pulpino/rtl/axi2apb_wrap.sv' on line 13, column 19.
    assign apb_slave.pslverr  = s_slave.pslverr;;
                                                |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 55, column 49.
    assign s_masters[0].pslverr  = uart_master.pslverr;;
                                                       |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 57, column 56.
    assign s_masters[1].pslverr  = gpio_master.pslverr;;
                                                       |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 61, column 56.
    assign s_masters[2].pslverr  = spi_master.pslverr;;
                                                      |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 65, column 55.
    assign s_masters[3].pslverr  = timer_master.pslverr;;
                                                        |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 69, column 57.
    assign s_masters[4].pslverr  = event_unit_master.pslverr;;
                                                             |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 73, column 62.
    assign s_masters[5].pslverr  = i2c_master.pslverr;;
                                                      |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 77, column 55.
    assign s_masters[6].pslverr  = fll_master.pslverr;;
                                                      |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 81, column 55.
    assign s_masters[7].pslverr  = soc_ctrl_master.pslverr;;
                                                           |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 85, column 60.
    assign s_masters[8].pslverr  = debug_master.pslverr;;
                                                        |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 89, column 57.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd' on line 57.
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'uart_interrupt' in library 'default' with newly read VHDL entity 'uart_interrupt' in the same library in file '../pulpino/ips/apb/apb_uart/uart_interrupt.vhd' on line 33.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.



 ELABORATE 



Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUX21X15'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'HS65_LL_CNMUX31X16'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUX31X16'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'HS65_LL_CNMUX41X17'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUX41X17'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUXI21X16'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'HS65_LL_CNMUXI31X17'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUXI31X17'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'HS65_LL_CNXOR2X38'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'HS65_LL_CNXOR2X38'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S0' in libcell 'HS65_LLS1_FA1X21'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B0' and 'S0' in libcell 'HS65_LLS1_FA1X21'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A0' and 'S0' in libcell 'HS65_LLS1_FA1X21'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S0' in libcell 'HS65_LLS1_FA1X35'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B0' and 'S0' in libcell 'HS65_LLS1_FA1X35'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A0' and 'S0' in libcell 'HS65_LLS1_FA1X35'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S0' in libcell 'HS65_LLS1_FA1X9'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B0' and 'S0' in libcell 'HS65_LLS1_FA1X9'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A0' and 'S0' in libcell 'HS65_LLS1_FA1X9'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B0' and 'S0' in libcell 'HS65_LLS1_HA1X8'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'top_top' from file '../pulpino/rtl/top_top.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'top_top' with default parameters value.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 45.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 50.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 55.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 60.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 65.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 70.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 75.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 80.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 85.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 90.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 95.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 100.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 105.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 110.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 115.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 120.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_IN' in file '../pulpino/rtl/top_top.sv' on line 125.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 130.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 135.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 140.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 145.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 150.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 155.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 160.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 165.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 170.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 175.
Warning : Library cell has same name as module. [CDFG-556]
        : Linking to cell 'CPAD_S_74x50u_OUT' in file '../pulpino/rtl/top_top.sv' on line 180.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pulpino_top_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0' from file '../pulpino/rtl/pulpino_top.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'clk_rst_gen' from file '../pulpino/rtl/clk_rst_gen.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'rstgen' from file '../pulpino/rtl/components/rstgen.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'init_no' of instance 'i_rst_gen_soc' of module 'rstgen' inside module 'clk_rst_gen' in file '../pulpino/rtl/clk_rst_gen.sv' on line 39.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' from file '../pulpino/rtl/core_region.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' from file '../pulpino/ips/riscv/riscv_core.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_master_operands_o' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_operands_ex' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 211.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_read_regs' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 214.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_write_regs' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 217.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 294.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 295.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 296.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cluster_clock_gating' from file '../pulpino/rtl/components/cluster_clock_gating.sv'.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'clk_en' in file '../pulpino/rtl/components/cluster_clock_gating.sv' on line 25, column 15.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' from file '../pulpino/ips/riscv/riscv_if_stage.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 81.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 82.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 83.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 130.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_prefetch_buffer' from file '../pulpino/ips/riscv/riscv_prefetch_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_fetch_fifo' from file '../pulpino/ips/riscv/riscv_fetch_fifo.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'riscv_fetch_fifo' with default parameters value.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'addr_n' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'addr_int' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'addr_Q' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_n' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_int' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_Q' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 56.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'addr_Q[3]' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 241.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use '::legacy::set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'addr_Q[2]' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 241.
Warning : Generated logic differs from the expected logic. [CDFG-368]
        : Signal 'addr_Q[3]' in module 'riscv_fetch_fifo' modeled as wire instead of flip-flop in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 241.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the specified behavior.
Warning : Generated logic differs from the expected logic. [CDFG-368]
        : Signal 'addr_Q[2]' in module 'riscv_fetch_fifo' modeled as wire instead of flip-flop in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 241.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_prefetch_buffer' in file '../pulpino/ips/riscv/riscv_prefetch_buffer.sv' on line 230.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 248.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_hwloop_controller_N_REGS2' from file '../pulpino/ips/riscv/riscv_hwloop_controller.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_addr_i' in module 'riscv_hwloop_controller_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_controller.sv' on line 34.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_addr_i' in module 'riscv_hwloop_controller_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_controller.sv' on line 35.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_counter_i' in module 'riscv_hwloop_controller_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_controller.sv' on line 36.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_compressed_decoder_FPU0' from file '../pulpino/ips/riscv/riscv_compressed_decoder.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dbg_jump_req_i' is not used in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 87.
        : The value of the input port is not used within the design.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from file '../pulpino/ips/riscv/riscv_id_stage.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_operands_ex_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 149.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_read_regs_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 153.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_write_regs_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 156.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 176.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 177.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 178.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_operands' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 352.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_read_regs' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 356.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_write_regs' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 358.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 479.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 616.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 749.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 757.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 768.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 776.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 788.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_register_file_ADDR_WIDTH6_FPU0' from file '../pulpino/ips/riscv/riscv_register_file.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'riscv_register_file_ADDR_WIDTH6_FPU0' in file '../pulpino/ips/riscv/riscv_register_file.sv' on line 70.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem_fp' in module 'riscv_register_file_ADDR_WIDTH6_FPU0' in file '../pulpino/ips/riscv/riscv_register_file.sv' on line 73.
Info    : Unused module input port. [CDFG-500]
        : Input port 'test_en_i' is not used in module 'riscv_register_file_ADDR_WIDTH6_FPU0' in file '../pulpino/ips/riscv/riscv_register_file.sv' on line 38.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6' from file '../pulpino/ips/riscv/riscv_decoder.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_controller_FPU0' from file '../pulpino/ips/riscv/riscv_controller.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_int_controller_PULP_SECURE0' from file '../pulpino/ips/riscv/riscv_int_controller.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'u_IE_i' is not used in module 'riscv_int_controller_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_int_controller.sv' on line 49.
Info    : Unused module input port. [CDFG-500]
        : Input port 'current_priv_lvl_i' is not used in module 'riscv_int_controller_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_int_controller.sv' on line 52.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_hwloop_regs_N_REGS2' from file '../pulpino/ips/riscv/riscv_hwloop_regs.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_addr_o' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_addr_o' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 49.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_counter_o' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 51.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_q' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 54.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_q' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_counter_q' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_counter_n' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 56.
Info    : Unused module input port. [CDFG-500]
        : Input port 'frm_i' is not used in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 161.
Info    : Unused module input port. [CDFG-500]
        : Input port 'lsu_load_err_i' is not used in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 208.
Info    : Unused module input port. [CDFG-500]
        : Input port 'lsu_store_err_i' is not used in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 209.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from file '../pulpino/ips/riscv/riscv_ex_stage.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_operands_i' in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 93.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_read_regs_i' in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 97.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_write_regs_i' in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 100.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_master_operands_o' in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 117.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_alu_SHARED_INT_DIV0_FPU0' from file '../pulpino/ips/riscv/riscv_alu.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'shuffle_byte_sel' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 555.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 629.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu_popcnt' from file '../pulpino/ips/riscv/riscv_alu.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cnt_l1' in module 'alu_popcnt' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1124.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cnt_l2' in module 'alu_popcnt' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1125.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cnt_l3' in module 'alu_popcnt' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1126.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cnt_l4' in module 'alu_popcnt' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1127.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu_ff' from file '../pulpino/ips/riscv/riscv_alu.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'index_lut' in module 'alu_ff' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1055.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'index_nodes' in module 'alu_ff' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1057.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_alu_div' from file '../pulpino/ips/riscv/riscv_alu_div.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_mult_SHARED_DSP_MULT0' from file '../pulpino/ips/riscv/riscv_mult.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_char_op_a' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 246.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_char_op_b' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 247.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_char_mul' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 248.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_short_op_a' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 250.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_short_op_b' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 251.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_short_mul' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 252.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fpu_op_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 84.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fpu_prec_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 85.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_op_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 91.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_lat_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 92.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_operands_i[1]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 93.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_operands_i[0]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 93.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_operands_i[2]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 93.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_waddr_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 94.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_flags_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 95.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_i[0]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 97.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_i[1]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 97.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_i[2]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 97.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_valid_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 98.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_write_regs_i[1]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 100.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_write_regs_i[0]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 100.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_write_regs_valid_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 101.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_master_gnt_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 115.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_master_valid_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 120.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_master_result_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 121.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_load_store_unit' from file '../pulpino/ips/riscv/riscv_load_store_unit.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_load_store_unit' in file '../pulpino/ips/riscv/riscv_load_store_unit.sv' on line 345.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' from file '../pulpino/ips/riscv/riscv_cs_registers.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_i' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 93.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_i' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 94.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt_i' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 95.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'PCCR_q' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 188.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'PCCR_n' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 188.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 589.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fflags_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 69.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fflags_we_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 70.
Info    : Unused module input port. [CDFG-500]
        : Input port 'csr_irq_sec_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 76.
Info    : Unused module input port. [CDFG-500]
        : Input port 'csr_restore_uret_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 86.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_typeconflict_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 114.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_contention_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 115.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_dep_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 116.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_wb_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 117.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ext_counters_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 123.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'PCCR_in' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 768, column 35.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven net during elaboration.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'utvec_q' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 55, column 34.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_debug_unit' from file '../pulpino/ips/riscv/riscv_debug_unit.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_debug_unit' in file '../pulpino/ips/riscv/riscv_debug_unit.sv' on line 326.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_master_flags_i' is not used in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 97.
Info    : Unused module input port. [CDFG-500]
        : Input port 'irq_sec_i' is not used in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 104.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_req_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_ready_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_operands_o[0]' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_operands_o[1]' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_operands_o[2]' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_op_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_type_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_flags_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'irq_ack_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'irq_id_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'sec_lvl_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'debug_halted_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'ext_perf_counters_i' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master' from file '../pulpino/rtl/core2axi_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' from file '../pulpino/ips/axi/core2axi/core2axi.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'b_id_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 68.
Info    : Unused module input port. [CDFG-500]
        : Input port 'b_resp_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 69.
Info    : Unused module input port. [CDFG-500]
        : Input port 'b_user_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 71.
Info    : Unused module input port. [CDFG-500]
        : Input port 'r_id_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 92.
Info    : Unused module input port. [CDFG-500]
        : Input port 'r_resp_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 94.
Info    : Unused module input port. [CDFG-500]
        : Input port 'r_last_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 95.
Info    : Unused module input port. [CDFG-500]
        : Input port 'r_user_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 96.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'master' is not used in module 'core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master'.
        : The value of the inout port is not used within the design.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master' from file '../pulpino/rtl/axi_slice_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_slice_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_slice.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_aw_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_ar_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_w_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_r_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_b_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_slave' is not used in module 'axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_master' is not used in module 'axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' from file '../pulpino/rtl/instr_ram_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' from file '../pulpino/rtl/sp_ram_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sp_ram_ip' from file '../pulpino/rtl/components/sp_ram_ip.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'sram_rdata' in module 'sp_ram_ip' in file '../pulpino/rtl/components/sp_ram_ip.sv' on line 30.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'four_sram_wrapper' from file '../pulpino/rtl/components/four_sram_wrapper.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'sram_rdata' in module 'four_sram_wrapper' in file '../pulpino/rtl/components/four_sram_wrapper.sv' on line 18.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wdata' in module 'four_sram_wrapper' in file '../pulpino/rtl/components/four_sram_wrapper.sv' on line 19.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'sram_wen' in module 'four_sram_wrapper' in file '../pulpino/rtl/components/four_sram_wrapper.sv' on line 20.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'RY' of instance 'sram_inst0' of module 'ST_SPHDL_2048x8m8_L' inside module 'four_sram_wrapper' in file '../pulpino/rtl/components/four_sram_wrapper.sv' on line 30.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'RY' of instance 'sram_inst1' of module 'ST_SPHDL_2048x8m8_L' inside module 'four_sram_wrapper' in file '../pulpino/rtl/components/four_sram_wrapper.sv' on line 41.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'RY' of instance 'sram_inst2' of module 'ST_SPHDL_2048x8m8_L' inside module 'four_sram_wrapper' in file '../pulpino/rtl/components/four_sram_wrapper.sv' on line 51.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'RY' of instance 'sram_inst3' of module 'ST_SPHDL_2048x8m8_L' inside module 'four_sram_wrapper' in file '../pulpino/rtl/components/four_sram_wrapper.sv' on line 62.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rstn_i' is not used in module 'sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' in file '../pulpino/rtl/sp_ram_wrap.sv' on line 21.
Info    : Unused module input port. [CDFG-500]
        : Input port 'bypass_en_i' is not used in module 'sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' in file '../pulpino/rtl/sp_ram_wrap.sv' on line 29.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'boot_rom_wrap_DATA_WIDTH32' from file '../pulpino/rtl/boot_rom_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'boot_code' from file '../pulpino/rtl/boot_code.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'boot_code' in file '../pulpino/rtl/boot_code.sv' on line 21.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' from file '../pulpino/rtl/axi_mem_if_SP_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'WDATA_i' in module 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'WDATA' in module 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv' on line 121.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_aw_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_ar_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_w_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_r_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_b_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'AWADDR_REG_incr' in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 91.
Warning : Generated logic differs from the expected logic. [CDFG-368]
        : Signal 'AWADDR_REG_incr' in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' modeled as wire instead of flip-flop in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 91.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWSIZE_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWBURST_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 35.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWLOCK_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWCACHE_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 37.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWPROT_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 38.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWREGION_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWQOS_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 41.
Info    : Unused module input port. [CDFG-500]
        : Input port 'WUSER_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 50.
Info    : Unused module input port. [CDFG-500]
        : Input port 'MEM_Q_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 69.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 140.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARSIZE_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARBURST_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 35.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARLOCK_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARCACHE_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 37.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARPROT_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 38.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARREGION_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARQOS_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 41.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave' is not used in module 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' from file '../pulpino/rtl/ram_mux.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'port0_gnt_o' of instance 'instr_ram_mux_i' of module 'ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 442.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'port0_rvalid_o' of instance 'instr_ram_mux_i' of module 'ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 442.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' from file '../pulpino/rtl/axi_mem_if_SP_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'WDATA_i' in module 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'WDATA' in module 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv' on line 121.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'AWADDR_REG_incr' in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 91.
Warning : Generated logic differs from the expected logic. [CDFG-368]
        : Signal 'AWADDR_REG_incr' in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' modeled as wire instead of flip-flop in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 91.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWSIZE_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWBURST_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 35.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWLOCK_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWCACHE_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 37.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWPROT_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 38.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWREGION_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWQOS_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 41.
Info    : Unused module input port. [CDFG-500]
        : Input port 'WUSER_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 50.
Info    : Unused module input port. [CDFG-500]
        : Input port 'MEM_Q_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 69.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 140.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARSIZE_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARBURST_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 35.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARLOCK_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARCACHE_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 37.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARPROT_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 38.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARREGION_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARQOS_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 41.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave' is not used in module 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' from file '../pulpino/rtl/ram_mux.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'port0_gnt_o' of instance 'data_ram_mux_i' of module 'ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 527.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'port0_rvalid_o' of instance 'data_ram_mux_i' of module 'ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 527.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_addr_o' in module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv' on line 35.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_i' in module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv' on line 36.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_o' in module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv' on line 37.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_tap_top' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_tap_top.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cluster_clock_inverter' from file '../pulpino/rtl/components/cluster_clock_inverter.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cluster_clock_mux2' from file '../pulpino/rtl/components/cluster_clock_mux2.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'adbg_tap_top' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_tap_top.v' on line 236.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'adbg_tap_top' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_tap_top.v' on line 343.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_addr_o' in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 68.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_i' in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 69.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_o' in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 70.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_module.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_last' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 132.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_id' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 133.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_user' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 134.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_id' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 140.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_user' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 141.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_crc32' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_crc32.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_or1k_module_NB_CORES1' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_addr_o' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_i' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 91.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_o' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 92.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_or1k_status_reg_NB_CORES1' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv'.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'data_out_shift_reg[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 352.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_or1k_biu_NB_CORES1' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_addr_o' in module 'adbg_or1k_biu_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_i' in module 'adbg_or1k_biu_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv' on line 77.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_o' in module 'adbg_or1k_biu_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv' on line 78.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'shift_dr_i' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'operation_in[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 434.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'data_register_i[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 435.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'intreg_write' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'decremented_word_count' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'operation_in[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'operation_in' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'data_register_i[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 531.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'data_register_i' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 531.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'biu_ready' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 721.
Info    : Unused module input port. [CDFG-500]
        : Input port 'pause_dr_i' is not used in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 60.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'cpu_rst_o' in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 76, column 53.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
Info    : Unused module input port. [CDFG-500]
        : Input port 'cpu_clk_i' is not used in module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv' on line 34.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'tdo_padoe_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_clk_i' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_addr_o[0]' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_data_o[0]' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_stall_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_stb_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_we_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_rst_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'core_master' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'dbg_master' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_slave' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'debug' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'instr_slave' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'ext_perf_counters_i' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/rtl/core_region.sv' on line 222, column 5.
        : Use the 'hdl_unconnected_input_port_value' attribute to control treatment of unconnected input port during elaboration.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'cpu_clk_i' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/rtl/core_region.sv' on line 572, column 3.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' from file '../pulpino/rtl/peripherals.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master' from file '../pulpino/rtl/axi_spi_slave_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/axi/axi_spi_slave/axi_spi_slave.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_rx' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_rx.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_tx' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_tx.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pulp_clock_inverter' from file '../pulpino/rtl/components/pulp_clock_inverter.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pulp_clock_mux2' from file '../pulpino/rtl/components/pulp_clock_mux2.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_controller_DUMMY_CYCLES32' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_cmd_parser' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_regs_REG_SIZE8' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_regs.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'pad_mode_next' in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 116.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mode_reg' in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 334.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'data_reg' in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 334.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ctrl_data_rx_ready' is not used in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ctrl_data_tx_valid' is not used in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 41.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data' in module 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 27.
Info    : Constant relational expression. [CDFG-479]
        : The '<=' operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 37.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The boolean operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 37.
Info    : Constant relational expression. [CDFG-479]
        : The '<=' operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 40.
Info    : Constant relational expression. [CDFG-479]
        : The boolean operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 40.
Info    : Constant relational expression. [CDFG-479]
        : The '<=' operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 40.
Info    : Constant relational expression. [CDFG-479]
        : The boolean operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 40.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c' from file '../pulpino/ips/axi/axi_slice_dc/dc_token_ring.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_full_detector_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_slice_dc/dc_full_detector.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_synchronizer_WIDTH1_RESET_VALUE1h0' from file '../pulpino/ips/axi/axi_slice_dc/dc_synchronizer.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003' from file '../pulpino/ips/axi/axi_slice_dc/dc_token_ring.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c' from file '../pulpino/ips/axi/axi_slice_dc/dc_synchronizer.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_resp' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 64.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_last' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 65.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_id' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 66.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_user' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 67.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_resp' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 72.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_id' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 73.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_user' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 74.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_syncro_AXI_ADDR_WIDTH32' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_syncro.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_master' is not used in module 'axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH4_APB_ADDR_WIDTH32_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_apb_master_APB_BUS_Master' from file '../pulpino/rtl/axi2apb_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' from file '../pulpino/ips/axi/axi2apb/axi2apb32.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_aw_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_ar_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_r_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_b_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Unused module input port. [CDFG-500]
        : Input port 'PSLVERR' is not used in module 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' in file '../pulpino/ips/axi/axi2apb/axi2apb32.sv' on line 116.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_slave' is not used in module 'axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH4_APB_ADDR_WIDTH32_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_apb_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_master' is not used in module 'axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH4_APB_ADDR_WIDTH32_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_apb_master_APB_BUS_Master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' from file '../pulpino/rtl/periph_bus_wrap.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_start_addr' in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 38.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_end_addr' in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 39.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' from file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'start_addr_i' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 40.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'end_addr_i' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 42.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'paddr' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pwdata' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 50.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'prdata' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 51.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' from file '../pulpino/ips/apb/apb_node/apb_node.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'paddr_o' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 43.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pwdata_o' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 45.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'prdata_i' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 46.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR_i' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 51.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR_i' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 54.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_slave' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apb_slave_psel' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[8]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[7]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[6]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[5]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[4]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[3]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[2]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[1]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[0]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk_i' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 30.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_ni' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 31.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_slave' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'uart_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'gpio_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'spi_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'timer_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'event_unit_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'i2c_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'fll_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'soc_ctrl_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'debug_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_uart' from file '../pulpino/ips/apb/apb_uart/apb_uart.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'apb_uart'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_input_sync' from file '../pulpino/ips/apb/apb_uart/slib_input_sync.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_input_sync'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_input_filter_SIZE2' from file '../pulpino/ips/apb/apb_uart/slib_input_filter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_input_filter'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_interrupt' from file '../pulpino/ips/apb/apb_uart/uart_interrupt.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'uart_interrupt'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_edge_detect' from file '../pulpino/ips/apb/apb_uart/slib_edge_detect.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_edge_detect'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_IIC_THRE_ED' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 457.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_PEDET' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 657.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_FEDET' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 658.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_BIDET' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 659.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_baudgen' from file '../pulpino/ips/apb/apb_uart/uart_baudgen.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'uart_baudgen'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_clock_div_RATIO8' from file '../pulpino/ips/apb/apb_uart/slib_clock_div.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_clock_div'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_RCLK' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 760.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_fifo_WIDTH8_SIZE_E6' from file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_fifo'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'iFIFOMem' in module 'slib_fifo_WIDTH8_SIZE_E6' in file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd' on line 57.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_fifo_WIDTH11_SIZE_E6' from file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_fifo'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'iFIFOMem' in module 'slib_fifo_WIDTH11_SIZE_E6' in file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd' on line 57.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_transmitter' from file '../pulpino/ips/apb/apb_uart/uart_transmitter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'uart_transmitter'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'CLEAR' is not used in module 'uart_transmitter' in file '../pulpino/ips/apb/apb_uart/uart_transmitter.vhd' on line 35.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_receiver' from file '../pulpino/ips/apb/apb_uart/uart_receiver.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'uart_receiver'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_counter_WIDTH4' from file '../pulpino/ips/apb/apb_uart/slib_counter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_counter'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_mv_filter_WIDTH4_THRESHOLD10' from file '../pulpino/ips/apb/apb_uart/slib_mv_filter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_mv_filter'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_input_filter_SIZE4' from file '../pulpino/ips/apb/apb_uart/slib_input_filter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_input_filter'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'RXCLEAR' is not used in module 'uart_receiver' in file '../pulpino/ips/apb/apb_uart/uart_receiver.vhd' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'STB' is not used in module 'uart_receiver' in file '../pulpino/ips/apb/apb_uart/uart_receiver.vhd' on line 36.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 880.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 919.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 1006.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'iFCR_DMAMode' in module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 510.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'OUT1N' of instance 'apb_uart_i' of module 'apb_uart' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 241.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'OUT2N' of instance 'apb_uart_i' of module 'apb_uart' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 241.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'apb_gpio_i' in file '../pulpino/rtl/peripherals.sv' on line 299.
        : Blackboxes are represented as unresolved references in the design. Use '::legacy::set_attribute hdl_error_on_blackbox true /' to cause an error when a blackbox is found.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_timer' from file '../pulpino/ips/apb/apb_timer/apb_timer.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'prdata' in module 'apb_timer' in file '../pulpino/ips/apb/apb_timer/apb_timer.sv' on line 35.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timer' from file '../pulpino/ips/apb/apb_timer/timer.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_q' in module 'timer' in file '../pulpino/ips/apb/apb_timer/timer.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_n' in module 'timer' in file '../pulpino/ips/apb/apb_timer/timer.sv' on line 48.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_event_unit' from file '../pulpino/ips/apb/apb_event_unit/apb_event_unit.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'prdata' in module 'apb_event_unit' in file '../pulpino/ips/apb/apb_event_unit/apb_event_unit.sv' on line 49.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_service_unit_APB_ADDR_WIDTH12' from file '../pulpino/ips/apb/apb_event_unit/generic_service_unit.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_q' in module 'generic_service_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/generic_service_unit.sv' on line 34.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_n' in module 'generic_service_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/generic_service_unit.sv' on line 34.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sleep_unit_APB_ADDR_WIDTH12' from file '../pulpino/ips/apb/apb_event_unit/sleep_unit.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_q' in module 'sleep_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/sleep_unit.sv' on line 38.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_n' in module 'sleep_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/sleep_unit.sv' on line 38.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'sleep_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/sleep_unit.sv' on line 192.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_pulpino_BOOT_ADDR32h00008000' from file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pad_cfg_o' in module 'apb_pulpino_BOOT_ADDR32h00008000' in file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv' on line 53.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pad_cfg_q' in module 'apb_pulpino_BOOT_ADDR32h00008000' in file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pad_cfg_n' in module 'apb_pulpino_BOOT_ADDR32h00008000' in file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv' on line 63.
Warning : Output port is wider than connected signal. [CDFG-468]
        : Signal width (1) does not match width of port 'pad_cfg_o' (192) of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' in file '../pulpino/rtl/peripherals.sv' on line 497.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Output port is wider than connected signal. [CDFG-468]
        : Signal width (1) does not match width of port 'pad_mux_o' (32) of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' in file '../pulpino/rtl/peripherals.sv' on line 497.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32' from file '../pulpino/ips/apb/apb2per/apb2per.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb2per/apb2per.sv' on line 86.
Info    : Unused module input port. [CDFG-500]
        : Input port 'per_master_r_opc_i' is not used in module 'apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb2per/apb2per.sv' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'per_master_be_o' of instance 'apb2per_debug_i' of module 'apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 528.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_spi_master' is not used in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'debug' is not used in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave' is not used in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'i2c_event' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 407, column 98.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 's_spim_event' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 407, column 98.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'spi_master_prdata' of instance 'periph_bus_i' of module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/peripherals.sv' on line 217, column 3.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven input port during elaboration.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'spi_master_pready' of instance 'periph_bus_i' of module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/peripherals.sv' on line 217, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'spi_master_pslverr' of instance 'periph_bus_i' of module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/peripherals.sv' on line 217, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'i2c_master_prdata' of instance 'periph_bus_i' of module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/peripherals.sv' on line 217, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'i2c_master_pready' of instance 'periph_bus_i' of module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/peripherals.sv' on line 217, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'i2c_master_pslverr' of instance 'periph_bus_i' of module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/peripherals.sv' on line 217, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'fll_master_prdata' of instance 'periph_bus_i' of module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/peripherals.sv' on line 217, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'fll_master_pready' of instance 'periph_bus_i' of module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/peripherals.sv' on line 217, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'fll_master_pslverr' of instance 'periph_bus_i' of module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/peripherals.sv' on line 217, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'irq_i' of instance 'apb_event_unit_i' of module 'apb_event_unit' in file '../pulpino/rtl/peripherals.sv' on line 393, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'event_i' of instance 'apb_event_unit_i' of module 'apb_event_unit' in file '../pulpino/rtl/peripherals.sv' on line 393, column 3.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' from file '../pulpino/rtl/axi_node_intf_wrap.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'start_addr_i' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 34.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'end_addr_i' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 36.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 47.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_len' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 49.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_size' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 50.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_burst' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 51.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_cache' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 53.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_prot' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 54.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_region' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_qos' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_len' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_size' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_burst' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_cache' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 67.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_prot' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 68.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_region' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 69.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 70.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_qos' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 71.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_w_data' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 75.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_w_strb' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_w_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 78.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_b_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 82.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_b_resp' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 83.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_b_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_r_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 88.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_r_data' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 89.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_r_resp' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_r_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 92.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 97.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 98.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_len' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 99.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_size' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 100.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_burst' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 101.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_cache' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 103.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_prot' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 104.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_region' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 105.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 106.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_qos' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 107.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 111.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 112.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_len' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 113.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_size' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 114.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_burst' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 115.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_cache' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_prot' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_region' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 119.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 120.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_qos' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 121.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_w_data' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 125.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_w_strb' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 126.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_w_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 128.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_b_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 132.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_b_resp' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 133.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_b_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 135.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_r_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 138.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_r_data' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 139.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_r_resp' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 140.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_r_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 142.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_start_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 147.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_end_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 148.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_valid_rule' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 149.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_connectivity_map' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 150.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' from file '../pulpino/ips/axi/axi_node/axi_node.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awid_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 74.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awaddr_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 75.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awlen_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awsize_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 77.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awburst_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 78.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awcache_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 80.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awprot_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 81.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awregion_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 82.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awuser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 83.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awqos_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 84.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_wdata_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_wstrb_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 91.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_wuser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 93.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_bid_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 99.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_bresp_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 100.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_buser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 102.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arid_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 109.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_araddr_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 110.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arlen_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 111.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arsize_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 112.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arburst_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 113.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arcache_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 115.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arprot_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 116.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arregion_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_aruser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arqos_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 119.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_rid_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 126.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_rdata_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 127.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_rresp_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 128.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_ruser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 130.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awid_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 143.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awaddr_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 144.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awlen_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 145.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awsize_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 146.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awburst_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 147.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awcache_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 149.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awprot_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 150.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awregion_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 151.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awuser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 152.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awqos_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 153.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_wdata_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 159.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_wstrb_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 160.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_wuser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 162.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_bid_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 168.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_bresp_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 169.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_buser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 170.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arid_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 178.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_araddr_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 179.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arlen_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 180.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arsize_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 181.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arburst_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 182.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arcache_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 184.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arprot_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 185.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arregion_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 186.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_aruser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 187.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arqos_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 188.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_rid_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 195.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_rdata_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 196.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_rresp_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 197.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_ruser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 199.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cfg_START_ADDR_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 240.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cfg_END_ADDR_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 241.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cfg_valid_rule_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 242.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cfg_connectivity_map_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 244.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 250.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 251.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 252.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 253.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 256.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 257.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 258.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 259.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 262.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 263.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 264.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 265.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 268.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 269.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 270.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 271.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 274.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 275.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 276.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 277.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 282.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 283.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'valid_rule' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 284.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'connectivity_map' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 285.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_request_block.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awid_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 67.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awaddr_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 68.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awlen_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 69.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awsize_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 70.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awburst_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 71.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awcache_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 73.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awprot_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 74.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awregion_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 75.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awuser_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awqos_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 77.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wdata_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 83.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wstrb_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 84.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wuser_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 86.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arid_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 93.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'araddr_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 94.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arlen_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 95.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arsize_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 96.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arburst_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 97.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arcache_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 99.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arprot_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 100.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arregion_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 101.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'aruser_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 102.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arqos_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 103.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arid_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'araddr_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arlen_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arsize_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 59.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arburst_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arcache_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arprot_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arregion_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'aruser_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arqos_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 66.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ID_in' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 93.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' from file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_i' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_i' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 86.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 190.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_req_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 191.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 192.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_gnt_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 193.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5' from file '../pulpino/ips/axi/axi_node/axi_FanInPrimitive_Req.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_RR_Flag_Req_MAX_COUNT3_WIDTH2' from file '../pulpino/ips/axi/axi_node/axi_RR_Flag_Req.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awid_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awaddr_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awlen_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awsize_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 59.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awburst_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awcache_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awprot_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awregion_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awuser_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awqos_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 66.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 98.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ID_in' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 101.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' from file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wdata_i' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wstrb_i' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wuser_i' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 95.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 168.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_multiplexer_DATA_WIDTH38_N_IN3' from file '../pulpino/ips/axi/axi_node/axi_multiplexer.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'IN_DATA' in module 'axi_multiplexer_DATA_WIDTH38_N_IN3' in file '../pulpino/ips/axi/axi_node/axi_multiplexer.sv' on line 49.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_BW.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_BR.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' from file '../pulpino/ips/axi/axi_node/axi_response_block.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rid_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rresp_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ruser_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 66.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bid_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 71.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bresp_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 72.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'buser_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 73.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 123.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 124.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'enable_region_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 125.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bid_i' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 59.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bresp_i' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'buser_i' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 87.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bid_int' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 89.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' from file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_i' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_i' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 86.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 190.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_req_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 191.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 192.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_gnt_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 193.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2' from file '../pulpino/ips/axi/axi_node/axi_FanInPrimitive_Req.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rid_i' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_i' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rresp_i' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ruser_i' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 99.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rid_int' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 101.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 208.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' from file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_i' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_i' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 86.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 190.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_req_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 191.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 192.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_gnt_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 193.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2' from file '../pulpino/ips/axi/axi_node/axi_FanInPrimitive_Req.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR_i' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 59.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR_i' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'enable_region_i' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'match_region_int' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'match_region_rev' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 77.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 172.
Info    : Unused module input port. [CDFG-500]
        : Input port 'full_counter_i' is not used in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 66.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR_i' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR_i' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'enable_region_i' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 66.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'match_region_int' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'match_region_rev' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 86.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 202.
Info    : Unused module input port. [CDFG-500]
        : Input port 'full_counter_i' is not used in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 71.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_DW.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave[2]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave[1]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave[0]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'master[2]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'master[1]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'master[0]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Warning : Signal or variable has multiple drivers and no loads. This may cause verification mismatches between the original and synthesized designs. [CDFG-217]
        : 'gpio_out' in module 'pulpino_top_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0' in file '../pulpino/rtl/pulpino_top.sv' on line 114.
        : Verify that the drivers of this signal are correct.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'top_top'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'apb_gpio'.
        : To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Applying wireload models.
        Computing net loads.
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    1 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)             189 
Unloaded Combinational Pin(s)            0 
Assigns                              14872 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     1 
Undriven hierarchical pin(s)           153 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)         57 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                    42 
Constant hierarchical Pin(s)         23764 
Preserved leaf instance(s)              60 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Apr 11 2025  12:29:35 pm
  Module:                 top_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHDL100909 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/top_top/instances_hier/top_inst/instances_hier/axi_interconnect_i/instances_hier/axi_node_i/instances_hier/_REQ_BLOCK_GEN[0].REQ_BLOCK/instances_hier/AR_ALLOCATOR/instances_hier/AW_ARB_TREE/instances_hier/RR_REQ/instances_seq/RR_FLAG_o_reg[0]/pins_in/clk
/designs/top_top/instances_hier/top_inst/instances_hier/axi_interconnect_i/instances_hier/axi_node_i/instances_hier/_REQ_BLOCK_GEN[0].REQ_BLOCK/instances_hier/AR_ALLOCATOR/instances_hier/AW_ARB_TREE/instances_hier/RR_REQ/instances_seq/RR_FLAG_o_reg[1]/pins_in/clk
/designs/top_top/instances_hier/top_inst/instances_hier/axi_interconnect_i/instances_hier/axi_node_i/instances_hier/_REQ_BLOCK_GEN[0].REQ_BLOCK/instances_hier/AW_ALLOCATOR/instances_hier/AW_ARB_TREE/instances_hier/RR_REQ/instances_seq/RR_FLAG_o_reg[0]/pins_in/clk
  ... 9845 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

/designs/top_top/instances_hier/top_inst/instances_hier/peripherals_i/nets/clk_int[2]
/designs/top_top/instances_hier/top_inst/instances_hier/peripherals_i/nets/s_gpio_bus_paddr[0]
/designs/top_top/instances_hier/top_inst/instances_hier/peripherals_i/nets/s_gpio_bus_paddr[10]
  ... 46 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/top_top/ports_in/in_clk
/designs/top_top/ports_in/in_fetch_enable_i
/designs/top_top/ports_in/in_rst_n
  ... 14 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/top_top/ports_out/gpio_out8
/designs/top_top/ports_out/out_spi_mode_o[0]
/designs/top_top/ports_out/out_spi_mode_o[1]
  ... 8 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/top_top/ports_in/in_clk
/designs/top_top/ports_in/in_fetch_enable_i
/designs/top_top/ports_in/in_rst_n
  ... 14 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/top_top/ports_out/gpio_out8
/designs/top_top/ports_out/out_spi_mode_o[0]
/designs/top_top/ports_out/out_spi_mode_o[1]
  ... 8 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                  9848
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      49
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          17
 Outputs without clocked external delays                         11
 Inputs without external driver/transition                       17
 Outputs without external load                                   11
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:       9953




 TIMING CONSTRAINTS 



Sourcing './/scripts/create_clock.tcl' (Fri Apr 11 12:29:35 +0200 2025)...
  Setting attribute of port 'in_clk': 'clock_network_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of port 'in_clk': 'clock_source_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of port 'in_clk': 'clock_setup_uncertainty' = 500.0 500.0
  Setting attribute of port 'in_clk': 'clock_hold_uncertainty' = 500.0 500.0
  Setting attribute of clock 'in_clk': 'slew_rise' = 200.0
  Setting attribute of clock 'in_clk': 'slew_fall' = 200.0
  Setting attribute of design 'top_top': 'max_fanout' = 20.000
  Setting attribute of clock 'clk_spi': 'clock_network_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of clock 'clk_spi': 'clock_source_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of clock 'clk_spi': 'clock_setup_uncertainty' = 500.0 500.0
  Setting attribute of clock 'clk_spi': 'clock_hold_uncertainty' = 500.0 500.0
  Setting attribute of clock 'clk_spi': 'slew_rise' = 200.0
  Setting attribute of clock 'clk_spi': 'slew_fall' = 200.0
  Replacing existing external delay 'in_con'.
  Replacing existing external delay 'out_con'.
  Setting attribute of clock 'clk_jtag': 'clock_network_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of clock 'clk_jtag': 'clock_source_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of clock 'clk_jtag': 'clock_setup_uncertainty' = 500.0 500.0
  Setting attribute of clock 'clk_jtag': 'clock_hold_uncertainty' = 500.0 500.0
  Setting attribute of clock 'clk_jtag': 'slew_rise' = 200.0
  Setting attribute of clock 'clk_jtag': 'slew_fall' = 200.0
  Replacing existing external delay 'in_con'.
  Replacing existing external delay 'out_con'.



 SYN_GENERIC 



Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][31]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[upie]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[uie]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/priv_lvl_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/priv_lvl_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[64]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_csff_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_tck_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/fpu_op_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/fpu_op_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/fpu_op_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/fpu_op_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_type_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_type_ex_o_reg[-1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_lat_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_lat_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/data_reg_offset_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/data_reg_offset_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][36]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][36]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][38]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][38]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][39]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][39]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][40]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][40]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][41]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][41]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][44]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][44]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][53]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][53]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][54]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][54]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][55]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][55]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][56]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][56]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][57]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][57]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][58]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][58]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][60]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][60]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][61]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][61]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][62]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][62]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][36]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][36]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][38]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][38]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][39]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][39]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][40]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][40]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][41]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][41]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][44]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][44]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][53]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][53]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][54]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][54]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][55]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][55]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][56]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][56]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][57]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][57]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][58]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][58]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][59]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][59]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][60]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][60]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][61]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][61]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][62]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][62]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][63]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][63]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_id_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_id_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 51696
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 542 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/error_id_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_id_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_id_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_id_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_id_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]', 
'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][0]', 
'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][1]', 
'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[uie]', 
'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[upie]', 
'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/priv_lvl_q_reg[0]', 
'top_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/priv_lvl_q_reg[1]', 
'top_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[0]', 
'top_inst/core_region_i/CORE.RISCV_CORE/debug_u
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 92838
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1019 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_80_29', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_gnt1_o_76_14', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/mux_RR_FLAG_o_63_18', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_80_29', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_gnt1_o_76_14', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/mux_RR_FLAG_o_63_18', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_CS_83_17', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[0]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[1]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[2]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[3]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[4]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[5]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[6]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[7]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_Pop_Pointer_CS_83_17', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_Push_Pointer_CS_83_17', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/mux_CS_147_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_80_29', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_gnt1_o_76_14', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/mux_RR_FLAG_o_63_18', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_80_29', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_gnt1_o_76_14', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/mux_RR_FLAG_o_63_18', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_CS_83_17', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[0]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[1]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[2]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[3]_238_16', 
'top_inst/axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTE
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'top_top' to generic gates using 'high' effort.
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Combinational hierarchical instances are merged. [GLO-46]
        : Combinational hierarchical instances that have less than or equal to 10 cells are merged. Please use the 'comb_seq_merge_message_threshold' root attribute to see the affected instances.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'tx_counter_reg[0]' and 'tx_counter_reg[1]' in 'spi_slave_controller_DUMMY_CYCLES32' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'tx_counter_reg[0]' and 'tx_counter_reg[2]' in 'spi_slave_controller_DUMMY_CYCLES32' have been merged.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'top_top' using 'high' effort.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_popcnt_i' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
      Timing equal_unsigned_3924...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

      Timing equal_unsigned_3981...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4':
	  (sub_178_58, sub_140_57)
	  (eq_178_40, eq_140_38)

      Timing mult_signed_4382...
      Timing mult_signed_4528...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'riscv_mult_SHARED_DSP_MULT0':
	  (mul_281_63, mul_230_87, mul_265_61)
	  (mul_266_61, mul_280_63)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'add_230_63' and 'add_283_102' in subdesign 'riscv_mult_SHARED_DSP_MULT0'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'add_230_39' and 'add_283_68' in subdesign 'riscv_mult_SHARED_DSP_MULT0'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'add_230_63_Y_add_283_102' and 'add_270_87' in subdesign 'riscv_mult_SHARED_DSP_MULT0'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'add_230_39_Y_add_283_68' and 'add_270_60' in subdesign 'riscv_mult_SHARED_DSP_MULT0'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13624' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13624'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13624'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_alu_div_csa_cluster_13602' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_alu_div_csa_cluster_13602'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_alu_div_csa_cluster_13602'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_or1k_module_NB_CORES1_csa_cluster_13505' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'adbg_or1k_module_NB_CORES1_csa_cluster_13505'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'adbg_or1k_module_NB_CORES1_csa_cluster_13505'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'uart_baudgen_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'uart_baudgen_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'uart_baudgen_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_clock_div_RATIO8_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_clock_div_RATIO8_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_clock_div_RATIO8_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_mv_filter_WIDTH4_THRESHOLD10_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_mv_filter_WIDTH4_THRESHOLD10_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_mv_filter_WIDTH4_THRESHOLD10_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13504' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13504'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13504'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster_13512' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster_13512'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster_13512'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_hwloop_regs_N_REGS2_csa_cluster_13603' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_hwloop_regs_N_REGS2_csa_cluster_13603'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_hwloop_regs_N_REGS2_csa_cluster_13603'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'spi_slave_tx_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'spi_slave_tx_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'spi_slave_tx_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'spi_slave_rx_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'spi_slave_rx_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'spi_slave_rx_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster_13508' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster_13508'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster_13508'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster_13510' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster_13510'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster_13510'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_hwloop_regs_N_REGS2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_hwloop_regs_N_REGS2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_hwloop_regs_N_REGS2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_fifo_WIDTH8_SIZE_E6_csa_cluster_13613' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_fifo_WIDTH8_SIZE_E6_csa_cluster_13613'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_fifo_WIDTH8_SIZE_E6_csa_cluster_13613'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13503' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13503'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13503'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_fifo_WIDTH11_SIZE_E6_csa_cluster_13611' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_fifo_WIDTH11_SIZE_E6_csa_cluster_13611'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_fifo_WIDTH11_SIZE_E6_csa_cluster_13611'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_or1k_module_NB_CORES1_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'adbg_or1k_module_NB_CORES1_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'adbg_or1k_module_NB_CORES1_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'timer_csa_cluster_13625' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'timer_csa_cluster_13625'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'timer_csa_cluster_13625'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'apb_uart_csa_cluster_13506' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'apb_uart_csa_cluster_13506'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'apb_uart_csa_cluster_13506'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'apb_uart_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'apb_uart_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'apb_uart_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'apb_uart_csa_cluster_13507' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'apb_uart_csa_cluster_13507'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'apb_uart_csa_cluster_13507'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_input_filter_SIZE4_csa_cluster_13622' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_input_filter_SIZE4_csa_cluster_13622'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_input_filter_SIZE4_csa_cluster_13622'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_input_filter_SIZE4_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_input_filter_SIZE4_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_input_filter_SIZE4_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_input_filter_SIZE2_csa_cluster_13621' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_input_filter_SIZE2_csa_cluster_13621'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_input_filter_SIZE2_csa_cluster_13621'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_input_filter_SIZE2_csa_cluster_13617' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_input_filter_SIZE2_csa_cluster_13617'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_input_filter_SIZE2_csa_cluster_13617'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster_13514' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster_13514'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster_13514'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster_13515' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster_13515'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster_13515'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster_13516' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster_13516'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster_13516'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_csa_cluster_13527' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_csa_cluster_13527'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_csa_cluster_13527'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster_13511' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster_13511'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster_13511'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster_13513' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster_13513'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_csa_cluster_13513'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster_13509' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster_13509'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster_13509'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'timer_csa_cluster_13627' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'timer_csa_cluster_13627'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'timer_csa_cluster_13627'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_counter_WIDTH4_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_counter_WIDTH4_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_counter_WIDTH4_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_counter_WIDTH4_csa_cluster_13610' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_counter_WIDTH4_csa_cluster_13610'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_counter_WIDTH4_csa_cluster_13610'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'uart_receiver_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'uart_receiver_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'uart_receiver_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2_csa_cluster_13559' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2_csa_cluster_13559'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2_csa_cluster_13559'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4_csa_cluster_13556' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4_csa_cluster_13556'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4_csa_cluster_13556'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8_csa_cluster_13548' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8_csa_cluster_13548'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8_csa_cluster_13548'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4_csa_cluster_13594' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4_csa_cluster_13594'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4_csa_cluster_13594'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_csa_cluster_13565' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_csa_cluster_13565'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_csa_cluster_13565'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4_csa_cluster_13541' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4_csa_cluster_13541'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4_csa_cluster_13541'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4_csa_cluster_13585' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4_csa_cluster_13585'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4_csa_cluster_13585'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_csa_cluster_13534' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_csa_cluster_13534'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_csa_cluster_13534'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_csa_cluster_13536' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_csa_cluster_13536'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_csa_cluster_13536'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2_csa_cluster_13569' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2_csa_cluster_13569'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2_csa_cluster_13569'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_csa_cluster_13532' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_csa_cluster_13532'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_csa_cluster_13532'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2_csa_cluster_13552' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2_csa_cluster_13552'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2_csa_cluster_13552'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4_csa_cluster_13592' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4_csa_cluster_13592'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4_csa_cluster_13592'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2_csa_cluster_13590' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2_csa_cluster_13590'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2_csa_cluster_13590'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2_csa_cluster_13571' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2_csa_cluster_13571'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2_csa_cluster_13571'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2_csa_cluster_13574' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2_csa_cluster_13574'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2_csa_cluster_13574'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_csa_cluster_13530' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_csa_cluster_13530'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_csa_cluster_13530'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_csa_cluster_13531' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_csa_cluster_13531'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_csa_cluster_13531'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4_csa_cluster_13539' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4_csa_cluster_13539'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4_csa_cluster_13539'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4_csa_cluster_13554' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4_csa_cluster_13554'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4_csa_cluster_13554'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2_csa_cluster_13576' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2_csa_cluster_13576'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2_csa_cluster_13576'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4_csa_cluster_13581' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4_csa_cluster_13581'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4_csa_cluster_13581'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_csa_cluster_13529' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_csa_cluster_13529'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_csa_cluster_13529'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_csa_cluster_13528' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_csa_cluster_13528'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_csa_cluster_13528'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_fifo_WIDTH11_SIZE_E6_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_fifo_WIDTH11_SIZE_E6_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_fifo_WIDTH11_SIZE_E6_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_fifo_WIDTH8_SIZE_E6_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_fifo_WIDTH8_SIZE_E6_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_fifo_WIDTH8_SIZE_E6_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8_csa_cluster_13545' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8_csa_cluster_13545'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8_csa_cluster_13545'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_csa_cluster_13562' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_csa_cluster_13562'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_csa_cluster_13562'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_alu_SHARED_INT_DIV0_FPU0_csa_cluster_13598' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_alu_SHARED_INT_DIV0_FPU0_csa_cluster_13598'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_alu_SHARED_INT_DIV0_FPU0_csa_cluster_13598'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_load_store_unit_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'riscv_load_store_unit_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'riscv_load_store_unit_csa_cluster'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_csa_cluster_13608' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_csa_cluster_13608'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_csa_cluster_13608'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13609' using 'medium' effort and 'generic' timing models.
      Timing csa_tree_43975_44056...
      Timing add_signed_carry_44058...
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 2 in module 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13609'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
      Timing csa_tree_44060_44115...
      Timing add_signed_44117...
      Timing csa_tree_44119_44373...
      Timing add_signed_44375...
      Timing csa_tree_44377_44504...
      Timing mux_44508...
      Timing csa_tree_44542_44632...
      Timing add_signed_44634...
      Timing csa_tree_44772...
      Timing csa_tree_44909...
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 2 of 2 in module 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13609'.
                  Configuration number:      2
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13609'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_mult_SHARED_DSP_MULT0_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_mult_SHARED_DSP_MULT0_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_mult_SHARED_DSP_MULT0_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_csa_cluster_13538' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_csa_cluster_13538'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_csa_cluster_13538'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2_csa_cluster_13560' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2_csa_cluster_13560'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2_csa_cluster_13560'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4_csa_cluster_13543' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4_csa_cluster_13543'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4_csa_cluster_13543'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_alu_SHARED_INT_DIV0_FPU0_csa_cluster_13597' using 'medium' effort and 'generic' timing models.
      Timing decrement_unsigned_45191_45192...
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 2 in module 'riscv_alu_SHARED_INT_DIV0_FPU0_csa_cluster_13597'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 2 of 2 in module 'riscv_alu_SHARED_INT_DIV0_FPU0_csa_cluster_13597'.
                  Configuration number:      2
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'riscv_alu_SHARED_INT_DIV0_FPU0_csa_cluster_13597'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4_csa_cluster_13596' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4_csa_cluster_13596'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4_csa_cluster_13596'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_csa_cluster_13533' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_csa_cluster_13533'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_csa_cluster_13533'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2_csa_cluster_13591' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2_csa_cluster_13591'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2_csa_cluster_13591'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4_csa_cluster_13558' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4_csa_cluster_13558'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4_csa_cluster_13558'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2_csa_cluster_13553' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2_csa_cluster_13553'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2_csa_cluster_13553'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2_csa_cluster_13578' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2_csa_cluster_13578'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2_csa_cluster_13578'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4_csa_cluster_13589' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4_csa_cluster_13589'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4_csa_cluster_13589'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_csa_cluster_13568' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_csa_cluster_13568'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_csa_cluster_13568'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2_csa_cluster_13573' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2_csa_cluster_13573'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2_csa_cluster_13573'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8_csa_cluster_13551' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8_csa_cluster_13551'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8_csa_cluster_13551'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_or1k_module_NB_CORES1_csa_cluster_13629' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'adbg_or1k_module_NB_CORES1_csa_cluster_13629'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'adbg_or1k_module_NB_CORES1_csa_cluster_13629'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13628' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 1 of 1 in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13628'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13628'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_load_store_unit_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_load_store_unit_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_load_store_unit_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13632' using 'medium' effort and 'generic' timing models.
      Timing csa_tree_45419_45453...
      Timing csa_tree_45491_45522...
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 2 of 2 in module 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13632'.
                  Configuration number:      2
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13632'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13637' using 'medium' effort and 'generic' timing models.
      Timing decrement_unsigned_45526_45527...
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13637'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_csa_cluster_13637'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_or1k_module_NB_CORES1_csa_cluster_13638' using 'medium' effort and 'generic' timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'adbg_or1k_module_NB_CORES1_csa_cluster_13638'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'adbg_or1k_module_NB_CORES1_csa_cluster_13638'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13639' using 'medium' effort and 'generic' timing models.
Info    : Rejected carry-save configuration. [RTLOPT-21]
        : Rejected configuration 2 of 2 in module 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13639'.
                  Configuration number:      2
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Rejected all carry-save configurations in module 'riscv_mult_SHARED_DSP_MULT0_csa_cluster_13639'.
      Timing addsub_unsigned_45672...
      Timing addsub_unsigned_45696...
      Timing addsub_unsigned_45907...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'riscv_alu_div':
	  (sub_107_68, add_107_46)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in subdesign 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5':
	  (add_537_37, add_536_37)
	  (add_584_49, add_581_38, add_580_38)

      Timing addsub_unsigned_45992...
      Timing addsub_unsigned_45998...
      Timing increment_unsigned_45999...
      Timing decrement_unsigned_46000...
      Timing increment_unsigned_46004...
      Timing decrement_unsigned_46005...
      Timing lt_unsigned...
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'lt_301_31' in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' to 'slow' speed architecture.
      Timing increment_unsigned_46006...
      Timing increment_unsigned_46007...
      Timing decrement_unsigned_46008...
      Timing lt_unsigned_46009...
      Timing lt_unsigned_46023...
      Timing increment_unsigned_46024...
      Timing increment_unsigned_46025...
      Timing leq_unsigned...
      Timing leq_unsigned_46029...
      Timing leq_unsigned_46030...
      Timing leq_unsigned_46031...
      Timing leq_unsigned_46032...
      Timing leq_unsigned_46033...
      Timing leq_unsigned_46034...
      Timing leq_unsigned_46035...
      Timing increment_unsigned_46044...
      Timing sub_unsigned_46046...
      Timing sub_unsigned_46052...
      Timing increment_unsigned_46053...
      Timing sub_unsigned_46055...
      Timing gt_signed...
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'gt_358_35_I1' in 'riscv_alu_SHARED_INT_DIV0_FPU0' to 'slow' speed architecture.
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'gt_358_35_I2' in 'riscv_alu_SHARED_INT_DIV0_FPU0' to 'slow' speed architecture.
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'gt_358_35_I3' in 'riscv_alu_SHARED_INT_DIV0_FPU0' to 'slow' speed architecture.
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'gt_358_35_I4' in 'riscv_alu_SHARED_INT_DIV0_FPU0' to 'slow' speed architecture.
      Timing arith_shift_right_vlog_unsigned...
      Timing increment_unsigned_46089...
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'inc_add_926_40_76' in 'riscv_alu_SHARED_INT_DIV0_FPU0' to 'slow' speed architecture.
      Timing decrement_unsigned_46090...
      Timing add_unsigned_carry_46091...
Info    : Downsized instance. [RTLOPT-16]
        : Changed instance 'final_adder_alu_popcnt_i_add_1154_39' in 'riscv_alu_SHARED_INT_DIV0_FPU0' to 'slow' speed architecture.
      Timing sub_unsigned_46092...
      Timing decrement_unsigned_46093...
      Timing gt_unsigned...
      Timing decrement_unsigned_46094...
      Timing increment_unsigned_46096...
      Timing decrement_unsigned_46097...
      Timing add_signed_46100...
      Timing decrement_unsigned_46105...
      Timing decrement_unsigned_46107...
      Timing geq_unsigned...
      Timing sub_unsigned_46109...
      Timing increment_unsigned_46112...
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'top_top'.
      Removing temporary intermediate hierarchies under top_top
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 101968
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 915 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_id_S_reg[0]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]', 
'top_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_fp_sel_q_reg', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][52]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][52]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][52]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][52]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][35]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][36]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][36]', 
'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[13]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[14]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[0]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[1]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RUSER_REG_reg[0]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]', 
'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0]
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 13 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/mux_data_ID_o_98_18', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/mux_rid_o_208_8', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/mux_rlast_o_208_8', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/mux_rresp_o_208_8', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/mux_ruser_o_208_8', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/mux_data_ID_o_98_18', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/mux_data_ID_o_98_18', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'top_inst/peripherals_i/apb_uart_i/UART_RX/RX_BRC/dec_sub_63_42_40'.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost localhost localhost   
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 6.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '3360' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '3509' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '3510' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '3511' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '3512' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '3513' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 6 out of 6 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: riscv_register_file_ADDR_WIDTH6_FPU0 riscv_alu_SHARED_INT_DIV0_FPU0 riscv_fetch_fifo riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 apb_pulpino_BOOT_ADDR32h00008000 riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0 riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6 adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2 slib_fifo_WIDTH11_SIZE_E6 generic_service_unit_APB_ADDR_WIDTH12 slib_fifo_WIDTH8_SIZE_E6 timer riscv_load_store_unit riscv_mult_SHARED_DSP_MULT0 riscv_alu_div riscv_prefetch_buffer adbg_or1k_module_NB_CORES1 riscv_debug_unit apb_uart adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2 spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2 riscv_controller_FPU0 riscv_hwloop_regs_N_REGS2 dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8 spi_slave_controller_DUMMY_CYCLES32 riscv_compressed_decoder_FPU0 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15 adbg_tap_top generic_fifo_DATA_WIDTH38_DATA_DEPTH4 generic_fifo_DATA_WIDTH40_DATA_DEPTH4 riscv_hwloop_controller_N_REGS2 axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32 generic_fifo_DATA_WIDTH66_DATA_DEPTH4 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2 riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0 sleep_unit_APB_ADDR_WIDTH12 spi_slave_tx generic_fifo_DATA_WIDTH64_DATA_DEPTH2 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15 core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave generic_fifo_DATA_WIDTH38_DATA_DEPTH2 spi_slave_rx adbg_or1k_biu_NB_CORES1 generic_fifo_DATA_WIDTH40_DATA_DEPTH2 generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2 generic_fifo_DATA_WIDTH66_DATA_DEPTH2 generic_fifo_DATA_WIDTH5_DATA_DEPTH8 adbg_crc32 uart_receiver riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 generic_fifo_DATA_WIDTH3_DATA_DEPTH8 alu_ff core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2 apb_event_unit generic_fifo_DATA_WIDTH7_DATA_DEPTH4
          Sending 'riscv_register_file_ADDR_WIDTH6_FPU0' to server 'localhost_1_3'...
            Sent 'riscv_register_file_ADDR_WIDTH6_FPU0' to server 'localhost_1_3'.
          Sending 'riscv_alu_SHARED_INT_DIV0_FPU0' to server 'localhost_1_4'...
            Sent 'riscv_alu_SHARED_INT_DIV0_FPU0' to server 'localhost_1_4'.
          Sending 'riscv_fetch_fifo' to server 'localhost_1_5'...
            Sent 'riscv_fetch_fifo' to server 'localhost_1_5'.
          Sending 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' to server 'localhost_1_0'...
            Sent 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' to server 'localhost_1_0'.
          Sending 'apb_pulpino_BOOT_ADDR32h00008000' to server 'localhost_1_1'...
            Sent 'apb_pulpino_BOOT_ADDR32h00008000' to server 'localhost_1_1'.
          Sending 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' to server 'localhost_1_2'...
            Sent 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' to server 'localhost_1_2'.
          Received 'apb_pulpino_BOOT_ADDR32h00008000' from server 'localhost_1_1'. (1020 ms elapsed)
          Sending 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6' to server 'localhost_1_1'...
            Sent 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6' to server 'localhost_1_1'.
          Received 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6' from server 'localhost_1_1'. (226 ms elapsed)
          Sending 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_1'...
            Sent 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_1'.
          Received 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' from server 'localhost_1_2'. (1545 ms elapsed)
          Sending 'slib_fifo_WIDTH11_SIZE_E6' to server 'localhost_1_2'...
            Sent 'slib_fifo_WIDTH11_SIZE_E6' to server 'localhost_1_2'.
          Received 'slib_fifo_WIDTH11_SIZE_E6' from server 'localhost_1_2'. (237 ms elapsed)
          Sending 'generic_service_unit_APB_ADDR_WIDTH12' to server 'localhost_1_2'...
            Sent 'generic_service_unit_APB_ADDR_WIDTH12' to server 'localhost_1_2'.
          Received 'riscv_fetch_fifo' from server 'localhost_1_5'. (2185 ms elapsed)
          Sending 'slib_fifo_WIDTH8_SIZE_E6' to server 'localhost_1_5'...
            Sent 'slib_fifo_WIDTH8_SIZE_E6' to server 'localhost_1_5'.
          Received 'generic_service_unit_APB_ADDR_WIDTH12' from server 'localhost_1_2'. (303 ms elapsed)
          Sending 'timer' to server 'localhost_1_2'...
            Sent 'timer' to server 'localhost_1_2'.
          Received 'slib_fifo_WIDTH8_SIZE_E6' from server 'localhost_1_5'. (168 ms elapsed)
          Sending 'riscv_load_store_unit' to server 'localhost_1_5'...
            Sent 'riscv_load_store_unit' to server 'localhost_1_5'.
          Received 'riscv_register_file_ADDR_WIDTH6_FPU0' from server 'localhost_1_3'. (2674 ms elapsed)
          Sending 'riscv_mult_SHARED_DSP_MULT0' to server 'localhost_1_3'...
            Sent 'riscv_mult_SHARED_DSP_MULT0' to server 'localhost_1_3'.
          Received 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from server 'localhost_1_0'. (2501 ms elapsed)
          Sending 'riscv_alu_div' to server 'localhost_1_0'...
            Sent 'riscv_alu_div' to server 'localhost_1_0'.
          Received 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from server 'localhost_1_1'. (1263 ms elapsed)
          Sending 'riscv_prefetch_buffer' to server 'localhost_1_1'...
            Sent 'riscv_prefetch_buffer' to server 'localhost_1_1'.
          Received 'riscv_alu_div' from server 'localhost_1_0'. (121 ms elapsed)
          Sending 'adbg_or1k_module_NB_CORES1' to server 'localhost_1_0'...
            Sent 'adbg_or1k_module_NB_CORES1' to server 'localhost_1_0'.
          Received 'timer' from server 'localhost_1_2'. (428 ms elapsed)
          Sending 'riscv_debug_unit' to server 'localhost_1_2'...
            Sent 'riscv_debug_unit' to server 'localhost_1_2'.
          Received 'riscv_load_store_unit' from server 'localhost_1_5'. (498 ms elapsed)
          Sending 'apb_uart' to server 'localhost_1_5'...
            Sent 'apb_uart' to server 'localhost_1_5'.
          Received 'apb_uart' from server 'localhost_1_5'. (143 ms elapsed)
          Sending 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_5'...
            Sent 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_5'.
          Received 'riscv_mult_SHARED_DSP_MULT0' from server 'localhost_1_3'. (511 ms elapsed)
          Sending 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_3'...
            Sent 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_3'.
          Received 'riscv_alu_SHARED_INT_DIV0_FPU0' from server 'localhost_1_4'. (3145 ms elapsed)
          Sending 'riscv_controller_FPU0' to server 'localhost_1_4'...
            Sent 'riscv_controller_FPU0' to server 'localhost_1_4'.
          Received 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from server 'localhost_1_5'. (477 ms elapsed)
          Sending 'riscv_hwloop_regs_N_REGS2' to server 'localhost_1_5'...
            Sent 'riscv_hwloop_regs_N_REGS2' to server 'localhost_1_5'.
          Received 'riscv_debug_unit' from server 'localhost_1_2'. (780 ms elapsed)
          Sending 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' to server 'localhost_1_2'...
            Sent 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' to server 'localhost_1_2'.
          Received 'adbg_or1k_module_NB_CORES1' from server 'localhost_1_0'. (831 ms elapsed)
          Sending 'spi_slave_controller_DUMMY_CYCLES32' to server 'localhost_1_0'...
            Sent 'spi_slave_controller_DUMMY_CYCLES32' to server 'localhost_1_0'.
          Received 'riscv_prefetch_buffer' from server 'localhost_1_1'. (874 ms elapsed)
          Sending 'riscv_compressed_decoder_FPU0' to server 'localhost_1_1'...
            Sent 'riscv_compressed_decoder_FPU0' to server 'localhost_1_1'.
          Received 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' from server 'localhost_1_2'. (121 ms elapsed)
          Sending 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' to server 'localhost_1_2'...
            Sent 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' to server 'localhost_1_2'.
          Received 'riscv_hwloop_regs_N_REGS2' from server 'localhost_1_5'. (161 ms elapsed)
          Sending 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' to server 'localhost_1_5'...
            Sent 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' to server 'localhost_1_5'.
          Received 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from server 'localhost_1_3'. (603 ms elapsed)
          Sending 'adbg_tap_top' to server 'localhost_1_3'...
            Sent 'adbg_tap_top' to server 'localhost_1_3'.
          Received 'spi_slave_controller_DUMMY_CYCLES32' from server 'localhost_1_0'. (161 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' to server 'localhost_1_0'...
            Sent 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' to server 'localhost_1_0'.
          Received 'riscv_controller_FPU0' from server 'localhost_1_4'. (244 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' to server 'localhost_1_4'...
            Sent 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' to server 'localhost_1_4'.
          Received 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' from server 'localhost_1_2'. (146 ms elapsed)
          Sending 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_2'...
            Sent 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_2'.
          Received 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' from server 'localhost_1_5'. (140 ms elapsed)
          Sending 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' to server 'localhost_1_5'...
            Sent 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' to server 'localhost_1_5'.
          Received 'adbg_tap_top' from server 'localhost_1_3'. (131 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' to server 'localhost_1_3'...
            Sent 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' to server 'localhost_1_3'.
          Received 'riscv_compressed_decoder_FPU0' from server 'localhost_1_1'. (200 ms elapsed)
          Sending 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' to server 'localhost_1_1'...
            Sent 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' to server 'localhost_1_1'.
          Received 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' from server 'localhost_1_4'. (111 ms elapsed)
          Sending 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' to server 'localhost_1_4'...
            Sent 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' to server 'localhost_1_4'.
          Received 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' from server 'localhost_1_0'. (197 ms elapsed)
          Sending 'sleep_unit_APB_ADDR_WIDTH12' to server 'localhost_1_0'...
            Sent 'sleep_unit_APB_ADDR_WIDTH12' to server 'localhost_1_0'.
          Received 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' from server 'localhost_1_3'. (132 ms elapsed)
          Sending 'spi_slave_tx' to server 'localhost_1_3'...
            Sent 'spi_slave_tx' to server 'localhost_1_3'.
          Received 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' from server 'localhost_1_1'. (92 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' to server 'localhost_1_1'...
            Sent 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' to server 'localhost_1_1'.
          Received 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' from server 'localhost_1_5'. (195 ms elapsed)
          Sending 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' to server 'localhost_1_5'...
            Sent 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' to server 'localhost_1_5'.
          Received 'spi_slave_tx' from server 'localhost_1_3'. (95 ms elapsed)
          Sending 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' to server 'localhost_1_3'...
            Sent 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' to server 'localhost_1_3'.
          Received 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' from server 'localhost_1_4'. (174 ms elapsed)
          Sending 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' to server 'localhost_1_4'...
            Sent 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' to server 'localhost_1_4'.
          Received 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' from server 'localhost_1_1'. (107 ms elapsed)
          Sending 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' to server 'localhost_1_1'...
            Sent 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' to server 'localhost_1_1'.
          Received 'sleep_unit_APB_ADDR_WIDTH12' from server 'localhost_1_0'. (148 ms elapsed)
          Sending 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' to server 'localhost_1_0'...
            Sent 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' to server 'localhost_1_0'.
          Received 'riscv_hwloop_controller_N_REGS2' from server 'localhost_1_2'. (324 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' to server 'localhost_1_2'...
            Sent 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' to server 'localhost_1_2'.
          Received 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' from server 'localhost_1_1'. (138 ms elapsed)
          Sending 'spi_slave_rx' to server 'localhost_1_1'...
            Sent 'spi_slave_rx' to server 'localhost_1_1'.
          Received 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' from server 'localhost_1_4'. (158 ms elapsed)
          Sending 'adbg_or1k_biu_NB_CORES1' to server 'localhost_1_4'...
            Sent 'adbg_or1k_biu_NB_CORES1' to server 'localhost_1_4'.
          Received 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' from server 'localhost_1_3'. (178 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' to server 'localhost_1_3'...
            Sent 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' to server 'localhost_1_3'.
          Received 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' from server 'localhost_1_5'. (237 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2' to server 'localhost_1_5'...
            Sent 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2' to server 'localhost_1_5'.
          Received 'adbg_or1k_biu_NB_CORES1' from server 'localhost_1_4'. (58 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' to server 'localhost_1_4'...
            Sent 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' to server 'localhost_1_4'.
          Received 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' from server 'localhost_1_2'. (108 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' to server 'localhost_1_2'...
            Sent 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' to server 'localhost_1_2'.
          Received 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' from server 'localhost_1_0'. (212 ms elapsed)
          Sending 'adbg_crc32' to server 'localhost_1_0'...
            Sent 'adbg_crc32' to server 'localhost_1_0'.
          Received 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2' from server 'localhost_1_5'. (64 ms elapsed)
          Sending 'uart_receiver' to server 'localhost_1_5'...
            Sent 'uart_receiver' to server 'localhost_1_5'.
          Received 'spi_slave_rx' from server 'localhost_1_1'. (128 ms elapsed)
          Sending 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' to server 'localhost_1_1'...
            Sent 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' to server 'localhost_1_1'.
          Received 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' from server 'localhost_1_3'. (140 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' to server 'localhost_1_3'...
            Sent 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' to server 'localhost_1_3'.
          Received 'uart_receiver' from server 'localhost_1_5'. (75 ms elapsed)
          Sending 'alu_ff' to server 'localhost_1_5'...
            Sent 'alu_ff' to server 'localhost_1_5'.
          Received 'adbg_crc32' from server 'localhost_1_0'. (87 ms elapsed)
          Sending 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' to server 'localhost_1_0'...
            Sent 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' to server 'localhost_1_0'.
          Received 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' from server 'localhost_1_4'. (138 ms elapsed)
          Sending 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' to server 'localhost_1_4'...
            Sent 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' to server 'localhost_1_4'.
          Received 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from server 'localhost_1_1'. (115 ms elapsed)
          Sending 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' to server 'localhost_1_1'...
            Sent 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' to server 'localhost_1_1'.
          Received 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' from server 'localhost_1_2'. (183 ms elapsed)
          Sending 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' to server 'localhost_1_2'...
            Sent 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' to server 'localhost_1_2'.
          Received 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' from server 'localhost_1_4'. (77 ms elapsed)
          Sending 'apb_event_unit' to server 'localhost_1_4'...
            Sent 'apb_event_unit' to server 'localhost_1_4'.
          Received 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' from server 'localhost_1_0'. (101 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4' to server 'localhost_1_0'...
            Sent 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4' to server 'localhost_1_0'.
          Received 'alu_ff' from server 'localhost_1_5'. (112 ms elapsed)
          Received 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' from server 'localhost_1_3'. (135 ms elapsed)
          Received 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' from server 'localhost_1_2'. (76 ms elapsed)
          Received 'apb_event_unit' from server 'localhost_1_4'. (104 ms elapsed)
          Received 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' from server 'localhost_1_1'. (140 ms elapsed)
          Received 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4' from server 'localhost_1_0'. (152 ms elapsed)
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 8.54 sec
          foreground process active time          : 3.66 sec
          background processes total active time  : 26.33 sec
          approximate speedup                     : 3.51X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------
                            Stats from servers
          servers : localhost_1_1 localhost_1_5 localhost_1_2 localhost_1_3 localhost_1_0 localhost_1_4
          memory_usage (Mb) : 590.48 596.48 588.49 606.47 591.49 587.47
          peak_memory (Mb) : 590.48 596.48 588.49 606.47 612.93 587.47
          Super-thread foreground server peak memory usage (Mb):1030.93
          Super-thread maximum total peak memory usage (Mb)    :4613.25
        ------------------------------------------------------------
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 114
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 96
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'top_top' to generic gates.
        Applying wireload models.
        Computing net loads.



 SYN_MAP 



Info    : Mapping. [SYNTH-4]
        : Mapping 'top_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 691 combo usable cells and 162 sequential usable cells
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 691 combo usable cells and 162 sequential usable cells
      Mapping 'top_top'...
        Preparing the circuit
          Pruning unused logic
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_sec_q_reg'.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[5]'. The constant is '0'.
        : The instance attribute 'optimize_constant_feedback_seq' controls this optimization. The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'. The assigned constant might conflict with the simulation and/or verification setup.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[5]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[31]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[30]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[28]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[27]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[25]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[24]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[23]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[22]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[5]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[5]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_en_ex_o_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[63]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/apu_en_ex_o_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[63]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[62]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[62]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[31]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[31]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[61]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[61]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[30]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[30]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[60]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[60]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[29]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[29]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[59]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[59]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[28]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[28]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[58]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[58]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[27]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[27]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[57]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[57]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[26]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[26]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[56]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[56]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[25]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[25]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[55]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[55]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[24]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[24]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[54]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[54]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[23]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[23]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[53]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[53]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[22]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[22]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[52]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[52]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[21]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[21]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[51]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[51]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[20]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[20]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[50]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[50]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[19]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[19]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[49]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[49]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[18]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[18]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[48]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[48]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[17]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[17]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[47]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[47]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[16]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[16]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[46]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[46]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[15]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[15]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[45]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[45]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[14]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[14]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[44]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[44]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[13]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[13]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[43]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[43]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[12]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[12]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[42]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[42]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[11]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[11]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[41]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[41]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[10]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[10]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[40]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[40]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[9]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[9]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[39]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[39]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[8]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[8]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[38]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[38]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[7]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[7]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[37]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[37]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[6]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[6]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[36]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[36]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[5]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[5]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[35]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[35]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[4]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[4]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[34]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[34]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[3]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[3]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[33]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[33]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[2]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[2]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[1]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[4]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[4]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[7]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[7]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[7]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[7]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[0]'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'gte_95_94_I1_I1' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'gte_115_94_I1_I1' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'full_synch' in module 'dc_full_detector_BUFFER_DEPTH8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'empty_synch' in module 'dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cg_cell' in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cg_cell' in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'read_tr' in module 'dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'RR_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'core2axi_i' in module 'core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MASTER_ID_FIFO' in module 'axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MASTER_ID_FIFO' in module 'axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sp_ram_i' in module 'sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buffer_i' in module 'axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' would be automatically ungrouped.
          There are 32 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_din' in module 'spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'axi_mem_if_SP_i' in module 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'axi_mem_if_SP_i' in module 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sp_ram_wrap_i' in module 'instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'WITH_SLICE.axi_slice_i' in module 'axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'dbg_module_i' in module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'apb_node_wrap_i' in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'axi_spi_slave_i' in module 'axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'axi_node_i' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i_rst_gen_soc' in module 'clk_rst_gen' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'top_inst' in module 'top_top' would be automatically ungrouped.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CountBurst_CS_reg[8]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 32975
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 322 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]', 
'top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[5]', 
'top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[6]', 
'top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/apu_en_ex_o_reg', 
'top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[5]', 
'top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[33]', 
'top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[34]', 
'top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[35]', 
'top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[36]', 
'top_inst_core
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/lt_301_31', 
'top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/lt_301_31', 
'top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/gt_1418_36', 
'top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/dec_sub_150_44_79'.
        Rebuilding component 'csa_tree_add_114_70_group_17786' based on context...
        Rebuilding component 'csa_tree_alu_popcnt_i_add_1154_39_group_17790' based on context...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ARB_TREE.BW_ARB_TREE' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ARB_TREE.BW_ARB_TREE' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ARB_TREE.BW_ARB_TREE' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_RR_REQ' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
          There are 7 hierarchical instances automatically ungrouped.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[0][1]' and 'FIFO_REGISTERS_reg[0][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[0][2]' and 'FIFO_REGISTERS_reg[0][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[1][1]' and 'FIFO_REGISTERS_reg[1][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[1][2]' and 'FIFO_REGISTERS_reg[1][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[2][1]' and 'FIFO_REGISTERS_reg[2][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[2][2]' and 'FIFO_REGISTERS_reg[2][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[3][1]' and 'FIFO_REGISTERS_reg[3][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[3][2]' and 'FIFO_REGISTERS_reg[3][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[4][1]' and 'FIFO_REGISTERS_reg[4][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[4][2]' and 'FIFO_REGISTERS_reg[4][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[5][1]' and 'FIFO_REGISTERS_reg[5][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[5][2]' and 'FIFO_REGISTERS_reg[5][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[6][1]' and 'FIFO_REGISTERS_reg[6][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[6][2]' and 'FIFO_REGISTERS_reg[6][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[7][1]' and 'FIFO_REGISTERS_reg[7][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[7][2]' and 'FIFO_REGISTERS_reg[7][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_id_o_reg[0]' and 'instr_rdata_id_o_reg[1]' in 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'tx_counter_reg[3]' and 'tx_counter_reg[4]' in 'spi_slave_controller_DUMMY_CYCLES32' have been merged.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 6032
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 50 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]', 
'top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]', 
'top_inst_axi_interconnect_
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_trgt_reg[3]' and 'counter_trgt_reg[4]' in 'spi_slave_tx' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_trgt_reg[0]' and 'counter_trgt_reg[1]' in 'spi_slave_tx' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_trgt_reg[0]' and 'counter_trgt_reg[2]' in 'spi_slave_tx' have been merged.
          Analyzing hierarchical boundaries
          Propagating constants
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 11 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]', 
'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]', 
'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]', 
'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]', 
'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]', 
'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]', 
'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]', 
'top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]', 
'top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[1]', 
'top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[2]', 
'top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[4]'.
        Done preparing the circuit
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_3' was forked process '3511' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_4' was forked process '3512' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_5' was forked process '3513' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_1' was forked process '3509' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_2' was forked process '3510' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '3882' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '3883' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '3884' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '3885' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '3886' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 6 out of 6 super thread servers are launched. Minimum 1 active super thread server is required.
          Structuring (delay-based) top_top...
          Done structuring (delay-based) top_top
Multi-threaded Virtual Mapping    (6 threads per ST process, 6 of 6 CPUs usable)
          Structuring (delay-based) logic partition in clk_rst_gen...
          Done structuring (delay-based) logic partition in clk_rst_gen
        Mapping logic partition in clk_rst_gen...
          Structuring (delay-based) logic partition in cluster_clock_gating...
          Done structuring (delay-based) logic partition in cluster_clock_gating
        Mapping logic partition in cluster_clock_gating...
          Structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710
        Mapping logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17...
          Done structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17
        Mapping component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17...
          Structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13685...
          Done structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13685
        Mapping component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13685...
          Structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13687...
          Done structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13687
        Mapping component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13687...
          Structuring (delay-based) logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Done structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1
        Mapping logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709
        Mapping logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Structuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13646...
          Done structuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13646
        Mapping logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13646...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Mapping logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710
        Mapping logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709
        Mapping logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_13711...
          Done structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_13711
        Mapping logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_13711...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in spi_slave_rx...
          Done structuring (delay-based) logic partition in spi_slave_rx
        Mapping logic partition in spi_slave_rx...
          Structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755
        Mapping logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Mapping logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707...
          Structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Mapping logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Structuring (delay-based) logic partition in dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8_13748...
          Done structuring (delay-based) logic partition in dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8_13748
        Mapping logic partition in dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8_13748...
          Structuring (delay-based) logic partition in adbg_tap_top...
          Done structuring (delay-based) logic partition in adbg_tap_top
        Mapping logic partition in adbg_tap_top...
          Structuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in apb_uart...
          Done structuring (delay-based) logic partition in apb_uart
        Mapping logic partition in apb_uart...
          Structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Mapping logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795...
          Done structuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795
        Mapping logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795...
          Structuring (delay-based) logic partition in riscv_load_store_unit...
          Done structuring (delay-based) logic partition in riscv_load_store_unit
        Mapping logic partition in riscv_load_store_unit...
          Structuring (delay-based) spi_slave_cmd_parser...
          Done structuring (delay-based) spi_slave_cmd_parser
        Mapping component spi_slave_cmd_parser...
          Structuring (delay-based) logic partition in riscv_alu_div...
          Done structuring (delay-based) logic partition in riscv_alu_div
        Mapping logic partition in riscv_alu_div...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
        Rebalancing component 'sll_882_39'...
        Rebalancing component 'csa_tree_alu_popcnt_i_add_1154_39_groupi'...
        Distributing super-thread jobs: cb_oseq_22964 cb_seq_23020 cb_seq_23021 cb_oseq_22999 cb_part_23053 add_unsigned_1340_16964 shift_left_vlog_unsigned_2320_16959 cb_seq_23361 cb_oseq_22916 cb_seq_23362 cb_part_23435 cb_oseq_22920 csa_tree_alu_popcnt_i_add_1154_39_group_17790 gt_unsigned_1530 geq_unsigned_15941 mux_ctl_0x_22755 cb_oseq add_unsigned_17002 add_unsigned_17001 sub_unsigned_1538
          Sending 'cb_oseq_22964' to server 'localhost_1_8'...
            Sent 'cb_oseq_22964' to server 'localhost_1_8'.
          Sending 'cb_seq_23020' to server 'localhost_1_9'...
            Sent 'cb_seq_23020' to server 'localhost_1_9'.
          Sending 'cb_seq_23021' to server 'localhost_1_10'...
            Sent 'cb_seq_23021' to server 'localhost_1_10'.
          Sending 'cb_oseq_22999' to server 'localhost_1_0'...
            Sent 'cb_oseq_22999' to server 'localhost_1_0'.
          Sending 'cb_part_23053' to server 'localhost_1_6'...
            Sent 'cb_part_23053' to server 'localhost_1_6'.
          Sending 'add_unsigned_1340_16964' to server 'localhost_1_7'...
            Sent 'add_unsigned_1340_16964' to server 'localhost_1_7'.
          Received 'cb_seq_23021' from server 'localhost_1_10'. (637 ms elapsed)
          Sending 'shift_left_vlog_unsigned_2320_16959' to server 'localhost_1_10'...
            Sent 'shift_left_vlog_unsigned_2320_16959' to server 'localhost_1_10'.
          Received 'add_unsigned_1340_16964' from server 'localhost_1_7'. (600 ms elapsed)
          Sending 'cb_seq_23361' to server 'localhost_1_7'...
            Sent 'cb_seq_23361' to server 'localhost_1_7'.
          Received 'cb_seq_23020' from server 'localhost_1_9'. (676 ms elapsed)
          Sending 'cb_oseq_22916' to server 'localhost_1_9'...
            Sent 'cb_oseq_22916' to server 'localhost_1_9'.
          Received 'cb_part_23053' from server 'localhost_1_6'. (893 ms elapsed)
          Sending 'cb_seq_23362' to server 'localhost_1_6'...
            Sent 'cb_seq_23362' to server 'localhost_1_6'.
          Received 'shift_left_vlog_unsigned_2320_16959' from server 'localhost_1_10'. (331 ms elapsed)
          Sending 'cb_part_23435' to server 'localhost_1_10'...
            Sent 'cb_part_23435' to server 'localhost_1_10'.
          Received 'cb_oseq_22999' from server 'localhost_1_0'. (1007 ms elapsed)
          Sending 'cb_oseq_22920' to server 'localhost_1_0'...
            Sent 'cb_oseq_22920' to server 'localhost_1_0'.
          Received 'cb_seq_23361' from server 'localhost_1_7'. (534 ms elapsed)
          Sending 'csa_tree_alu_popcnt_i_add_1154_39_group_17790' to server 'localhost_1_7'...
            Sent 'csa_tree_alu_popcnt_i_add_1154_39_group_17790' to server 'localhost_1_7'.
          Received 'cb_oseq_22916' from server 'localhost_1_9'. (692 ms elapsed)
          Sending 'gt_unsigned_1530' to server 'localhost_1_9'...
            Sent 'gt_unsigned_1530' to server 'localhost_1_9'.
          Received 'csa_tree_alu_popcnt_i_add_1154_39_group_17790' from server 'localhost_1_7'. (197 ms elapsed)
          Sending 'geq_unsigned_15941' to server 'localhost_1_7'...
            Sent 'geq_unsigned_15941' to server 'localhost_1_7'.
          Received 'cb_part_23435' from server 'localhost_1_10'. (412 ms elapsed)
          Sending 'mux_ctl_0x_22755' to server 'localhost_1_10'...
            Sent 'mux_ctl_0x_22755' to server 'localhost_1_10'.
          Received 'gt_unsigned_1530' from server 'localhost_1_9'. (173 ms elapsed)
          Sending 'cb_oseq' to server 'localhost_1_9'...
            Sent 'cb_oseq' to server 'localhost_1_9'.
          Received 'geq_unsigned_15941' from server 'localhost_1_7'. (173 ms elapsed)
          Sending 'add_unsigned_17002' to server 'localhost_1_7'...
            Sent 'add_unsigned_17002' to server 'localhost_1_7'.
          Received 'cb_oseq_22920' from server 'localhost_1_0'. (601 ms elapsed)
          Sending 'add_unsigned_17001' to server 'localhost_1_0'...
            Sent 'add_unsigned_17001' to server 'localhost_1_0'.
          Received 'add_unsigned_17002' from server 'localhost_1_7'. (148 ms elapsed)
          Sending 'sub_unsigned_1538' to server 'localhost_1_7'...
            Sent 'sub_unsigned_1538' to server 'localhost_1_7'.
          Received 'mux_ctl_0x_22755' from server 'localhost_1_10'. (332 ms elapsed)
          Received 'add_unsigned_17001' from server 'localhost_1_0'. (143 ms elapsed)
          Received 'sub_unsigned_1538' from server 'localhost_1_7'. (185 ms elapsed)
          Received 'cb_oseq' from server 'localhost_1_9'. (578 ms elapsed)
          Received 'cb_seq_23362' from server 'localhost_1_6'. (1207 ms elapsed)
          Received 'cb_oseq_22964' from server 'localhost_1_8'. (7023 ms elapsed)
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661...
          Structuring (delay-based) logic partition in cluster_clock_mux2...
          Done structuring (delay-based) logic partition in cluster_clock_mux2
        Mapping logic partition in cluster_clock_mux2...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Done structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1
        Mapping logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662...
          Structuring (delay-based) logic partition in slib_fifo_WIDTH8_SIZE_E6...
          Done structuring (delay-based) logic partition in slib_fifo_WIDTH8_SIZE_E6
        Mapping logic partition in slib_fifo_WIDTH8_SIZE_E6...
          Structuring (delay-based) logic partition in uart_transmitter...
          Done structuring (delay-based) logic partition in uart_transmitter
        Mapping logic partition in uart_transmitter...
          Structuring (delay-based) logic partition in uart_receiver...
          Done structuring (delay-based) logic partition in uart_receiver
        Mapping logic partition in uart_receiver...
          Structuring (delay-based) slib_input_sync...
          Done structuring (delay-based) slib_input_sync
        Mapping component slib_input_sync...
          Structuring (delay-based) logic partition in uart_baudgen...
          Done structuring (delay-based) logic partition in uart_baudgen
        Mapping logic partition in uart_baudgen...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Mapping logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660...
          Structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Mapping logic partition in dc_full_detector_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) slib_input_sync_13790...
          Done structuring (delay-based) slib_input_sync_13790
        Mapping component slib_input_sync_13790...
          Structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_13749...
          Done structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_13749
        Mapping logic partition in dc_full_detector_BUFFER_DEPTH8_13749...
          Structuring (delay-based) cb_oseq_22964...
          Done structuring (delay-based) cb_oseq_22964
        Mapping component cb_oseq_22964...
          Structuring (delay-based) cb_seq_23020...
          Done structuring (delay-based) cb_seq_23020
        Mapping component cb_seq_23020...
          Structuring (delay-based) cb_seq_23021...
          Done structuring (delay-based) cb_seq_23021
        Mapping component cb_seq_23021...
          Structuring (delay-based) cb_oseq_22999...
          Done structuring (delay-based) cb_oseq_22999
        Mapping component cb_oseq_22999...
          Structuring (delay-based) cb_part_23053...
          Done structuring (delay-based) cb_part_23053
        Mapping component cb_part_23053...
          Structuring (delay-based) add_unsigned_1340_16964...
          Done structuring (delay-based) add_unsigned_1340_16964
        Mapping component add_unsigned_1340_16964...
          Structuring (delay-based) shift_left_vlog_unsigned_2320_16959...
          Done structuring (delay-based) shift_left_vlog_unsigned_2320_16959
        Mapping component shift_left_vlog_unsigned_2320_16959...
          Structuring (delay-based) cb_seq_23361...
          Done structuring (delay-based) cb_seq_23361
        Mapping component cb_seq_23361...
          Structuring (delay-based) cb_oseq_22916...
          Done structuring (delay-based) cb_oseq_22916
        Mapping component cb_oseq_22916...
          Structuring (delay-based) cb_seq_23362...
          Done structuring (delay-based) cb_seq_23362
        Mapping component cb_seq_23362...
          Structuring (delay-based) cb_part_23435...
          Done structuring (delay-based) cb_part_23435
        Mapping component cb_part_23435...
          Structuring (delay-based) cb_oseq_22920...
          Done structuring (delay-based) cb_oseq_22920
        Mapping component cb_oseq_22920...
          Structuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group_17790...
          Done structuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group_17790
        Mapping component csa_tree_alu_popcnt_i_add_1154_39_group_17790...
          Structuring (delay-based) gt_unsigned_1530...
          Done structuring (delay-based) gt_unsigned_1530
        Mapping component gt_unsigned_1530...
          Structuring (delay-based) geq_unsigned_15941...
          Done structuring (delay-based) geq_unsigned_15941
        Mapping component geq_unsigned_15941...
          Structuring (delay-based) mux_ctl_0x_22755...
          Done structuring (delay-based) mux_ctl_0x_22755
        Mapping component mux_ctl_0x_22755...
          Structuring (delay-based) cb_oseq...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) add_unsigned_17002...
          Done structuring (delay-based) add_unsigned_17002
        Mapping component add_unsigned_17002...
          Structuring (delay-based) add_unsigned_17001...
          Done structuring (delay-based) add_unsigned_17001
        Mapping component add_unsigned_17001...
          Structuring (delay-based) sub_unsigned_1538...
          Done structuring (delay-based) sub_unsigned_1538
        Mapping component sub_unsigned_1538...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Mapping logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660...
          Structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13665...
          Done structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13665
        Mapping component axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13665...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in riscv_load_store_unit...
          Done structuring (delay-based) logic partition in riscv_load_store_unit
        Mapping logic partition in riscv_load_store_unit...
          Structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Mapping logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) logic partition in riscv_load_store_unit...
          Done structuring (delay-based) logic partition in riscv_load_store_unit
        Mapping logic partition in riscv_load_store_unit...
          Structuring (delay-based) logic partition in sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done structuring (delay-based) logic partition in sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Mapping logic partition in sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Mapping logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Mapping logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662...
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Mapping logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Mapping logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Mapping logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Structuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3...
          Done structuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3
        Mapping component axi_multiplexer_DATA_WIDTH38_N_IN3...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Structuring (delay-based) spi_slave_syncro_AXI_ADDR_WIDTH32...
          Done structuring (delay-based) spi_slave_syncro_AXI_ADDR_WIDTH32
        Mapping component spi_slave_syncro_AXI_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Mapping logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Structuring (delay-based) logic partition in axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done structuring (delay-based) logic partition in axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Mapping logic partition in axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Structuring (delay-based) logic partition in adbg_tap_top...
          Done structuring (delay-based) logic partition in adbg_tap_top
        Mapping logic partition in adbg_tap_top...
        Rebalancing component 'mul_281_63_Y_mul_230_87_Y_mul_265_61'...
        Rebalancing component 'mul_267_61'...
        Rebalancing component 'csa_tree_add_114_70_groupi'...
        Distributing super-thread jobs: mult_signed_4382 csa_tree_add_114_70_group_17786 mult_signed_4528 cb_seq_22911 cb_seq_23018 cb_seq_22954 mult_signed_3324 cb_part_23280 cb_seq_22909 cb_seq_22942 cb_seq_22935 cb_seq_23583 cb_seq_23582 cb_part_23046 cb_part_23382 cb_seq_22843 add_unsigned_2676
          Sending 'mult_signed_4382' to server 'localhost_1_8'...
            Sent 'mult_signed_4382' to server 'localhost_1_8'.
          Sending 'csa_tree_add_114_70_group_17786' to server 'localhost_1_9'...
            Sent 'csa_tree_add_114_70_group_17786' to server 'localhost_1_9'.
          Sending 'mult_signed_4528' to server 'localhost_1_10'...
            Sent 'mult_signed_4528' to server 'localhost_1_10'.
          Sending 'cb_seq_22911' to server 'localhost_1_0'...
            Sent 'cb_seq_22911' to server 'localhost_1_0'.
          Sending 'cb_seq_23018' to server 'localhost_1_6'...
            Sent 'cb_seq_23018' to server 'localhost_1_6'.
          Sending 'cb_seq_22954' to server 'localhost_1_7'...
            Sent 'cb_seq_22954' to server 'localhost_1_7'.
          Received 'cb_seq_22954' from server 'localhost_1_7'. (512 ms elapsed)
          Sending 'mult_signed_3324' to server 'localhost_1_7'...
            Sent 'mult_signed_3324' to server 'localhost_1_7'.
          Received 'cb_seq_22911' from server 'localhost_1_0'. (744 ms elapsed)
          Sending 'cb_part_23280' to server 'localhost_1_0'...
            Sent 'cb_part_23280' to server 'localhost_1_0'.
          Received 'cb_seq_23018' from server 'localhost_1_6'. (744 ms elapsed)
          Sending 'cb_seq_22909' to server 'localhost_1_6'...
            Sent 'cb_seq_22909' to server 'localhost_1_6'.
          Received 'cb_seq_22909' from server 'localhost_1_6'. (305 ms elapsed)
          Sending 'cb_seq_22942' to server 'localhost_1_6'...
            Sent 'cb_seq_22942' to server 'localhost_1_6'.
          Received 'mult_signed_4528' from server 'localhost_1_10'. (1340 ms elapsed)
          Sending 'cb_seq_22935' to server 'localhost_1_10'...
            Sent 'cb_seq_22935' to server 'localhost_1_10'.
          Received 'cb_seq_22935' from server 'localhost_1_10'. (261 ms elapsed)
          Sending 'cb_seq_23583' to server 'localhost_1_10'...
            Sent 'cb_seq_23583' to server 'localhost_1_10'.
          Received 'cb_part_23280' from server 'localhost_1_0'. (832 ms elapsed)
          Sending 'cb_seq_23582' to server 'localhost_1_0'...
            Sent 'cb_seq_23582' to server 'localhost_1_0'.
          Received 'cb_seq_23583' from server 'localhost_1_10'. (846 ms elapsed)
          Sending 'cb_part_23046' to server 'localhost_1_10'...
            Sent 'cb_part_23046' to server 'localhost_1_10'.
          Received 'cb_seq_22942' from server 'localhost_1_6'. (1385 ms elapsed)
          Sending 'cb_part_23382' to server 'localhost_1_6'...
            Sent 'cb_part_23382' to server 'localhost_1_6'.
          Received 'mult_signed_3324' from server 'localhost_1_7'. (1935 ms elapsed)
          Sending 'cb_seq_22843' to server 'localhost_1_7'...
            Sent 'cb_seq_22843' to server 'localhost_1_7'.
          Received 'mult_signed_4382' from server 'localhost_1_8'. (2621 ms elapsed)
          Structuring (delay-based) mult_signed_4382...
          Done structuring (delay-based) mult_signed_4382
        Mapping component mult_signed_4382...
          Sending 'add_unsigned_2676' to server 'localhost_1_8'...
            Sent 'add_unsigned_2676' to server 'localhost_1_8'.
          Received 'csa_tree_add_114_70_group_17786' from server 'localhost_1_9'. (2701 ms elapsed)
          Structuring (delay-based) csa_tree_add_114_70_group_17786...
          Done structuring (delay-based) csa_tree_add_114_70_group_17786
        Mapping component csa_tree_add_114_70_group_17786...
          Structuring (delay-based) mult_signed_4528...
          Done structuring (delay-based) mult_signed_4528
        Mapping component mult_signed_4528...
          Structuring (delay-based) cb_seq_22911...
          Done structuring (delay-based) cb_seq_22911
        Mapping component cb_seq_22911...
          Structuring (delay-based) cb_seq_23018...
          Done structuring (delay-based) cb_seq_23018
        Mapping component cb_seq_23018...
          Structuring (delay-based) cb_seq_22954...
          Done structuring (delay-based) cb_seq_22954
        Mapping component cb_seq_22954...
          Structuring (delay-based) mult_signed_3324...
          Done structuring (delay-based) mult_signed_3324
        Mapping component mult_signed_3324...
          Structuring (delay-based) cb_part_23280...
          Done structuring (delay-based) cb_part_23280
        Mapping component cb_part_23280...
          Structuring (delay-based) cb_seq_22909...
          Done structuring (delay-based) cb_seq_22909
        Mapping component cb_seq_22909...
          Structuring (delay-based) cb_seq_22942...
          Done structuring (delay-based) cb_seq_22942
        Mapping component cb_seq_22942...
          Structuring (delay-based) cb_seq_22935...
          Done structuring (delay-based) cb_seq_22935
        Mapping component cb_seq_22935...
          Structuring (delay-based) cb_seq_23583...
          Done structuring (delay-based) cb_seq_23583
        Mapping component cb_seq_23583...
          Received 'cb_seq_22843' from server 'localhost_1_7'. (496 ms elapsed)
          Received 'cb_part_23046' from server 'localhost_1_10'. (555 ms elapsed)
          Received 'cb_seq_23582' from server 'localhost_1_0'. (595 ms elapsed)
          Structuring (delay-based) cb_seq_23582...
          Done structuring (delay-based) cb_seq_23582
        Mapping component cb_seq_23582...
          Structuring (delay-based) cb_part_23046...
          Done structuring (delay-based) cb_part_23046
        Mapping component cb_part_23046...
          Received 'cb_part_23382' from server 'localhost_1_6'. (649 ms elapsed)
          Structuring (delay-based) cb_part_23382...
          Done structuring (delay-based) cb_part_23382
        Mapping component cb_part_23382...
          Structuring (delay-based) cb_seq_22843...
          Done structuring (delay-based) cb_seq_22843
        Mapping component cb_seq_22843...
          Received 'add_unsigned_2676' from server 'localhost_1_8'. (502 ms elapsed)
          Structuring (delay-based) add_unsigned_2676...
          Done structuring (delay-based) add_unsigned_2676
        Mapping component add_unsigned_2676...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
        Rebalancing component 'csa_tree_add_269_87_groupi'...
        Distributing super-thread jobs: cb_seq_22998 csa_tree_add_269_87_group_17788 cb_seq_22915 add_signed_16967
          Sending 'cb_seq_22998' to server 'localhost_1_8'...
            Sent 'cb_seq_22998' to server 'localhost_1_8'.
          Sending 'csa_tree_add_269_87_group_17788' to server 'localhost_1_9'...
            Sent 'csa_tree_add_269_87_group_17788' to server 'localhost_1_9'.
          Sending 'cb_seq_22915' to server 'localhost_1_10'...
            Sent 'cb_seq_22915' to server 'localhost_1_10'.
          Sending 'add_signed_16967' to server 'localhost_1_0'...
            Sent 'add_signed_16967' to server 'localhost_1_0'.
          Received 'add_signed_16967' from server 'localhost_1_0'. (283 ms elapsed)
          Received 'csa_tree_add_269_87_group_17788' from server 'localhost_1_9'. (479 ms elapsed)
          Received 'cb_seq_22915' from server 'localhost_1_10'. (576 ms elapsed)
          Received 'cb_seq_22998' from server 'localhost_1_8'. (938 ms elapsed)
          Structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Mapping logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Structuring (delay-based) cb_seq_22998...
          Done structuring (delay-based) cb_seq_22998
        Mapping component cb_seq_22998...
          Structuring (delay-based) csa_tree_add_269_87_group_17788...
          Done structuring (delay-based) csa_tree_add_269_87_group_17788
        Mapping component csa_tree_add_269_87_group_17788...
          Structuring (delay-based) cb_seq_22915...
          Done structuring (delay-based) cb_seq_22915
        Mapping component cb_seq_22915...
          Structuring (delay-based) add_signed_16967...
          Done structuring (delay-based) add_signed_16967
        Mapping component add_signed_16967...
        Distributing super-thread jobs: add_unsigned_1340 cb_part_23055
          Sending 'add_unsigned_1340' to server 'localhost_1_8'...
            Sent 'add_unsigned_1340' to server 'localhost_1_8'.
          Sending 'cb_part_23055' to server 'localhost_1_9'...
            Sent 'cb_part_23055' to server 'localhost_1_9'.
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Mapping logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Structuring (delay-based) alu_ff...
          Done structuring (delay-based) alu_ff
        Mapping component alu_ff...
          Structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Mapping logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Received 'add_unsigned_1340' from server 'localhost_1_8'. (253 ms elapsed)
          Structuring (delay-based) add_unsigned_1340...
          Done structuring (delay-based) add_unsigned_1340
        Mapping component add_unsigned_1340...
          Received 'cb_part_23055' from server 'localhost_1_9'. (354 ms elapsed)
          Structuring (delay-based) cb_part_23055...
          Done structuring (delay-based) cb_part_23055
        Mapping component cb_part_23055...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in riscv_alu_div...
          Done structuring (delay-based) logic partition in riscv_alu_div
        Mapping logic partition in riscv_alu_div...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
        Rebalancing component 'srl_283_46'...
        Rebalancing component 'sra_269_105'...
        Rebalancing component 'sra_117_128'...
        Rebalancing component 'sra_270_105'...
        Distributing super-thread jobs: shift_right_vlog_unsigned addsub_unsigned_45907 add_signed_2869 arith_shift_right_vlog_unsigned_3268
          Sending 'shift_right_vlog_unsigned' to server 'localhost_1_8'...
            Sent 'shift_right_vlog_unsigned' to server 'localhost_1_8'.
          Sending 'addsub_unsigned_45907' to server 'localhost_1_9'...
            Sent 'addsub_unsigned_45907' to server 'localhost_1_9'.
          Sending 'add_signed_2869' to server 'localhost_1_10'...
            Sent 'add_signed_2869' to server 'localhost_1_10'.
          Sending 'arith_shift_right_vlog_unsigned_3268' to server 'localhost_1_0'...
            Sent 'arith_shift_right_vlog_unsigned_3268' to server 'localhost_1_0'.
          Received 'arith_shift_right_vlog_unsigned_3268' from server 'localhost_1_0'. (206 ms elapsed)
          Received 'add_signed_2869' from server 'localhost_1_10'. (275 ms elapsed)
          Received 'addsub_unsigned_45907' from server 'localhost_1_9'. (314 ms elapsed)
          Received 'shift_right_vlog_unsigned' from server 'localhost_1_8'. (464 ms elapsed)
          Structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Mapping logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Structuring (delay-based) arith_shift_right_vlog_unsigned...
          Done structuring (delay-based) arith_shift_right_vlog_unsigned
        Mapping component arith_shift_right_vlog_unsigned...
          Structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Mapping logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Structuring (delay-based) logic partition in riscv_debug_unit...
          Done structuring (delay-based) logic partition in riscv_debug_unit
        Mapping logic partition in riscv_debug_unit...
          Structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Mapping logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) arith_shift_right_vlog_unsigned_16960...
          Done structuring (delay-based) arith_shift_right_vlog_unsigned_16960
        Mapping component arith_shift_right_vlog_unsigned_16960...
          Structuring (delay-based) shift_right_vlog_unsigned...
          Done structuring (delay-based) shift_right_vlog_unsigned
        Mapping component shift_right_vlog_unsigned...
          Structuring (delay-based) addsub_unsigned_45907...
          Done structuring (delay-based) addsub_unsigned_45907
        Mapping component addsub_unsigned_45907...
          Structuring (delay-based) add_signed_2869...
          Done structuring (delay-based) add_signed_2869
        Mapping component add_signed_2869...
          Structuring (delay-based) arith_shift_right_vlog_unsigned_3268...
          Done structuring (delay-based) arith_shift_right_vlog_unsigned_3268
        Mapping component arith_shift_right_vlog_unsigned_3268...
          Structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Mapping logic partition in riscv_mult_SHARED_DSP_MULT0...
        Distributing super-thread jobs: cb_part_23306 add_signed_2869_17016
          Sending 'cb_part_23306' to server 'localhost_1_8'...
            Sent 'cb_part_23306' to server 'localhost_1_8'.
          Sending 'add_signed_2869_17016' to server 'localhost_1_9'...
            Sent 'add_signed_2869_17016' to server 'localhost_1_9'.
          Structuring (delay-based) logic partition in riscv_load_store_unit...
          Done structuring (delay-based) logic partition in riscv_load_store_unit
        Mapping logic partition in riscv_load_store_unit...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Mapping logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Structuring (delay-based) logic partition in riscv_debug_unit...
          Done structuring (delay-based) logic partition in riscv_debug_unit
        Mapping logic partition in riscv_debug_unit...
          Structuring (delay-based) logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0...
          Done structuring (delay-based) logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
        Mapping logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0...
          Received 'add_signed_2869_17016' from server 'localhost_1_9'. (484 ms elapsed)
          Structuring (delay-based) logic partition in riscv_controller_FPU0...
          Done structuring (delay-based) logic partition in riscv_controller_FPU0
        Mapping logic partition in riscv_controller_FPU0...
          Received 'cb_part_23306' from server 'localhost_1_8'. (7502 ms elapsed)
          Structuring (delay-based) cb_part_23306...
          Done structuring (delay-based) cb_part_23306
        Mapping component cb_part_23306...
          Structuring (delay-based) add_signed_2869_17016...
          Done structuring (delay-based) add_signed_2869_17016
        Mapping component add_signed_2869_17016...
          Structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Mapping logic partition in riscv_mult_SHARED_DSP_MULT0...
          Structuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
        Distributing super-thread jobs: cb_part_23296 cb_seq_22887
          Sending 'cb_part_23296' to server 'localhost_1_8'...
            Sent 'cb_part_23296' to server 'localhost_1_8'.
          Sending 'cb_seq_22887' to server 'localhost_1_9'...
            Sent 'cb_seq_22887' to server 'localhost_1_9'.
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in apb_timer...
          Done structuring (delay-based) logic partition in apb_timer
        Mapping logic partition in apb_timer...
          Structuring (delay-based) logic partition in apb_timer...
          Done structuring (delay-based) logic partition in apb_timer
        Mapping logic partition in apb_timer...
          Structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Done structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12
        Mapping logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Mapping logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Structuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0...
          Done structuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0
        Mapping logic partition in riscv_int_controller_PULP_SECURE0...
          Received 'cb_seq_22887' from server 'localhost_1_9'. (610 ms elapsed)
          Received 'cb_part_23296' from server 'localhost_1_8'. (1013 ms elapsed)
          Structuring (delay-based) cb_part_23296...
          Done structuring (delay-based) cb_part_23296
        Mapping component cb_part_23296...
          Structuring (delay-based) cb_seq_22887...
          Done structuring (delay-based) cb_seq_22887
        Mapping component cb_seq_22887...
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
        Distributing super-thread jobs: cb_oseq_22898 add_unsigned_1340_16966 cb_part_23310
          Sending 'cb_oseq_22898' to server 'localhost_1_8'...
            Sent 'cb_oseq_22898' to server 'localhost_1_8'.
          Sending 'add_unsigned_1340_16966' to server 'localhost_1_9'...
            Sent 'add_unsigned_1340_16966' to server 'localhost_1_9'.
          Sending 'cb_part_23310' to server 'localhost_1_10'...
            Sent 'cb_part_23310' to server 'localhost_1_10'.
          Structuring (delay-based) logic partition in riscv_fetch_fifo...
          Done structuring (delay-based) logic partition in riscv_fetch_fifo
        Mapping logic partition in riscv_fetch_fifo...
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
          Structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Mapping logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Done structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12
        Mapping logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Structuring (delay-based) logic partition in riscv_debug_unit...
          Done structuring (delay-based) logic partition in riscv_debug_unit
        Mapping logic partition in riscv_debug_unit...
          Structuring (delay-based) logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0...
          Done structuring (delay-based) logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
        Mapping logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0...
          Received 'add_unsigned_1340_16966' from server 'localhost_1_9'. (247 ms elapsed)
          Received 'cb_part_23310' from server 'localhost_1_10'. (241 ms elapsed)
          Structuring (delay-based) logic partition in timer...
          Done structuring (delay-based) logic partition in timer
        Mapping logic partition in timer...
          Structuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Done structuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12
        Mapping logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Received 'cb_oseq_22898' from server 'localhost_1_8'. (2206 ms elapsed)
          Structuring (delay-based) cb_oseq_22898...
          Done structuring (delay-based) cb_oseq_22898
        Mapping component cb_oseq_22898...
          Structuring (delay-based) add_unsigned_1340_16966...
          Done structuring (delay-based) add_unsigned_1340_16966
        Mapping component add_unsigned_1340_16966...
          Structuring (delay-based) cb_part_23310...
          Done structuring (delay-based) cb_part_23310
        Mapping component cb_part_23310...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Mapping logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
        Distributing super-thread jobs: cb_part_23325 riscv_hwloop_controller_N_REGS2
          Sending 'cb_part_23325' to server 'localhost_1_8'...
            Sent 'cb_part_23325' to server 'localhost_1_8'.
          Sending 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_9'...
            Sent 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_9'.
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Structuring (delay-based) logic partition in riscv_fetch_fifo...
          Done structuring (delay-based) logic partition in riscv_fetch_fifo
        Mapping logic partition in riscv_fetch_fifo...
          Structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Mapping logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in apb_pulpino_BOOT_ADDR32h00008000...
          Done structuring (delay-based) logic partition in apb_pulpino_BOOT_ADDR32h00008000
        Mapping logic partition in apb_pulpino_BOOT_ADDR32h00008000...
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
          Structuring (delay-based) logic partition in apb_timer...
          Done structuring (delay-based) logic partition in apb_timer
        Mapping logic partition in apb_timer...
          Received 'cb_part_23325' from server 'localhost_1_8'. (451 ms elapsed)
          Received 'riscv_hwloop_controller_N_REGS2' from server 'localhost_1_9'. (445 ms elapsed)
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Mapping logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Structuring (delay-based) cb_part_23325...
          Done structuring (delay-based) cb_part_23325
        Mapping component cb_part_23325...
          Structuring (delay-based) riscv_hwloop_controller_N_REGS2...
          Done structuring (delay-based) riscv_hwloop_controller_N_REGS2
        Mapping component riscv_hwloop_controller_N_REGS2...
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
          Structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Mapping logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Structuring (delay-based) logic partition in riscv_debug_unit...
          Done structuring (delay-based) logic partition in riscv_debug_unit
        Mapping logic partition in riscv_debug_unit...
          Structuring (delay-based) logic partition in riscv_controller_FPU0...
          Done structuring (delay-based) logic partition in riscv_controller_FPU0
        Mapping logic partition in riscv_controller_FPU0...
          Structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Mapping logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Mapping logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Structuring (delay-based) logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0...
          Done structuring (delay-based) logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
        Mapping logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0...
          Structuring (delay-based) increment_unsigned_987_988...
          Done structuring (delay-based) increment_unsigned_987_988
        Mapping component increment_unsigned_987_988...
        Distributing super-thread jobs: cb_seq_22883 cb_part_23385
          Sending 'cb_seq_22883' to server 'localhost_1_8'...
            Sent 'cb_seq_22883' to server 'localhost_1_8'.
          Sending 'cb_part_23385' to server 'localhost_1_9'...
            Sent 'cb_part_23385' to server 'localhost_1_9'.
          Structuring (delay-based) increment_unsigned_987_988_16993...
          Done structuring (delay-based) increment_unsigned_987_988_16993
        Mapping component increment_unsigned_987_988_16993...
          Structuring (delay-based) slib_edge_detect_13780...
          Done structuring (delay-based) slib_edge_detect_13780
        Mapping component slib_edge_detect_13780...
          Structuring (delay-based) logic partition in slib_clock_div_RATIO8...
          Done structuring (delay-based) logic partition in slib_clock_div_RATIO8
        Mapping logic partition in slib_clock_div_RATIO8...
          Structuring (delay-based) slib_edge_detect_13782...
          Done structuring (delay-based) slib_edge_detect_13782
        Mapping component slib_edge_detect_13782...
          Structuring (delay-based) slib_edge_detect...
          Done structuring (delay-based) slib_edge_detect
        Mapping component slib_edge_detect...
          Structuring (delay-based) slib_edge_detect_13778...
          Done structuring (delay-based) slib_edge_detect_13778
        Mapping component slib_edge_detect_13778...
          Structuring (delay-based) slib_edge_detect_13785...
          Done structuring (delay-based) slib_edge_detect_13785
        Mapping component slib_edge_detect_13785...
          Received 'cb_part_23385' from server 'localhost_1_9'. (582 ms elapsed)
          Received 'cb_seq_22883' from server 'localhost_1_8'. (605 ms elapsed)
          Structuring (delay-based) cb_seq_22883...
          Done structuring (delay-based) cb_seq_22883
        Mapping component cb_seq_22883...
          Structuring (delay-based) cb_part_23385...
          Done structuring (delay-based) cb_part_23385
        Mapping component cb_part_23385...
        Distributing super-thread jobs: cb_seq_23002 cb_seq_22985 cb_seq_22980 cb_seq_22988 cb_seq_23004 cb_seq_22885 cb_part_23389
          Sending 'cb_seq_23002' to server 'localhost_1_8'...
            Sent 'cb_seq_23002' to server 'localhost_1_8'.
          Sending 'cb_seq_22985' to server 'localhost_1_9'...
            Sent 'cb_seq_22985' to server 'localhost_1_9'.
          Sending 'cb_seq_22980' to server 'localhost_1_10'...
            Sent 'cb_seq_22980' to server 'localhost_1_10'.
          Sending 'cb_seq_22988' to server 'localhost_1_0'...
            Sent 'cb_seq_22988' to server 'localhost_1_0'.
          Sending 'cb_seq_23004' to server 'localhost_1_6'...
            Sent 'cb_seq_23004' to server 'localhost_1_6'.
          Sending 'cb_seq_22885' to server 'localhost_1_7'...
            Sent 'cb_seq_22885' to server 'localhost_1_7'.
          Received 'cb_seq_23004' from server 'localhost_1_6'. (351 ms elapsed)
          Sending 'cb_part_23389' to server 'localhost_1_6'...
            Sent 'cb_part_23389' to server 'localhost_1_6'.
          Received 'cb_seq_22988' from server 'localhost_1_0'. (533 ms elapsed)
          Received 'cb_part_23389' from server 'localhost_1_6'. (570 ms elapsed)
          Received 'cb_seq_23002' from server 'localhost_1_8'. (1026 ms elapsed)
          Received 'cb_seq_22985' from server 'localhost_1_9'. (1013 ms elapsed)
          Received 'cb_seq_22980' from server 'localhost_1_10'. (997 ms elapsed)
          Received 'cb_seq_22885' from server 'localhost_1_7'. (963 ms elapsed)
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) cb_seq_23002...
          Done structuring (delay-based) cb_seq_23002
        Mapping component cb_seq_23002...
          Structuring (delay-based) cb_seq_22985...
          Done structuring (delay-based) cb_seq_22985
        Mapping component cb_seq_22985...
          Structuring (delay-based) cb_seq_22980...
          Done structuring (delay-based) cb_seq_22980
        Mapping component cb_seq_22980...
          Structuring (delay-based) cb_seq_22988...
          Done structuring (delay-based) cb_seq_22988
        Mapping component cb_seq_22988...
          Structuring (delay-based) cb_seq_23004...
          Done structuring (delay-based) cb_seq_23004
        Mapping component cb_seq_23004...
          Structuring (delay-based) cb_seq_22885...
          Done structuring (delay-based) cb_seq_22885
        Mapping component cb_seq_22885...
          Structuring (delay-based) cb_part_23389...
          Done structuring (delay-based) cb_part_23389
        Mapping component cb_part_23389...
          Structuring (delay-based) decrement_unsigned_989_990...
          Done structuring (delay-based) decrement_unsigned_989_990
        Mapping component decrement_unsigned_989_990...
          Structuring (delay-based) decrement_unsigned_989_990_17004...
          Done structuring (delay-based) decrement_unsigned_989_990_17004
        Mapping component decrement_unsigned_989_990_17004...
        Distributing super-thread jobs: cb_seq_22897 mux_ctl_0x_22705 add_unsigned_1340_16965
          Sending 'cb_seq_22897' to server 'localhost_1_8'...
            Sent 'cb_seq_22897' to server 'localhost_1_8'.
          Sending 'mux_ctl_0x_22705' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x_22705' to server 'localhost_1_9'.
          Sending 'add_unsigned_1340_16965' to server 'localhost_1_10'...
            Sent 'add_unsigned_1340_16965' to server 'localhost_1_10'.
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Received 'add_unsigned_1340_16965' from server 'localhost_1_10'. (244 ms elapsed)
          Received 'mux_ctl_0x_22705' from server 'localhost_1_9'. (664 ms elapsed)
          Received 'cb_seq_22897' from server 'localhost_1_8'. (3713 ms elapsed)
          Structuring (delay-based) cb_seq_22897...
          Done structuring (delay-based) cb_seq_22897
        Mapping component cb_seq_22897...
          Structuring (delay-based) mux_ctl_0x_22705...
          Done structuring (delay-based) mux_ctl_0x_22705
        Mapping component mux_ctl_0x_22705...
          Structuring (delay-based) add_unsigned_1340_16965...
          Done structuring (delay-based) add_unsigned_1340_16965
        Mapping component add_unsigned_1340_16965...
        Distributing super-thread jobs: cb_seq_22899 mux_ctl_0x_22709
          Sending 'cb_seq_22899' to server 'localhost_1_8'...
            Sent 'cb_seq_22899' to server 'localhost_1_8'.
          Sending 'mux_ctl_0x_22709' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x_22709' to server 'localhost_1_9'.
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8...
          Done structuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8
        Mapping logic partition in spi_slave_regs_REG_SIZE8...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705...
          Structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Mapping logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Received 'mux_ctl_0x_22709' from server 'localhost_1_9'. (192 ms elapsed)
          Received 'cb_seq_22899' from server 'localhost_1_8'. (3227 ms elapsed)
          Structuring (delay-based) cb_seq_22899...
          Done structuring (delay-based) cb_seq_22899
        Mapping component cb_seq_22899...
          Structuring (delay-based) mux_ctl_0x_22709...
          Done structuring (delay-based) mux_ctl_0x_22709
        Mapping component mux_ctl_0x_22709...
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Mapping logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in riscv_fetch_fifo...
          Done structuring (delay-based) logic partition in riscv_fetch_fifo
        Mapping logic partition in riscv_fetch_fifo...
          Structuring (delay-based) logic partition in riscv_fetch_fifo...
          Done structuring (delay-based) logic partition in riscv_fetch_fifo
        Mapping logic partition in riscv_fetch_fifo...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
        Distributing super-thread jobs: cb_seq_22950 riscv_compressed_decoder_FPU0 cb_seq_22903 cb_seq_22938 cb_seq_22967 add_unsigned
          Sending 'cb_seq_22950' to server 'localhost_1_8'...
            Sent 'cb_seq_22950' to server 'localhost_1_8'.
          Sending 'riscv_compressed_decoder_FPU0' to server 'localhost_1_9'...
            Sent 'riscv_compressed_decoder_FPU0' to server 'localhost_1_9'.
          Sending 'cb_seq_22903' to server 'localhost_1_10'...
            Sent 'cb_seq_22903' to server 'localhost_1_10'.
          Sending 'cb_seq_22938' to server 'localhost_1_0'...
            Sent 'cb_seq_22938' to server 'localhost_1_0'.
          Sending 'cb_seq_22967' to server 'localhost_1_6'...
            Sent 'cb_seq_22967' to server 'localhost_1_6'.
          Sending 'add_unsigned' to server 'localhost_1_7'...
            Sent 'add_unsigned' to server 'localhost_1_7'.
          Received 'add_unsigned' from server 'localhost_1_7'. (122 ms elapsed)
          Received 'cb_seq_22938' from server 'localhost_1_0'. (208 ms elapsed)
          Received 'cb_seq_22950' from server 'localhost_1_8'. (662 ms elapsed)
          Received 'riscv_compressed_decoder_FPU0' from server 'localhost_1_9'. (653 ms elapsed)
          Received 'cb_seq_22903' from server 'localhost_1_10'. (649 ms elapsed)
          Received 'cb_seq_22967' from server 'localhost_1_6'. (643 ms elapsed)
          Structuring (delay-based) logic partition in spi_slave_tx...
          Done structuring (delay-based) logic partition in spi_slave_tx
        Mapping logic partition in spi_slave_tx...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
          Structuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3_13712...
          Done structuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3_13712
        Mapping component axi_multiplexer_DATA_WIDTH38_N_IN3_13712...
          Structuring (delay-based) logic partition in pulp_clock_mux2...
          Done structuring (delay-based) logic partition in pulp_clock_mux2
        Mapping logic partition in pulp_clock_mux2...
          Structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Mapping logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Structuring (delay-based) slib_input_sync_4...
          Done structuring (delay-based) slib_input_sync_4
        Mapping component slib_input_sync_4...
          Structuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) logic partition in sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done structuring (delay-based) logic partition in sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Mapping logic partition in sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707...
          Structuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795...
          Done structuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795
        Mapping logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795...
          Structuring (delay-based) cb_seq_22950...
          Done structuring (delay-based) cb_seq_22950
        Mapping component cb_seq_22950...
          Structuring (delay-based) riscv_compressed_decoder_FPU0...
          Done structuring (delay-based) riscv_compressed_decoder_FPU0
        Mapping component riscv_compressed_decoder_FPU0...
          Structuring (delay-based) cb_seq_22903...
          Done structuring (delay-based) cb_seq_22903
        Mapping component cb_seq_22903...
          Structuring (delay-based) cb_seq_22938...
          Done structuring (delay-based) cb_seq_22938
        Mapping component cb_seq_22938...
          Structuring (delay-based) cb_seq_22967...
          Done structuring (delay-based) cb_seq_22967
        Mapping component cb_seq_22967...
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
        Distributing super-thread jobs: cb_seq_22901
          Sending 'cb_seq_22901' to server 'localhost_1_8'...
            Sent 'cb_seq_22901' to server 'localhost_1_8'.
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Mapping logic partition in riscv_mult_SHARED_DSP_MULT0...
          Structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) slib_input_filter_SIZE2...
          Done structuring (delay-based) slib_input_filter_SIZE2
        Mapping component slib_input_filter_SIZE2...
          Structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Mapping logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Mapping logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in cluster_clock_gating_23...
          Done structuring (delay-based) logic partition in cluster_clock_gating_23
        Mapping logic partition in cluster_clock_gating_23...
          Structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Done structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12
        Mapping logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Received 'cb_seq_22901' from server 'localhost_1_8'. (943 ms elapsed)
          Structuring (delay-based) logic partition in uart_transmitter...
          Done structuring (delay-based) logic partition in uart_transmitter
        Mapping logic partition in uart_transmitter...
          Structuring (delay-based) logic partition in spi_slave_rx...
          Done structuring (delay-based) logic partition in spi_slave_rx
        Mapping logic partition in spi_slave_rx...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in uart_baudgen...
          Done structuring (delay-based) logic partition in uart_baudgen
        Mapping logic partition in uart_baudgen...
          Structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2...
          Done structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2
        Mapping component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2...
          Structuring (delay-based) logic partition in uart_interrupt...
          Done structuring (delay-based) logic partition in uart_interrupt
        Mapping logic partition in uart_interrupt...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_13749...
          Done structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_13749
        Mapping logic partition in dc_full_detector_BUFFER_DEPTH8_13749...
          Structuring (delay-based) logic partition in adbg_or1k_module_NB_CORES1...
          Done structuring (delay-based) logic partition in adbg_or1k_module_NB_CORES1
        Mapping logic partition in adbg_or1k_module_NB_CORES1...
          Structuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8...
          Done structuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8
        Mapping logic partition in spi_slave_regs_REG_SIZE8...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) logic partition in slib_counter_WIDTH4...
          Done structuring (delay-based) logic partition in slib_counter_WIDTH4
        Mapping logic partition in slib_counter_WIDTH4...
          Structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done structuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Mapping logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Structuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Structuring (delay-based) logic partition in boot_code...
          Done structuring (delay-based) logic partition in boot_code
        Mapping logic partition in boot_code...
          Structuring (delay-based) logic partition in spi_slave_tx...
          Done structuring (delay-based) logic partition in spi_slave_tx
        Mapping logic partition in spi_slave_tx...
          Structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in riscv_load_store_unit...
          Done structuring (delay-based) logic partition in riscv_load_store_unit
        Mapping logic partition in riscv_load_store_unit...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in cluster_clock_gating_23...
          Done structuring (delay-based) logic partition in cluster_clock_gating_23
        Mapping logic partition in cluster_clock_gating_23...
          Structuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0...
          Done structuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0
        Mapping logic partition in riscv_int_controller_PULP_SECURE0...
          Structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755
        Mapping logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in adbg_crc32...
          Done structuring (delay-based) logic partition in adbg_crc32
        Mapping logic partition in adbg_crc32...
          Structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Mapping logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) slib_mv_filter_WIDTH4_THRESHOLD10...
          Done structuring (delay-based) slib_mv_filter_WIDTH4_THRESHOLD10
        Mapping component slib_mv_filter_WIDTH4_THRESHOLD10...
          Structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c...
          Done structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c
        Mapping component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c...
          Structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Done structuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1
        Mapping logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Structuring (delay-based) logic partition in cluster_clock_gating...
          Done structuring (delay-based) logic partition in cluster_clock_gating
        Mapping logic partition in cluster_clock_gating...
          Structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_13753...
          Done structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_13753
        Mapping component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_13753...
          Structuring (delay-based) logic partition in four_sram_wrapper...
          Done structuring (delay-based) logic partition in four_sram_wrapper
        Mapping logic partition in four_sram_wrapper...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Mapping logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Mapping logic partition in dc_full_detector_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in adbg_or1k_biu_NB_CORES1...
          Done structuring (delay-based) logic partition in adbg_or1k_biu_NB_CORES1
        Mapping logic partition in adbg_or1k_biu_NB_CORES1...
          Structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Mapping logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Mapping logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Structuring (delay-based) slib_input_filter_SIZE4...
          Done structuring (delay-based) slib_input_filter_SIZE4
        Mapping component slib_input_filter_SIZE4...
          Structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4...
          Done structuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4
        Mapping logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done structuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Mapping logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in riscv_controller_FPU0...
          Done structuring (delay-based) logic partition in riscv_controller_FPU0
        Mapping logic partition in riscv_controller_FPU0...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in adbg_or1k_status_reg_NB_CORES1...
          Done structuring (delay-based) logic partition in adbg_or1k_status_reg_NB_CORES1
        Mapping logic partition in adbg_or1k_status_reg_NB_CORES1...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in uart_receiver...
          Done structuring (delay-based) logic partition in uart_receiver
        Mapping logic partition in uart_receiver...
          Structuring (delay-based) logic partition in riscv_debug_unit...
          Done structuring (delay-based) logic partition in riscv_debug_unit
        Mapping logic partition in riscv_debug_unit...
          Structuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Mapping logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in slib_clock_div_RATIO8...
          Done structuring (delay-based) logic partition in slib_clock_div_RATIO8
        Mapping logic partition in slib_clock_div_RATIO8...
          Structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22346...
          Done structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22346
        Mapping component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22346...
          Structuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13645...
          Done structuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13645
        Mapping logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13645...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Structuring (delay-based) logic partition in adbg_crc32_13644...
          Done structuring (delay-based) logic partition in adbg_crc32_13644
        Mapping logic partition in adbg_crc32_13644...
          Structuring (delay-based) logic partition in cluster_clock_gating_13747...
          Done structuring (delay-based) logic partition in cluster_clock_gating_13747
        Mapping logic partition in cluster_clock_gating_13747...
          Structuring (delay-based) logic partition in four_sram_wrapper_13759...
          Done structuring (delay-based) logic partition in four_sram_wrapper_13759
        Mapping logic partition in four_sram_wrapper_13759...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22345...
          Done structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22345
        Mapping component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22345...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Structuring (delay-based) logic partition in cluster_clock_gating_13746...
          Done structuring (delay-based) logic partition in cluster_clock_gating_13746
        Mapping logic partition in cluster_clock_gating_13746...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Structuring (delay-based) logic partition in cluster_clock_gating_13744...
          Done structuring (delay-based) logic partition in cluster_clock_gating_13744
        Mapping logic partition in cluster_clock_gating_13744...
          Structuring (delay-based) logic partition in cluster_clock_gating_13743...
          Done structuring (delay-based) logic partition in cluster_clock_gating_13743
        Mapping logic partition in cluster_clock_gating_13743...
          Structuring (delay-based) logic partition in cluster_clock_gating_13742...
          Done structuring (delay-based) logic partition in cluster_clock_gating_13742
        Mapping logic partition in cluster_clock_gating_13742...
          Structuring (delay-based) logic partition in cluster_clock_gating_13740...
          Done structuring (delay-based) logic partition in cluster_clock_gating_13740
        Mapping logic partition in cluster_clock_gating_13740...
          Structuring (delay-based) logic partition in cluster_clock_gating_13732...
          Done structuring (delay-based) logic partition in cluster_clock_gating_13732
        Mapping logic partition in cluster_clock_gating_13732...
          Structuring (delay-based) logic partition in cluster_clock_gating_13728...
          Done structuring (delay-based) logic partition in cluster_clock_gating_13728
        Mapping logic partition in cluster_clock_gating_13728...
          Structuring (delay-based) logic partition in cluster_clock_gating_13723...
          Done structuring (delay-based) logic partition in cluster_clock_gating_13723
        Mapping logic partition in cluster_clock_gating_13723...
          Structuring (delay-based) cb_seq_22901...
          Done structuring (delay-based) cb_seq_22901
        Mapping component cb_seq_22901...
 
Global mapping target info
==========================
Cost Group 'default' target slack:   591 ps
Target path end-point (Pin: top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_cg_cell/clk_en_reg/d)

                Pin                            Type          Fanout Load Arrival   
                                                                    (fF)   (ps)    
-----------------------------------------------------------------------------------
(clock in_clk)                       <<<  launch                               0 R 
                                          latency                                  
top_inst_core_region_i
  CORE.RISCV_CORE
    id_stage_i
      cb_seqi
        prepost_useincr_ex_o_reg/clk                                               
        prepost_useincr_ex_o_reg/q   (u)  unmapped_d_flop        33 37.2           
      cb_seqi/prepost_useincr_ex_o 
    id_stage_i/prepost_useincr_ex_o 
    load_store_unit_i/addr_useincr_ex_i 
      cb_parti3111/addr_useincr_ex_i 
        g3186/in_1                                                                 
        g3186/z                      (u)  unmapped_and2           3 18.6           
      cb_parti3111/ADD_UNS_OP_B[0] 
      ADD_UNS_OP/B[0] 
        g2/in_1                                                                    
        g2/z                         (u)  unmapped_nand2          3 18.6           
        g1552/in_1                                                                 
        g1552/z                      (u)  unmapped_complex2       1  6.2           
        g1540/in_0                                                                 
        g1540/z                      (u)  unmapped_nand2          3 18.6           
        g1535/in_1                                                                 
        g1535/z                      (u)  unmapped_nand2          1  6.2           
        g1534/in_0                                                                 
        g1534/z                      (u)  unmapped_nand2          3 18.6           
        g1533/in_1                                                                 
        g1533/z                      (u)  unmapped_nand2          1  6.2           
        g1529/in_0                                                                 
        g1529/z                      (u)  unmapped_nand2          3 18.6           
        g1525/in_1                                                                 
        g1525/z                      (u)  unmapped_nand2          1  6.2           
        g1524/in_0                                                                 
        g1524/z                      (u)  unmapped_nand2          3 18.6           
        g1523/in_1                                                                 
        g1523/z                      (u)  unmapped_nand2          1  6.2           
        g1519/in_0                                                                 
        g1519/z                      (u)  unmapped_nand2          3 18.6           
        g1515/in_1                                                                 
        g1515/z                      (u)  unmapped_nand2          1  6.2           
        g1514/in_0                                                                 
        g1514/z                      (u)  unmapped_nand2          3 18.6           
        g1510/in_1                                                                 
        g1510/z                      (u)  unmapped_nand2          1  6.2           
        g1509/in_0                                                                 
        g1509/z                      (u)  unmapped_nand2          3 18.6           
        g1508/in_1                                                                 
        g1508/z                      (u)  unmapped_nand2          1  6.2           
        g1504/in_1                                                                 
        g1504/z                      (u)  unmapped_nand2          3 18.6           
        g1503/in_1                                                                 
        g1503/z                      (u)  unmapped_nand2          1  6.2           
        g1499/in_0                                                                 
        g1499/z                      (u)  unmapped_nand2          3 18.6           
        g1498/in_1                                                                 
        g1498/z                      (u)  unmapped_nand2          1  6.2           
        g1494/in_0                                                                 
        g1494/z                      (u)  unmapped_nand2          3 18.6           
        g1490/in_1                                                                 
        g1490/z                      (u)  unmapped_nand2          1  6.2           
        g1489/in_0                                                                 
        g1489/z                      (u)  unmapped_nand2          3 18.6           
        g1485/in_1                                                                 
        g1485/z                      (u)  unmapped_nand2          1  6.2           
        g1484/in_1                                                                 
        g1484/z                      (u)  unmapped_nand2          3 18.6           
        g1483/in_1                                                                 
        g1483/z                      (u)  unmapped_nand2          1  6.2           
        g1479/in_0                                                                 
        g1479/z                      (u)  unmapped_nand2          3 18.6           
        g1475/in_1                                                                 
        g1475/z                      (u)  unmapped_nand2          1  6.2           
        g1474/in_0                                                                 
        g1474/z                      (u)  unmapped_nand2          3 18.6           
        g1470/in_1                                                                 
        g1470/z                      (u)  unmapped_nand2          1  6.2           
        g1469/in_0                                                                 
        g1469/z                      (u)  unmapped_nand2          4 24.8           
        g1467/in_0                                                                 
        g1467/z                      (u)  unmapped_complex2       1  6.2           
        g1462/in_1                                                                 
        g1462/z                      (u)  unmapped_complex2       3 18.6           
        g1461/in_1                                                                 
        g1461/z                      (u)  unmapped_nand2          1  6.2           
        g1454/in_1                                                                 
        g1454/z                      (u)  unmapped_nand2          3 18.6           
        g1453/in_0                                                                 
        g1453/z                      (u)  unmapped_nand2          1  6.2           
        g1449/in_0                                                                 
        g1449/z                      (u)  unmapped_nand2          3 18.6           
        g1448/in_1                                                                 
        g1448/z                      (u)  unmapped_nand2          1  6.2           
        g1444/in_1                                                                 
        g1444/z                      (u)  unmapped_nand2          3 18.6           
        g1440/in_1                                                                 
        g1440/z                      (u)  unmapped_nand2          1  6.2           
        g1439/in_0                                                                 
        g1439/z                      (u)  unmapped_nand2          3 18.6           
        g1435/in_1                                                                 
        g1435/z                      (u)  unmapped_nand2          1  6.2           
        g1434/in_0                                                                 
        g1434/z                      (u)  unmapped_nand2          3 18.6           
        g1430/in_1                                                                 
        g1430/z                      (u)  unmapped_nand2          1  6.2           
        g1429/in_0                                                                 
        g1429/z                      (u)  unmapped_nand2          3 18.6           
        g1428/in_1                                                                 
        g1428/z                      (u)  unmapped_nand2          1  6.2           
        g1424/in_1                                                                 
        g1424/z                      (u)  unmapped_nand2          3 18.6           
        g1423/in_0                                                                 
        g1423/z                      (u)  unmapped_nand2          1  6.2           
        g1419/in_1                                                                 
        g1419/z                      (u)  unmapped_nand2          3 18.6           
        g1415/in_1                                                                 
        g1415/z                      (u)  unmapped_nand2          1  6.2           
        g1414/in_1                                                                 
        g1414/z                      (u)  unmapped_nand2          3 18.6           
        g1413/in_0                                                                 
        g1413/z                      (u)  unmapped_nand2          1  6.2           
        g1409/in_1                                                                 
        g1409/z                      (u)  unmapped_nand2          3 18.6           
        g1405/in_1                                                                 
        g1405/z                      (u)  unmapped_nand2          1  6.2           
        g1404/in_1                                                                 
        g1404/z                      (u)  unmapped_nand2          3 18.6           
        g1403/in_1                                                                 
        g1403/z                      (u)  unmapped_nand2          1  6.2           
        g1399/in_1                                                                 
        g1399/z                      (u)  unmapped_nand2          3 18.6           
        g1395/in_0                                                                 
        g1395/z                      (u)  unmapped_nand2          1  6.2           
        g1394/in_1                                                                 
        g1394/z                      (u)  unmapped_nand2          2 12.4           
        g1392/in_0                                                                 
        g1392/z                      (u)  unmapped_or2            1  6.2           
        g1393/in_1                                                                 
        g1393/z                      (u)  unmapped_nand2          5 31.0           
      ADD_UNS_OP/Z[31] 
    load_store_unit_i/data_addr_o[31] 
  CORE.RISCV_CORE/data_addr_o[31] 
  cb_parti621/CORE.RISCV_CORE_data_addr_o[11] 
    g868/in_1                                                                      
    g868/z                           (u)  unmapped_or2            1  6.2           
    g867/in_1                                                                      
    g867/z                           (u)  unmapped_complex2       1  6.2           
    g866/in_1                                                                      
    g866/z                           (u)  unmapped_or2            1  6.2           
    g865/in_1                                                                      
    g865/z                           (u)  unmapped_or2            2 12.4           
    g973/in_0                                                                      
    g973/z                           (u)  unmapped_and2           4 24.8           
  cb_parti621/core2axi_i_data_req_i 
  core2axi_i/data_req_i 
    cb_parti626/data_req_i 
      g642/in_0                                                                    
      g642/z                         (u)  unmapped_nand2          2 12.4           
      g635/in_0                                                                    
      g635/z                         (u)  unmapped_or2            2 12.4           
      g636/in_0                                                                    
      g636/z                         (u)  unmapped_not            1  6.2           
    cb_parti626/g615_in_1 
    cb_parti628/cb_parti_g615_in_1 
      g633/in_1                                                                    
      g633/z                         (u)  unmapped_complex2       4 24.8           
    cb_parti628/master_aw_valid 
  core2axi_i/master_aw_valid 
  axi_slice_core2axi/axi_slave_aw_valid 
    WITH_SLICE.axi_slice_i_aw_buffer_i/slave_valid_i 
      cb_parti646/slave_valid_i 
        g769/in_0                                                                  
        g769/z                       (u)  unmapped_complex2       1  6.2           
      cb_parti646/buffer_i_cg_cell_en_i 
      buffer_i_cg_cell/en_i 
        cb_seqi/en_i 
          g1/in_0                                                                  
          g1/z                       (u)  unmapped_or2            1  6.2           
          clk_en_reg/d               <<<  unmapped_latch                           
          clk_en_reg/ena                                                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock in_clk)                            capture                          40000 R 
                                          latency                                  
                                          uncertainty                              
                                          pulse width                              
                                          latch_borrow                             
-----------------------------------------------------------------------------------
Start-point  : top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/cb_seqi/prepost_useincr_ex_o_reg/clk
End-point    : top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_cg_cell/cb_seqi/clk_en_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 18637ps.
 
Multi-threaded Technology Mapping (6 threads per ST process, 6 of 6 CPUs usable)
        Distributing super-thread jobs: cb_seq_22901 cb_seq_23038 cb_seq_22907 cb_seq_23032 cb_seq_22919 cb_seq_22983 cb_seq_22869 cb_seq_22875 cb_seq_22876 cb_seq_22914 cb_seq_22913 cb_seq_22873 cb_seq_22881 cb_seq_22867 cb_seq_22865 cb_seq_22879 cb_seq_22871 cb_seq_22893
          Sending 'cb_seq_22901' to server 'localhost_1_8'...
            Sent 'cb_seq_22901' to server 'localhost_1_8'.
          Sending 'cb_seq_23038' to server 'localhost_1_9'...
            Sent 'cb_seq_23038' to server 'localhost_1_9'.
          Sending 'cb_seq_22907' to server 'localhost_1_10'...
            Sent 'cb_seq_22907' to server 'localhost_1_10'.
          Sending 'cb_seq_23032' to server 'localhost_1_0'...
            Sent 'cb_seq_23032' to server 'localhost_1_0'.
          Sending 'cb_seq_22919' to server 'localhost_1_6'...
            Sent 'cb_seq_22919' to server 'localhost_1_6'.
          Sending 'cb_seq_22983' to server 'localhost_1_7'...
            Sent 'cb_seq_22983' to server 'localhost_1_7'.
          Received 'cb_seq_23032' from server 'localhost_1_0'. (259 ms elapsed)
          Sending 'cb_seq_22869' to server 'localhost_1_0'...
            Sent 'cb_seq_22869' to server 'localhost_1_0'.
          Received 'cb_seq_22919' from server 'localhost_1_6'. (659 ms elapsed)
          Sending 'cb_seq_22875' to server 'localhost_1_6'...
            Sent 'cb_seq_22875' to server 'localhost_1_6'.
          Received 'cb_seq_22907' from server 'localhost_1_10'. (686 ms elapsed)
          Sending 'cb_seq_22876' to server 'localhost_1_10'...
            Sent 'cb_seq_22876' to server 'localhost_1_10'.
          Received 'cb_seq_23038' from server 'localhost_1_9'. (709 ms elapsed)
          Sending 'cb_seq_22914' to server 'localhost_1_9'...
            Sent 'cb_seq_22914' to server 'localhost_1_9'.
          Received 'cb_seq_22983' from server 'localhost_1_7'. (692 ms elapsed)
          Sending 'cb_seq_22913' to server 'localhost_1_7'...
            Sent 'cb_seq_22913' to server 'localhost_1_7'.
          Received 'cb_seq_22875' from server 'localhost_1_6'. (220 ms elapsed)
          Sending 'cb_seq_22873' to server 'localhost_1_6'...
            Sent 'cb_seq_22873' to server 'localhost_1_6'.
          Received 'cb_seq_22869' from server 'localhost_1_0'. (267 ms elapsed)
          Sending 'cb_seq_22881' to server 'localhost_1_0'...
            Sent 'cb_seq_22881' to server 'localhost_1_0'.
          Received 'cb_seq_22873' from server 'localhost_1_6'. (289 ms elapsed)
          Sending 'cb_seq_22867' to server 'localhost_1_6'...
            Sent 'cb_seq_22867' to server 'localhost_1_6'.
          Received 'cb_seq_22881' from server 'localhost_1_0'. (316 ms elapsed)
          Sending 'cb_seq_22865' to server 'localhost_1_0'...
            Sent 'cb_seq_22865' to server 'localhost_1_0'.
          Received 'cb_seq_22901' from server 'localhost_1_8'. (1391 ms elapsed)
          Sending 'cb_seq_22879' to server 'localhost_1_8'...
            Sent 'cb_seq_22879' to server 'localhost_1_8'.
          Received 'cb_seq_22865' from server 'localhost_1_0'. (231 ms elapsed)
          Sending 'cb_seq_22871' to server 'localhost_1_0'...
            Sent 'cb_seq_22871' to server 'localhost_1_0'.
          Received 'cb_seq_22879' from server 'localhost_1_8'. (240 ms elapsed)
          Sending 'cb_seq_22893' to server 'localhost_1_8'...
            Sent 'cb_seq_22893' to server 'localhost_1_8'.
          Received 'cb_seq_22876' from server 'localhost_1_10'. (1060 ms elapsed)
          Received 'cb_seq_22871' from server 'localhost_1_0'. (303 ms elapsed)
          Received 'cb_seq_22913' from server 'localhost_1_7'. (1070 ms elapsed)
          Received 'cb_seq_22914' from server 'localhost_1_9'. (1104 ms elapsed)
          Received 'cb_seq_22893' from server 'localhost_1_8'. (651 ms elapsed)
          Received 'cb_seq_22867' from server 'localhost_1_6'. (1093 ms elapsed)
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Restructuring (delay-based) logic partition in cluster_clock_gating_23...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_23
        Optimizing logic partition in cluster_clock_gating_23...
          Restructuring (delay-based) logic partition in cluster_clock_gating_13728...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_13728
        Optimizing logic partition in cluster_clock_gating_13728...
          Restructuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8...
          Done restructuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8
        Optimizing logic partition in spi_slave_regs_REG_SIZE8...
          Restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Optimizing logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755
        Optimizing logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755...
          Restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_13753...
          Done restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_13753
        Optimizing component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_13753...
          Restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_13749...
          Done restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_13749
        Optimizing logic partition in dc_full_detector_BUFFER_DEPTH8_13749...
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8
        Optimizing logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Optimizing logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c...
          Done restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c
        Optimizing component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c...
          Restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Optimizing logic partition in dc_full_detector_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0...
          Done restructuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0
        Optimizing logic partition in riscv_int_controller_PULP_SECURE0...
          Restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Optimizing logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Done restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1
        Optimizing logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in cluster_clock_gating_13732...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_13732
        Optimizing logic partition in cluster_clock_gating_13732...
          Restructuring (delay-based) logic partition in uart_transmitter...
          Done restructuring (delay-based) logic partition in uart_transmitter
        Optimizing logic partition in uart_transmitter...
          Restructuring (delay-based) logic partition in uart_receiver...
          Done restructuring (delay-based) logic partition in uart_receiver
        Optimizing logic partition in uart_receiver...
          Restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22346...
          Done restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22346
        Optimizing component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22346...
          Restructuring (delay-based) slib_mv_filter_WIDTH4_THRESHOLD10...
          Done restructuring (delay-based) slib_mv_filter_WIDTH4_THRESHOLD10
        Optimizing component slib_mv_filter_WIDTH4_THRESHOLD10...
          Restructuring (delay-based) slib_input_filter_SIZE4...
          Done restructuring (delay-based) slib_input_filter_SIZE4
        Optimizing component slib_input_filter_SIZE4...
          Restructuring (delay-based) logic partition in slib_counter_WIDTH4...
          Done restructuring (delay-based) logic partition in slib_counter_WIDTH4
        Optimizing logic partition in slib_counter_WIDTH4...
          Restructuring (delay-based) logic partition in uart_interrupt...
          Done restructuring (delay-based) logic partition in uart_interrupt
        Optimizing logic partition in uart_interrupt...
          Restructuring (delay-based) slib_input_filter_SIZE2...
          Done restructuring (delay-based) slib_input_filter_SIZE2
        Optimizing component slib_input_filter_SIZE2...
          Restructuring (delay-based) logic partition in uart_baudgen...
          Done restructuring (delay-based) logic partition in uart_baudgen
        Optimizing logic partition in uart_baudgen...
          Restructuring (delay-based) logic partition in slib_clock_div_RATIO8...
          Done restructuring (delay-based) logic partition in slib_clock_div_RATIO8
        Optimizing logic partition in slib_clock_div_RATIO8...
          Restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Optimizing logic partition in riscv_mult_SHARED_DSP_MULT0...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Optimizing logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Optimizing logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in cluster_clock_gating_13723...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_13723
        Optimizing logic partition in cluster_clock_gating_13723...
          Restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Optimizing logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Restructuring (delay-based) logic partition in boot_code...
          Done restructuring (delay-based) logic partition in boot_code
        Optimizing logic partition in boot_code...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Optimizing logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in riscv_debug_unit...
          Done restructuring (delay-based) logic partition in riscv_debug_unit
        Optimizing logic partition in riscv_debug_unit...
          Restructuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13645...
          Done restructuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13645
        Optimizing logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13645...
          Restructuring (delay-based) logic partition in cluster_clock_gating_13740...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_13740
        Optimizing logic partition in cluster_clock_gating_13740...
          Restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4...
          Done restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4
        Optimizing logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4...
          Restructuring (delay-based) logic partition in cluster_clock_gating_13742...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_13742
        Optimizing logic partition in cluster_clock_gating_13742...
          Restructuring (delay-based) logic partition in cluster_clock_gating...
          Done restructuring (delay-based) logic partition in cluster_clock_gating
        Optimizing logic partition in cluster_clock_gating...
          Restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Optimizing logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2...
          Done restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2
        Optimizing component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in cluster_clock_gating_13744...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_13744
        Optimizing logic partition in cluster_clock_gating_13744...
          Restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in cluster_clock_gating_13747...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_13747
        Optimizing logic partition in cluster_clock_gating_13747...
          Restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in cluster_clock_gating_13746...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_13746
        Optimizing logic partition in cluster_clock_gating_13746...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in adbg_or1k_status_reg_NB_CORES1...
          Done restructuring (delay-based) logic partition in adbg_or1k_status_reg_NB_CORES1
        Optimizing logic partition in adbg_or1k_status_reg_NB_CORES1...
          Restructuring (delay-based) logic partition in adbg_or1k_biu_NB_CORES1...
          Done restructuring (delay-based) logic partition in adbg_or1k_biu_NB_CORES1
        Optimizing logic partition in adbg_or1k_biu_NB_CORES1...
          Restructuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in cluster_clock_gating_13743...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_13743
        Optimizing logic partition in cluster_clock_gating_13743...
          Restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22345...
          Done restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22345
        Optimizing component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_22345...
          Restructuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) cb_seq_22901...
          Done restructuring (delay-based) cb_seq_22901
        Optimizing component cb_seq_22901...
          Restructuring (delay-based) cb_seq_23038...
          Done restructuring (delay-based) cb_seq_23038
        Optimizing component cb_seq_23038...
          Restructuring (delay-based) cb_seq_22907...
          Done restructuring (delay-based) cb_seq_22907
        Optimizing component cb_seq_22907...
          Restructuring (delay-based) cb_seq_23032...
          Done restructuring (delay-based) cb_seq_23032
        Optimizing component cb_seq_23032...
          Restructuring (delay-based) cb_seq_22919...
          Done restructuring (delay-based) cb_seq_22919
        Optimizing component cb_seq_22919...
          Restructuring (delay-based) cb_seq_22983...
          Done restructuring (delay-based) cb_seq_22983
        Optimizing component cb_seq_22983...
          Restructuring (delay-based) cb_seq_22869...
          Done restructuring (delay-based) cb_seq_22869
        Optimizing component cb_seq_22869...
          Restructuring (delay-based) cb_seq_22875...
          Done restructuring (delay-based) cb_seq_22875
        Optimizing component cb_seq_22875...
          Restructuring (delay-based) cb_seq_22876...
          Done restructuring (delay-based) cb_seq_22876
        Optimizing component cb_seq_22876...
          Restructuring (delay-based) cb_seq_22914...
          Done restructuring (delay-based) cb_seq_22914
        Optimizing component cb_seq_22914...
          Restructuring (delay-based) cb_seq_22913...
          Done restructuring (delay-based) cb_seq_22913
        Optimizing component cb_seq_22913...
          Restructuring (delay-based) cb_seq_22873...
          Done restructuring (delay-based) cb_seq_22873
        Optimizing component cb_seq_22873...
          Restructuring (delay-based) cb_seq_22881...
          Done restructuring (delay-based) cb_seq_22881
        Optimizing component cb_seq_22881...
          Restructuring (delay-based) cb_seq_22867...
          Done restructuring (delay-based) cb_seq_22867
        Optimizing component cb_seq_22867...
          Restructuring (delay-based) cb_seq_22865...
          Done restructuring (delay-based) cb_seq_22865
        Optimizing component cb_seq_22865...
          Restructuring (delay-based) cb_seq_22879...
          Done restructuring (delay-based) cb_seq_22879
        Optimizing component cb_seq_22879...
          Restructuring (delay-based) cb_seq_22871...
          Done restructuring (delay-based) cb_seq_22871
        Optimizing component cb_seq_22871...
          Restructuring (delay-based) cb_seq_22893...
          Done restructuring (delay-based) cb_seq_22893
        Optimizing component cb_seq_22893...
          Restructuring (delay-based) logic partition in cluster_clock_gating_23...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_23
        Optimizing logic partition in cluster_clock_gating_23...
          Restructuring (delay-based) logic partition in four_sram_wrapper...
          Done restructuring (delay-based) logic partition in four_sram_wrapper
        Optimizing logic partition in four_sram_wrapper...
          Restructuring (delay-based) logic partition in four_sram_wrapper_13759...
          Done restructuring (delay-based) logic partition in four_sram_wrapper_13759
        Optimizing logic partition in four_sram_wrapper_13759...
        Distributing super-thread jobs: cb_seq_22950 cb_seq_22903 cb_seq_22938 cb_seq_22967
          Sending 'cb_seq_22950' to server 'localhost_1_8'...
            Sent 'cb_seq_22950' to server 'localhost_1_8'.
          Sending 'cb_seq_22903' to server 'localhost_1_9'...
            Sent 'cb_seq_22903' to server 'localhost_1_9'.
          Sending 'cb_seq_22938' to server 'localhost_1_10'...
            Sent 'cb_seq_22938' to server 'localhost_1_10'.
          Sending 'cb_seq_22967' to server 'localhost_1_0'...
            Sent 'cb_seq_22967' to server 'localhost_1_0'.
          Received 'cb_seq_22903' from server 'localhost_1_9'. (424 ms elapsed)
          Received 'cb_seq_22967' from server 'localhost_1_0'. (444 ms elapsed)
          Received 'cb_seq_22950' from server 'localhost_1_8'. (499 ms elapsed)
          Restructuring (delay-based) cb_seq_22950...
          Done restructuring (delay-based) cb_seq_22950
        Optimizing component cb_seq_22950...
          Restructuring (delay-based) cb_seq_22903...
          Done restructuring (delay-based) cb_seq_22903
        Optimizing component cb_seq_22903...
          Received 'cb_seq_22938' from server 'localhost_1_10'. (519 ms elapsed)
          Restructuring (delay-based) cb_seq_22938...
          Done restructuring (delay-based) cb_seq_22938
        Optimizing component cb_seq_22938...
          Restructuring (delay-based) cb_seq_22967...
          Done restructuring (delay-based) cb_seq_22967
        Optimizing component cb_seq_22967...
        Distributing super-thread jobs: riscv_compressed_decoder_FPU0 axi_multiplexer_DATA_WIDTH38_N_IN3_13712
          Sending 'riscv_compressed_decoder_FPU0' to server 'localhost_1_8'...
            Sent 'riscv_compressed_decoder_FPU0' to server 'localhost_1_8'.
          Sending 'axi_multiplexer_DATA_WIDTH38_N_IN3_13712' to server 'localhost_1_9'...
            Sent 'axi_multiplexer_DATA_WIDTH38_N_IN3_13712' to server 'localhost_1_9'.
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Early Area Reclamation for add_unsigned 'very_fast' (slack=37267, area=150)...
          Restructuring (delay-based) add_unsigned_24679...
          Done restructuring (delay-based) add_unsigned_24679
        Optimizing component add_unsigned_24679...
          Restructuring (delay-based) add_unsigned_24679...
          Done restructuring (delay-based) add_unsigned_24679
        Optimizing component add_unsigned_24679...
          Restructuring (delay-based) add_unsigned_24681...
          Done restructuring (delay-based) add_unsigned_24681
        Optimizing component add_unsigned_24681...
          Restructuring (delay-based) add_unsigned_24681...
          Done restructuring (delay-based) add_unsigned_24681
        Optimizing component add_unsigned_24681...
          Received 'axi_multiplexer_DATA_WIDTH38_N_IN3_13712' from server 'localhost_1_9'. (431 ms elapsed)
          Restructuring (delay-based) logic partition in pulp_clock_mux2...
          Done restructuring (delay-based) logic partition in pulp_clock_mux2
        Optimizing logic partition in pulp_clock_mux2...
          Restructuring (delay-based) logic partition in spi_slave_tx...
          Done restructuring (delay-based) logic partition in spi_slave_tx
        Optimizing logic partition in spi_slave_tx...
          Received 'riscv_compressed_decoder_FPU0' from server 'localhost_1_8'. (477 ms elapsed)
          Restructuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done restructuring (delay-based) logic partition in riscv_prefetch_buffer
        Optimizing logic partition in riscv_prefetch_buffer...
          Restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Optimizing logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Restructuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795...
          Done restructuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795
        Optimizing logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706...
          Restructuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8
        Optimizing logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704...
          Restructuring (delay-based) slib_input_sync_4...
          Done restructuring (delay-based) slib_input_sync_4
        Optimizing component slib_input_sync_4...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707...
          Restructuring (delay-based) logic partition in sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done restructuring (delay-based) logic partition in sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Optimizing logic partition in sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) riscv_compressed_decoder_FPU0...
          Done restructuring (delay-based) riscv_compressed_decoder_FPU0
        Optimizing component riscv_compressed_decoder_FPU0...
          Restructuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3_13712...
          Done restructuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3_13712
        Optimizing component axi_multiplexer_DATA_WIDTH38_N_IN3_13712...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Restructuring (delay-based) logic partition in riscv_fetch_fifo...
          Done restructuring (delay-based) logic partition in riscv_fetch_fifo
        Optimizing logic partition in riscv_fetch_fifo...
        Distributing super-thread jobs: cb_part_23320
          Sending 'cb_part_23320' to server 'localhost_1_8'...
            Sent 'cb_part_23320' to server 'localhost_1_8'.
          Received 'cb_part_23320' from server 'localhost_1_8'. (235 ms elapsed)
          Restructuring (delay-based) cb_part_23320...
          Done restructuring (delay-based) cb_part_23320
        Optimizing component cb_part_23320...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
        Distributing super-thread jobs: cb_part_23318
          Sending 'cb_part_23318' to server 'localhost_1_8'...
            Sent 'cb_part_23318' to server 'localhost_1_8'.
          Received 'cb_part_23318' from server 'localhost_1_8'. (293 ms elapsed)
          Restructuring (delay-based) cb_part_23318...
          Done restructuring (delay-based) cb_part_23318
        Optimizing component cb_part_23318...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
        Distributing super-thread jobs: cb_part_23360
          Sending 'cb_part_23360' to server 'localhost_1_8'...
            Sent 'cb_part_23360' to server 'localhost_1_8'.
          Received 'cb_part_23360' from server 'localhost_1_8'. (200 ms elapsed)
          Restructuring (delay-based) cb_part_23360...
          Done restructuring (delay-based) cb_part_23360
        Optimizing component cb_part_23360...
        Distributing super-thread jobs: cb_seq_22899
          Sending 'cb_seq_22899' to server 'localhost_1_8'...
            Sent 'cb_seq_22899' to server 'localhost_1_8'.
          Received 'cb_seq_22899' from server 'localhost_1_8'. (2630 ms elapsed)
          Restructuring (delay-based) cb_seq_22899...
          Done restructuring (delay-based) cb_seq_22899
        Optimizing component cb_seq_22899...
        Distributing super-thread jobs: mux_ctl_0x_22709
          Sending 'mux_ctl_0x_22709' to server 'localhost_1_8'...
            Sent 'mux_ctl_0x_22709' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8...
          Done restructuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8
        Optimizing logic partition in spi_slave_regs_REG_SIZE8...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Optimizing logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Optimizing logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705...
          Received 'mux_ctl_0x_22709' from server 'localhost_1_8'. (361 ms elapsed)
          Restructuring (delay-based) mux_ctl_0x_22709...
          Done restructuring (delay-based) mux_ctl_0x_22709
        Optimizing component mux_ctl_0x_22709...
        Distributing super-thread jobs: cb_seq_22897 mux_ctl_0x_22705
          Sending 'cb_seq_22897' to server 'localhost_1_8'...
            Sent 'cb_seq_22897' to server 'localhost_1_8'.
          Sending 'mux_ctl_0x_22705' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x_22705' to server 'localhost_1_9'.
          Received 'mux_ctl_0x_22705' from server 'localhost_1_9'. (653 ms elapsed)
          Received 'cb_seq_22897' from server 'localhost_1_8'. (5200 ms elapsed)
          Restructuring (delay-based) cb_seq_22897...
          Done restructuring (delay-based) cb_seq_22897
        Optimizing component cb_seq_22897...
          Restructuring (delay-based) mux_ctl_0x_22705...
          Done restructuring (delay-based) mux_ctl_0x_22705
        Optimizing component mux_ctl_0x_22705...
        Distributing super-thread jobs: add_unsigned_1340_16965
          Sending 'add_unsigned_1340_16965' to server 'localhost_1_8'...
            Sent 'add_unsigned_1340_16965' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Done restructuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6
        Optimizing logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Received 'add_unsigned_1340_16965' from server 'localhost_1_8'. (594 ms elapsed)
          Restructuring (delay-based) add_unsigned_1340_16965...
          Done restructuring (delay-based) add_unsigned_1340_16965
        Optimizing component add_unsigned_1340_16965...
        Early Area Reclamation for add_unsigned_1340_16965 'very_fast' (slack=36404, area=419)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) decrement_unsigned_989_990...
          Done restructuring (delay-based) decrement_unsigned_989_990
        Optimizing component decrement_unsigned_989_990...
        Early Area Reclamation for decrement_unsigned_989_990 'very_fast' (slack=37567, area=192)...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) decrement_unsigned_989_990_17004...
          Done restructuring (delay-based) decrement_unsigned_989_990_17004
        Optimizing component decrement_unsigned_989_990_17004...
        Early Area Reclamation for decrement_unsigned_989_990_17004 'very_fast' (slack=37401, area=189)...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
        Distributing super-thread jobs: cb_seq_23002 cb_seq_22985 cb_seq_22988 cb_seq_22980 cb_seq_23004 cb_seq_22885
          Sending 'cb_seq_23002' to server 'localhost_1_8'...
            Sent 'cb_seq_23002' to server 'localhost_1_8'.
          Sending 'cb_seq_22985' to server 'localhost_1_9'...
            Sent 'cb_seq_22985' to server 'localhost_1_9'.
          Sending 'cb_seq_22988' to server 'localhost_1_10'...
            Sent 'cb_seq_22988' to server 'localhost_1_10'.
          Sending 'cb_seq_22980' to server 'localhost_1_0'...
            Sent 'cb_seq_22980' to server 'localhost_1_0'.
          Sending 'cb_seq_23004' to server 'localhost_1_6'...
            Sent 'cb_seq_23004' to server 'localhost_1_6'.
          Sending 'cb_seq_22885' to server 'localhost_1_7'...
            Sent 'cb_seq_22885' to server 'localhost_1_7'.
          Received 'cb_seq_23004' from server 'localhost_1_6'. (574 ms elapsed)
          Received 'cb_seq_22885' from server 'localhost_1_7'. (563 ms elapsed)
          Received 'cb_seq_22980' from server 'localhost_1_0'. (816 ms elapsed)
          Received 'cb_seq_22988' from server 'localhost_1_10'. (1159 ms elapsed)
          Received 'cb_seq_23002' from server 'localhost_1_8'. (1535 ms elapsed)
          Restructuring (delay-based) cb_seq_23002...
          Done restructuring (delay-based) cb_seq_23002
        Optimizing component cb_seq_23002...
          Received 'cb_seq_22985' from server 'localhost_1_9'. (1590 ms elapsed)
          Restructuring (delay-based) cb_seq_22985...
          Done restructuring (delay-based) cb_seq_22985
        Optimizing component cb_seq_22985...
          Restructuring (delay-based) cb_seq_22988...
          Done restructuring (delay-based) cb_seq_22988
        Optimizing component cb_seq_22988...
          Restructuring (delay-based) cb_seq_22980...
          Done restructuring (delay-based) cb_seq_22980
        Optimizing component cb_seq_22980...
          Restructuring (delay-based) cb_seq_23004...
          Done restructuring (delay-based) cb_seq_23004
        Optimizing component cb_seq_23004...
          Restructuring (delay-based) cb_seq_22885...
          Done restructuring (delay-based) cb_seq_22885
        Optimizing component cb_seq_22885...
        Distributing super-thread jobs: cb_part_23389
          Sending 'cb_part_23389' to server 'localhost_1_8'...
            Sent 'cb_part_23389' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Received 'cb_part_23389' from server 'localhost_1_8'. (430 ms elapsed)
          Restructuring (delay-based) cb_part_23389...
          Done restructuring (delay-based) cb_part_23389
        Optimizing component cb_part_23389...
        Distributing super-thread jobs: cb_seq_22883
          Sending 'cb_seq_22883' to server 'localhost_1_8'...
            Sent 'cb_seq_22883' to server 'localhost_1_8'.
          Received 'cb_seq_22883' from server 'localhost_1_8'. (651 ms elapsed)
          Restructuring (delay-based) cb_seq_22883...
          Done restructuring (delay-based) cb_seq_22883
        Optimizing component cb_seq_22883...
        Distributing super-thread jobs: cb_part_23385 increment_unsigned_987_988_16995 increment_unsigned_987_988_16993
          Sending 'cb_part_23385' to server 'localhost_1_8'...
            Sent 'cb_part_23385' to server 'localhost_1_8'.
          Sending 'increment_unsigned_987_988_16995' to server 'localhost_1_9'...
            Sent 'increment_unsigned_987_988_16995' to server 'localhost_1_9'.
          Sending 'increment_unsigned_987_988_16993' to server 'localhost_1_10'...
            Sent 'increment_unsigned_987_988_16993' to server 'localhost_1_10'.
          Restructuring (delay-based) slib_edge_detect_13778...
          Done restructuring (delay-based) slib_edge_detect_13778
        Optimizing component slib_edge_detect_13778...
          Restructuring (delay-based) slib_edge_detect...
          Done restructuring (delay-based) slib_edge_detect
        Optimizing component slib_edge_detect...
          Restructuring (delay-based) slib_edge_detect_13782...
          Done restructuring (delay-based) slib_edge_detect_13782
        Optimizing component slib_edge_detect_13782...
          Restructuring (delay-based) slib_edge_detect_13780...
          Done restructuring (delay-based) slib_edge_detect_13780
        Optimizing component slib_edge_detect_13780...
          Restructuring (delay-based) slib_edge_detect_13785...
          Done restructuring (delay-based) slib_edge_detect_13785
        Optimizing component slib_edge_detect_13785...
          Restructuring (delay-based) logic partition in slib_clock_div_RATIO8...
          Done restructuring (delay-based) logic partition in slib_clock_div_RATIO8
        Optimizing logic partition in slib_clock_div_RATIO8...
          Received 'increment_unsigned_987_988_16995' from server 'localhost_1_9'. (182 ms elapsed)
          Received 'increment_unsigned_987_988_16993' from server 'localhost_1_10'. (181 ms elapsed)
          Received 'cb_part_23385' from server 'localhost_1_8'. (697 ms elapsed)
          Restructuring (delay-based) cb_part_23385...
          Done restructuring (delay-based) cb_part_23385
        Optimizing component cb_part_23385...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
        Early Area Reclamation for increment_unsigned_987_988_16995 'timing_driven' (slack=37352, area=160)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
        Early Area Reclamation for increment_unsigned_987_988_16993 'timing_driven' (slack=37312, area=160)...
        Distributing super-thread jobs: increment_unsigned_987_988
          Sending 'increment_unsigned_987_988' to server 'localhost_1_8'...
            Sent 'increment_unsigned_987_988' to server 'localhost_1_8'.
          Received 'increment_unsigned_987_988' from server 'localhost_1_8'. (168 ms elapsed)
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
        Early Area Reclamation for increment_unsigned_987_988 'timing_driven' (slack=37137, area=165)...
          Restructuring (delay-based) logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0...
          Done restructuring (delay-based) logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
        Optimizing logic partition in riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0...
          Restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Optimizing logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Optimizing logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Restructuring (delay-based) logic partition in riscv_controller_FPU0...
          Done restructuring (delay-based) logic partition in riscv_controller_FPU0
        Optimizing logic partition in riscv_controller_FPU0...
        Distributing super-thread jobs: cb_part_23368
          Sending 'cb_part_23368' to server 'localhost_1_8'...
            Sent 'cb_part_23368' to server 'localhost_1_8'.
          Received 'cb_part_23368' from server 'localhost_1_8'. (406 ms elapsed)
          Restructuring (delay-based) cb_part_23368...
          Done restructuring (delay-based) cb_part_23368
        Optimizing component cb_part_23368...
          Restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Optimizing logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Restructuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done restructuring (delay-based) logic partition in riscv_prefetch_buffer
        Optimizing logic partition in riscv_prefetch_buffer...
        Distributing super-thread jobs: cb_oseq_22986 riscv_hwloop_controller_N_REGS2 cb_part_23325 cb_part_23376
          Sending 'cb_oseq_22986' to server 'localhost_1_8'...
            Sent 'cb_oseq_22986' to server 'localhost_1_8'.
          Sending 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_9'...
            Sent 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_9'.
          Sending 'cb_part_23325' to server 'localhost_1_10'...
            Sent 'cb_part_23325' to server 'localhost_1_10'.
          Sending 'cb_part_23376' to server 'localhost_1_0'...
            Sent 'cb_part_23376' to server 'localhost_1_0'.
          Received 'cb_part_23376' from server 'localhost_1_0'. (131 ms elapsed)
          Received 'riscv_hwloop_controller_N_REGS2' from server 'localhost_1_9'. (546 ms elapsed)
          Received 'cb_oseq_22986' from server 'localhost_1_8'. (563 ms elapsed)
          Received 'cb_part_23325' from server 'localhost_1_10'. (725 ms elapsed)
          Restructuring (delay-based) logic partition in riscv_fetch_fifo...
          Done restructuring (delay-based) logic partition in riscv_fetch_fifo
        Optimizing logic partition in riscv_fetch_fifo...
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Restructuring (delay-based) logic partition in apb_timer...
          Done restructuring (delay-based) logic partition in apb_timer
        Optimizing logic partition in apb_timer...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Optimizing logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Optimizing logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Restructuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done restructuring (delay-based) logic partition in riscv_prefetch_buffer
        Optimizing logic partition in riscv_prefetch_buffer...
          Restructuring (delay-based) cb_oseq_22986...
          Done restructuring (delay-based) cb_oseq_22986
        Optimizing component cb_oseq_22986...
          Restructuring (delay-based) riscv_hwloop_controller_N_REGS2...
          Done restructuring (delay-based) riscv_hwloop_controller_N_REGS2
        Optimizing component riscv_hwloop_controller_N_REGS2...
          Restructuring (delay-based) cb_part_23325...
          Done restructuring (delay-based) cb_part_23325
        Optimizing component cb_part_23325...
          Restructuring (delay-based) cb_part_23376...
          Done restructuring (delay-based) cb_part_23376
        Optimizing component cb_part_23376...
          Restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Optimizing logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Restructuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Done restructuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6
        Optimizing logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
        Distributing super-thread jobs: cb_oseq_22898 cb_oseq_22990 cb_part_23357 cb_part_23310 add_unsigned_1340_16966
          Sending 'cb_oseq_22898' to server 'localhost_1_8'...
            Sent 'cb_oseq_22898' to server 'localhost_1_8'.
          Sending 'cb_oseq_22990' to server 'localhost_1_9'...
            Sent 'cb_oseq_22990' to server 'localhost_1_9'.
          Sending 'cb_part_23357' to server 'localhost_1_10'...
            Sent 'cb_part_23357' to server 'localhost_1_10'.
          Sending 'cb_part_23310' to server 'localhost_1_0'...
            Sent 'cb_part_23310' to server 'localhost_1_0'.
          Sending 'add_unsigned_1340_16966' to server 'localhost_1_6'...
            Sent 'add_unsigned_1340_16966' to server 'localhost_1_6'.
          Received 'cb_part_23357' from server 'localhost_1_10'. (276 ms elapsed)
          Received 'cb_part_23310' from server 'localhost_1_0'. (289 ms elapsed)
          Received 'cb_oseq_22990' from server 'localhost_1_9'. (426 ms elapsed)
          Received 'add_unsigned_1340_16966' from server 'localhost_1_6'. (671 ms elapsed)
          Received 'cb_oseq_22898' from server 'localhost_1_8'. (4388 ms elapsed)
          Restructuring (delay-based) logic partition in riscv_fetch_fifo...
          Done restructuring (delay-based) logic partition in riscv_fetch_fifo
        Optimizing logic partition in riscv_fetch_fifo...
          Restructuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done restructuring (delay-based) logic partition in riscv_prefetch_buffer
        Optimizing logic partition in riscv_prefetch_buffer...
          Restructuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Done restructuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12
        Optimizing logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Restructuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Done restructuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12
        Optimizing logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Optimizing logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Restructuring (delay-based) logic partition in riscv_debug_unit...
          Done restructuring (delay-based) logic partition in riscv_debug_unit
        Optimizing logic partition in riscv_debug_unit...
          Restructuring (delay-based) cb_oseq_22898...
          Done restructuring (delay-based) cb_oseq_22898
        Optimizing component cb_oseq_22898...
          Restructuring (delay-based) cb_oseq_22990...
          Done restructuring (delay-based) cb_oseq_22990
        Optimizing component cb_oseq_22990...
          Restructuring (delay-based) cb_part_23357...
          Done restructuring (delay-based) cb_part_23357
        Optimizing component cb_part_23357...
          Restructuring (delay-based) cb_part_23310...
          Done restructuring (delay-based) cb_part_23310
        Optimizing component cb_part_23310...
          Restructuring (delay-based) add_unsigned_1340_16966...
          Done restructuring (delay-based) add_unsigned_1340_16966
        Optimizing component add_unsigned_1340_16966...
        Early Area Reclamation for add_unsigned_1340_16966 'very_fast' (slack=36894, area=206)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
        Distributing super-thread jobs: cb_part_23299
          Sending 'cb_part_23299' to server 'localhost_1_8'...
            Sent 'cb_part_23299' to server 'localhost_1_8'.
          Received 'cb_part_23299' from server 'localhost_1_8'. (132 ms elapsed)
          Restructuring (delay-based) cb_part_23299...
          Done restructuring (delay-based) cb_part_23299
        Optimizing component cb_part_23299...
        Distributing super-thread jobs: cb_seq_22887
          Sending 'cb_seq_22887' to server 'localhost_1_8'...
            Sent 'cb_seq_22887' to server 'localhost_1_8'.
          Received 'cb_seq_22887' from server 'localhost_1_8'. (907 ms elapsed)
          Restructuring (delay-based) cb_seq_22887...
          Done restructuring (delay-based) cb_seq_22887
        Optimizing component cb_seq_22887...
        Distributing super-thread jobs: cb_part_23296
          Sending 'cb_part_23296' to server 'localhost_1_8'...
            Sent 'cb_part_23296' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in apb_timer...
          Done restructuring (delay-based) logic partition in apb_timer
        Optimizing logic partition in apb_timer...
          Restructuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0...
          Done restructuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0
        Optimizing logic partition in riscv_int_controller_PULP_SECURE0...
          Restructuring (delay-based) logic partition in apb_timer...
          Done restructuring (delay-based) logic partition in apb_timer
        Optimizing logic partition in apb_timer...
          Restructuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Done restructuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12
        Optimizing logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Optimizing logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Received 'cb_part_23296' from server 'localhost_1_8'. (743 ms elapsed)
          Restructuring (delay-based) cb_part_23296...
          Done restructuring (delay-based) cb_part_23296
        Optimizing component cb_part_23296...
        Distributing super-thread jobs: cb_oseq_22892
          Sending 'cb_oseq_22892' to server 'localhost_1_8'...
            Sent 'cb_oseq_22892' to server 'localhost_1_8'.
          Received 'cb_oseq_22892' from server 'localhost_1_8'. (193 ms elapsed)
          Restructuring (delay-based) cb_oseq_22892...
          Done restructuring (delay-based) cb_oseq_22892
        Optimizing component cb_oseq_22892...
          Restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Optimizing logic partition in riscv_mult_SHARED_DSP_MULT0...
        Distributing super-thread jobs: cb_part_23306 cb_part_23353 add_signed_2869_17016
          Sending 'cb_part_23306' to server 'localhost_1_8'...
            Sent 'cb_part_23306' to server 'localhost_1_8'.
          Sending 'cb_part_23353' to server 'localhost_1_9'...
            Sent 'cb_part_23353' to server 'localhost_1_9'.
          Sending 'add_signed_2869_17016' to server 'localhost_1_10'...
            Sent 'add_signed_2869_17016' to server 'localhost_1_10'.
          Restructuring (delay-based) logic partition in riscv_load_store_unit...
          Done restructuring (delay-based) logic partition in riscv_load_store_unit
        Optimizing logic partition in riscv_load_store_unit...
          Restructuring (delay-based) logic partition in riscv_controller_FPU0...
          Done restructuring (delay-based) logic partition in riscv_controller_FPU0
        Optimizing logic partition in riscv_controller_FPU0...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Optimizing logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Restructuring (delay-based) logic partition in riscv_debug_unit...
          Done restructuring (delay-based) logic partition in riscv_debug_unit
        Optimizing logic partition in riscv_debug_unit...
          Received 'cb_part_23353' from server 'localhost_1_9'. (716 ms elapsed)
          Received 'add_signed_2869_17016' from server 'localhost_1_10'. (897 ms elapsed)
          Received 'cb_part_23306' from server 'localhost_1_8'. (2973 ms elapsed)
          Restructuring (delay-based) cb_part_23306...
          Done restructuring (delay-based) cb_part_23306
        Optimizing component cb_part_23306...
          Restructuring (delay-based) cb_part_23353...
          Done restructuring (delay-based) cb_part_23353
        Optimizing component cb_part_23353...
          Restructuring (delay-based) add_signed_2869_17016...
          Done restructuring (delay-based) add_signed_2869_17016
        Optimizing component add_signed_2869_17016...
        Early Area Reclamation for add_signed_2869_17016 'very_fast' (slack=35690, area=294)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
        Distributing super-thread jobs: cb_part_23057
          Sending 'cb_part_23057' to server 'localhost_1_8'...
            Sent 'cb_part_23057' to server 'localhost_1_8'.
          Received 'cb_part_23057' from server 'localhost_1_8'. (373 ms elapsed)
          Restructuring (delay-based) cb_part_23057...
          Done restructuring (delay-based) cb_part_23057
        Optimizing component cb_part_23057...
        Distributing super-thread jobs: shift_right_vlog_unsigned arith_shift_right_vlog_unsigned_3268 addsub_unsigned_45907 add_signed_2869 arith_shift_right_vlog_unsigned arith_shift_right_vlog_unsigned_16960
          Sending 'shift_right_vlog_unsigned' to server 'localhost_1_8'...
            Sent 'shift_right_vlog_unsigned' to server 'localhost_1_8'.
          Sending 'arith_shift_right_vlog_unsigned_3268' to server 'localhost_1_9'...
            Sent 'arith_shift_right_vlog_unsigned_3268' to server 'localhost_1_9'.
          Sending 'addsub_unsigned_45907' to server 'localhost_1_10'...
            Sent 'addsub_unsigned_45907' to server 'localhost_1_10'.
          Sending 'add_signed_2869' to server 'localhost_1_0'...
            Sent 'add_signed_2869' to server 'localhost_1_0'.
          Sending 'arith_shift_right_vlog_unsigned' to server 'localhost_1_6'...
            Sent 'arith_shift_right_vlog_unsigned' to server 'localhost_1_6'.
          Sending 'arith_shift_right_vlog_unsigned_16960' to server 'localhost_1_7'...
            Sent 'arith_shift_right_vlog_unsigned_16960' to server 'localhost_1_7'.
          Received 'arith_shift_right_vlog_unsigned' from server 'localhost_1_6'. (722 ms elapsed)
          Received 'arith_shift_right_vlog_unsigned_16960' from server 'localhost_1_7'. (776 ms elapsed)
          Received 'add_signed_2869' from server 'localhost_1_0'. (1155 ms elapsed)
          Received 'addsub_unsigned_45907' from server 'localhost_1_10'. (1564 ms elapsed)
          Received 'arith_shift_right_vlog_unsigned_3268' from server 'localhost_1_9'. (1575 ms elapsed)
          Received 'shift_right_vlog_unsigned' from server 'localhost_1_8'. (2096 ms elapsed)
          Restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Optimizing logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Optimizing logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Restructuring (delay-based) logic partition in riscv_debug_unit...
          Done restructuring (delay-based) logic partition in riscv_debug_unit
        Optimizing logic partition in riscv_debug_unit...
          Restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Optimizing logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
        Pre-mapped Exploration for shift_right_vlog_unsigned 'very_fast' (slack=35102, area=976)...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
        Early Area Reclamation for shift_right_vlog_unsigned 'very_fast' (slack=35102, area=976)...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned_3268...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned_3268
        Optimizing component arith_shift_right_vlog_unsigned_3268...
        Pre-mapped Exploration for arith_shift_right_vlog_unsigned_3268 'very_fast' (slack=36124, area=625)...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
        Early Area Reclamation for arith_shift_right_vlog_unsigned_3268 'very_fast' (slack=36124, area=625)...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) addsub_unsigned_45907...
          Done restructuring (delay-based) addsub_unsigned_45907
        Optimizing component addsub_unsigned_45907...
        Early Area Reclamation for addsub_unsigned_45907 'very_fast' (slack=36373, area=485)...
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) add_signed_2869...
          Done restructuring (delay-based) add_signed_2869
        Optimizing component add_signed_2869...
        Early Area Reclamation for add_signed_2869 'very_fast' (slack=34791, area=294)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
        Pre-mapped Exploration for arith_shift_right_vlog_unsigned 'very_fast' (slack=35212, area=230)...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
        Early Area Reclamation for arith_shift_right_vlog_unsigned 'very_fast' (slack=35212, area=230)...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned_16960...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned_16960
        Optimizing component arith_shift_right_vlog_unsigned_16960...
        Pre-mapped Exploration for arith_shift_right_vlog_unsigned_16960 'very_fast' (slack=35783, area=230)...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
        Early Area Reclamation for arith_shift_right_vlog_unsigned_16960 'very_fast' (slack=35783, area=230)...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
        Distributing super-thread jobs: cb_part_23308 cb_part_23047
          Sending 'cb_part_23308' to server 'localhost_1_8'...
            Sent 'cb_part_23308' to server 'localhost_1_8'.
          Sending 'cb_part_23047' to server 'localhost_1_9'...
            Sent 'cb_part_23047' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Received 'cb_part_23308' from server 'localhost_1_8'. (287 ms elapsed)
          Restructuring (delay-based) cb_part_23308...
          Done restructuring (delay-based) cb_part_23308
        Optimizing component cb_part_23308...
          Received 'cb_part_23047' from server 'localhost_1_9'. (292 ms elapsed)
          Restructuring (delay-based) cb_part_23047...
          Done restructuring (delay-based) cb_part_23047
        Optimizing component cb_part_23047...
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
        Distributing super-thread jobs: cb_part_23052
          Sending 'cb_part_23052' to server 'localhost_1_8'...
            Sent 'cb_part_23052' to server 'localhost_1_8'.
          Received 'cb_part_23052' from server 'localhost_1_8'. (185 ms elapsed)
          Restructuring (delay-based) cb_part_23052...
          Done restructuring (delay-based) cb_part_23052
        Optimizing component cb_part_23052...
        Distributing super-thread jobs: cb_part_23055 add_unsigned_1340
          Sending 'cb_part_23055' to server 'localhost_1_8'...
            Sent 'cb_part_23055' to server 'localhost_1_8'.
          Sending 'add_unsigned_1340' to server 'localhost_1_9'...
            Sent 'add_unsigned_1340' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Optimizing logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Restructuring (delay-based) alu_ff...
          Done restructuring (delay-based) alu_ff
        Optimizing component alu_ff...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Optimizing logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Received 'cb_part_23055' from server 'localhost_1_8'. (418 ms elapsed)
          Restructuring (delay-based) cb_part_23055...
          Done restructuring (delay-based) cb_part_23055
        Optimizing component cb_part_23055...
          Received 'add_unsigned_1340' from server 'localhost_1_9'. (837 ms elapsed)
          Restructuring (delay-based) add_unsigned_1340...
          Done restructuring (delay-based) add_unsigned_1340
        Optimizing component add_unsigned_1340...
        Early Area Reclamation for add_unsigned_1340 'very_fast' (slack=34141, area=290)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Distributing super-thread jobs: cb_seq_22998 cb_seq_22915
          Sending 'cb_seq_22998' to server 'localhost_1_8'...
            Sent 'cb_seq_22998' to server 'localhost_1_8'.
          Sending 'cb_seq_22915' to server 'localhost_1_9'...
            Sent 'cb_seq_22915' to server 'localhost_1_9'.
          Received 'cb_seq_22915' from server 'localhost_1_9'. (857 ms elapsed)
          Received 'cb_seq_22998' from server 'localhost_1_8'. (1963 ms elapsed)
          Restructuring (delay-based) cb_seq_22998...
          Done restructuring (delay-based) cb_seq_22998
        Optimizing component cb_seq_22998...
          Restructuring (delay-based) cb_seq_22915...
          Done restructuring (delay-based) cb_seq_22915
        Optimizing component cb_seq_22915...
        Distributing super-thread jobs: csa_tree_add_269_87_group_17788 add_signed_16967
          Sending 'csa_tree_add_269_87_group_17788' to server 'localhost_1_8'...
            Sent 'csa_tree_add_269_87_group_17788' to server 'localhost_1_8'.
          Sending 'add_signed_16967' to server 'localhost_1_9'...
            Sent 'add_signed_16967' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Optimizing logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Received 'add_signed_16967' from server 'localhost_1_9'. (1002 ms elapsed)
          Received 'csa_tree_add_269_87_group_17788' from server 'localhost_1_8'. (2443 ms elapsed)
          Restructuring (delay-based) csa_tree_add_269_87_group...
          Done restructuring (delay-based) csa_tree_add_269_87_group
        Optimizing component csa_tree_add_269_87_group...
          Restructuring (delay-based) csa_tree_add_269_87_group...
          Done restructuring (delay-based) csa_tree_add_269_87_group
        Optimizing component csa_tree_add_269_87_group...
        Pre-mapped Exploration for csa_tree_add_269_87_group_17788 'timing_driven' (slack=34607, area=1175)...
          Restructuring (delay-based) csa_tree_add_269_87_group...
          Done restructuring (delay-based) csa_tree_add_269_87_group
        Optimizing component csa_tree_add_269_87_group...
          Restructuring (delay-based) csa_tree_add_269_87_group...
          Done restructuring (delay-based) csa_tree_add_269_87_group
        Optimizing component csa_tree_add_269_87_group...
        Early Area Reclamation for csa_tree_add_269_87_group_17788 'timing_driven' (slack=34626, area=1135)...
          Restructuring (delay-based) csa_tree_add_269_87_group...
          Done restructuring (delay-based) csa_tree_add_269_87_group
        Optimizing component csa_tree_add_269_87_group...
          Restructuring (delay-based) csa_tree_add_269_87_group...
          Done restructuring (delay-based) csa_tree_add_269_87_group
        Optimizing component csa_tree_add_269_87_group...
          Restructuring (delay-based) csa_tree_add_269_87_group...
          Done restructuring (delay-based) csa_tree_add_269_87_group
        Optimizing component csa_tree_add_269_87_group...
          Restructuring (delay-based) csa_tree_add_269_87_group...
          Done restructuring (delay-based) csa_tree_add_269_87_group
        Optimizing component csa_tree_add_269_87_group...
          Restructuring (delay-based) add_signed_16967...
          Done restructuring (delay-based) add_signed_16967
        Optimizing component add_signed_16967...
        Early Area Reclamation for add_signed_16967 'very_fast' (slack=33280, area=321)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
        Distributing super-thread jobs: cb_seq_22911 cb_seq_23018 cb_seq_22954 cb_seq_22909 cb_seq_22942 cb_seq_23582 cb_seq_23583 cb_seq_22935 cb_seq_22843
          Sending 'cb_seq_22911' to server 'localhost_1_8'...
            Sent 'cb_seq_22911' to server 'localhost_1_8'.
          Sending 'cb_seq_23018' to server 'localhost_1_9'...
            Sent 'cb_seq_23018' to server 'localhost_1_9'.
          Sending 'cb_seq_22954' to server 'localhost_1_10'...
            Sent 'cb_seq_22954' to server 'localhost_1_10'.
          Sending 'cb_seq_22909' to server 'localhost_1_0'...
            Sent 'cb_seq_22909' to server 'localhost_1_0'.
          Sending 'cb_seq_22942' to server 'localhost_1_6'...
            Sent 'cb_seq_22942' to server 'localhost_1_6'.
          Sending 'cb_seq_23582' to server 'localhost_1_7'...
            Sent 'cb_seq_23582' to server 'localhost_1_7'.
          Received 'cb_seq_22909' from server 'localhost_1_0'. (449 ms elapsed)
          Sending 'cb_seq_23583' to server 'localhost_1_0'...
            Sent 'cb_seq_23583' to server 'localhost_1_0'.
          Received 'cb_seq_22911' from server 'localhost_1_8'. (907 ms elapsed)
          Restructuring (delay-based) cb_seq_22911...
          Done restructuring (delay-based) cb_seq_22911
        Optimizing component cb_seq_22911...
          Sending 'cb_seq_22935' to server 'localhost_1_8'...
            Sent 'cb_seq_22935' to server 'localhost_1_8'.
          Received 'cb_seq_23582' from server 'localhost_1_7'. (876 ms elapsed)
          Sending 'cb_seq_22843' to server 'localhost_1_7'...
            Sent 'cb_seq_22843' to server 'localhost_1_7'.
          Received 'cb_seq_22942' from server 'localhost_1_6'. (892 ms elapsed)
          Received 'cb_seq_22954' from server 'localhost_1_10'. (911 ms elapsed)
          Received 'cb_seq_23018' from server 'localhost_1_9'. (1094 ms elapsed)
          Restructuring (delay-based) cb_seq_23018...
          Done restructuring (delay-based) cb_seq_23018
        Optimizing component cb_seq_23018...
          Restructuring (delay-based) cb_seq_22954...
          Done restructuring (delay-based) cb_seq_22954
        Optimizing component cb_seq_22954...
          Restructuring (delay-based) cb_seq_22909...
          Done restructuring (delay-based) cb_seq_22909
        Optimizing component cb_seq_22909...
          Restructuring (delay-based) cb_seq_22942...
          Done restructuring (delay-based) cb_seq_22942
        Optimizing component cb_seq_22942...
          Restructuring (delay-based) cb_seq_23582...
          Done restructuring (delay-based) cb_seq_23582
        Optimizing component cb_seq_23582...
          Received 'cb_seq_22843' from server 'localhost_1_7'. (255 ms elapsed)
          Received 'cb_seq_23583' from server 'localhost_1_0'. (359 ms elapsed)
          Restructuring (delay-based) cb_seq_23583...
          Done restructuring (delay-based) cb_seq_23583
        Optimizing component cb_seq_23583...
          Received 'cb_seq_22935' from server 'localhost_1_8'. (400 ms elapsed)
          Restructuring (delay-based) cb_seq_22935...
          Done restructuring (delay-based) cb_seq_22935
        Optimizing component cb_seq_22935...
          Restructuring (delay-based) cb_seq_22843...
          Done restructuring (delay-based) cb_seq_22843
        Optimizing component cb_seq_22843...
        Distributing super-thread jobs: mult_signed_4382 csa_tree_add_114_70_group_17786 mult_signed_4528 mult_signed_3324 cb_part_23280 cb_part_23046 cb_part_23382 add_unsigned_2676
          Sending 'mult_signed_4382' to server 'localhost_1_8'...
            Sent 'mult_signed_4382' to server 'localhost_1_8'.
          Sending 'csa_tree_add_114_70_group_17786' to server 'localhost_1_9'...
            Sent 'csa_tree_add_114_70_group_17786' to server 'localhost_1_9'.
          Sending 'mult_signed_4528' to server 'localhost_1_10'...
            Sent 'mult_signed_4528' to server 'localhost_1_10'.
          Sending 'mult_signed_3324' to server 'localhost_1_0'...
            Sent 'mult_signed_3324' to server 'localhost_1_0'.
          Sending 'cb_part_23280' to server 'localhost_1_6'...
            Sent 'cb_part_23280' to server 'localhost_1_6'.
          Sending 'cb_part_23046' to server 'localhost_1_7'...
            Sent 'cb_part_23046' to server 'localhost_1_7'.
          Received 'cb_part_23046' from server 'localhost_1_7'. (603 ms elapsed)
          Sending 'cb_part_23382' to server 'localhost_1_7'...
            Sent 'cb_part_23382' to server 'localhost_1_7'.
          Received 'cb_part_23280' from server 'localhost_1_6'. (933 ms elapsed)
          Sending 'add_unsigned_2676' to server 'localhost_1_6'...
            Sent 'add_unsigned_2676' to server 'localhost_1_6'.
          Received 'cb_part_23382' from server 'localhost_1_7'. (380 ms elapsed)
          Received 'add_unsigned_2676' from server 'localhost_1_6'. (992 ms elapsed)
          Received 'mult_signed_3324' from server 'localhost_1_0'. (2612 ms elapsed)
          Received 'mult_signed_4528' from server 'localhost_1_10'. (11208 ms elapsed)
          Received 'csa_tree_add_114_70_group_17786' from server 'localhost_1_9'. (12081 ms elapsed)
          Received 'mult_signed_4382' from server 'localhost_1_8'. (12702 ms elapsed)
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
        Pre-mapped Exploration for mult_signed_4382 'timing_driven' (slack=34404, area=5510)...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
        Early Area Reclamation for mult_signed_4382 'timing_driven' (slack=34404, area=5510)...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
        Pre-mapped Exploration for csa_tree_add_114_70_group_17786 'timing_driven' (slack=35082, area=3611)...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
        Early Area Reclamation for csa_tree_add_114_70_group_17786 'timing_driven' (slack=35043, area=3478)...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
        Pre-mapped Exploration for mult_signed_4528 'timing_driven' (slack=34376, area=2988)...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
        Early Area Reclamation for mult_signed_4528 'timing_driven' (slack=34376, area=2988)...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
        Pre-mapped Exploration for mult_signed_3324 'timing_driven' (slack=34830, area=865)...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
        Early Area Reclamation for mult_signed_3324 'timing_driven' (slack=34830, area=865)...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) cb_part_23280...
          Done restructuring (delay-based) cb_part_23280
        Optimizing component cb_part_23280...
          Restructuring (delay-based) cb_part_23046...
          Done restructuring (delay-based) cb_part_23046
        Optimizing component cb_part_23046...
          Restructuring (delay-based) cb_part_23382...
          Done restructuring (delay-based) cb_part_23382
        Optimizing component cb_part_23382...
          Restructuring (delay-based) add_unsigned_2676...
          Done restructuring (delay-based) add_unsigned_2676
        Optimizing component add_unsigned_2676...
        Early Area Reclamation for add_unsigned_2676 'very_fast' (slack=97178, area=178)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) logic partition in adbg_tap_top...
          Done restructuring (delay-based) logic partition in adbg_tap_top
        Optimizing logic partition in adbg_tap_top...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Restructuring (delay-based) logic partition in axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done restructuring (delay-based) logic partition in axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Optimizing logic partition in axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
        Distributing super-thread jobs: cb_part_23232
          Sending 'cb_part_23232' to server 'localhost_1_8'...
            Sent 'cb_part_23232' to server 'localhost_1_8'.
          Received 'cb_part_23232' from server 'localhost_1_8'. (156 ms elapsed)
          Restructuring (delay-based) cb_part_23232...
          Done restructuring (delay-based) cb_part_23232
        Optimizing component cb_part_23232...
          Restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Optimizing logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Restructuring (delay-based) spi_slave_syncro_AXI_ADDR_WIDTH32...
          Done restructuring (delay-based) spi_slave_syncro_AXI_ADDR_WIDTH32
        Optimizing component spi_slave_syncro_AXI_ADDR_WIDTH32...
        Distributing super-thread jobs: axi_multiplexer_DATA_WIDTH38_N_IN3
          Sending 'axi_multiplexer_DATA_WIDTH38_N_IN3' to server 'localhost_1_8'...
            Sent 'axi_multiplexer_DATA_WIDTH38_N_IN3' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Optimizing logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Received 'axi_multiplexer_DATA_WIDTH38_N_IN3' from server 'localhost_1_8'. (177 ms elapsed)
          Restructuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3...
          Done restructuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3
        Optimizing component axi_multiplexer_DATA_WIDTH38_N_IN3...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Optimizing logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Optimizing logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13666...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662...
          Restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Optimizing logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Optimizing logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13663...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13664...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
        Distributing super-thread jobs: cb_part_23287
          Sending 'cb_part_23287' to server 'localhost_1_8'...
            Sent 'cb_part_23287' to server 'localhost_1_8'.
          Received 'cb_part_23287' from server 'localhost_1_8'. (198 ms elapsed)
          Restructuring (delay-based) cb_part_23287...
          Done restructuring (delay-based) cb_part_23287
        Optimizing component cb_part_23287...
          Restructuring (delay-based) logic partition in riscv_load_store_unit...
          Done restructuring (delay-based) logic partition in riscv_load_store_unit
        Optimizing logic partition in riscv_load_store_unit...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
          Done restructuring (delay-based) logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master
        Optimizing logic partition in core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master...
        Distributing super-thread jobs: cb_part_23069
          Sending 'cb_part_23069' to server 'localhost_1_8'...
            Sent 'cb_part_23069' to server 'localhost_1_8'.
          Received 'cb_part_23069' from server 'localhost_1_8'. (123 ms elapsed)
          Restructuring (delay-based) cb_part_23069...
          Done restructuring (delay-based) cb_part_23069
        Optimizing component cb_part_23069...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13665...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13665
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_13665...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13704...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Optimizing logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
        Distributing super-thread jobs: cb_seq_23020 cb_seq_23021 cb_seq_23362 cb_seq_23361
          Sending 'cb_seq_23020' to server 'localhost_1_8'...
            Sent 'cb_seq_23020' to server 'localhost_1_8'.
          Sending 'cb_seq_23021' to server 'localhost_1_9'...
            Sent 'cb_seq_23021' to server 'localhost_1_9'.
          Sending 'cb_seq_23362' to server 'localhost_1_10'...
            Sent 'cb_seq_23362' to server 'localhost_1_10'.
          Sending 'cb_seq_23361' to server 'localhost_1_0'...
            Sent 'cb_seq_23361' to server 'localhost_1_0'.
          Received 'cb_seq_23361' from server 'localhost_1_0'. (338 ms elapsed)
          Received 'cb_seq_23362' from server 'localhost_1_10'. (377 ms elapsed)
          Received 'cb_seq_23020' from server 'localhost_1_8'. (755 ms elapsed)
          Restructuring (delay-based) cb_seq_23020...
          Done restructuring (delay-based) cb_seq_23020
        Optimizing component cb_seq_23020...
          Received 'cb_seq_23021' from server 'localhost_1_9'. (802 ms elapsed)
          Restructuring (delay-based) cb_seq_23021...
          Done restructuring (delay-based) cb_seq_23021
        Optimizing component cb_seq_23021...
          Restructuring (delay-based) cb_seq_23362...
          Done restructuring (delay-based) cb_seq_23362
        Optimizing component cb_seq_23362...
          Restructuring (delay-based) cb_seq_23361...
          Done restructuring (delay-based) cb_seq_23361
        Optimizing component cb_seq_23361...
        Distributing super-thread jobs: cb_oseq_22964 cb_oseq_22999 cb_oseq_23003 cb_part_23053 shift_left_vlog_unsigned_2320_16959 cb_oseq_22916 cb_oseq_22920 cb_part_23271 cb_part_23267 csa_tree_alu_popcnt_i_add_1154_39_group_17790 add_unsigned_1340_16964 cb_part_23435 cb_oseq geq_unsigned_15941 gt_unsigned_1530 sub_unsigned_1538
          Sending 'cb_oseq_22964' to server 'localhost_1_8'...
            Sent 'cb_oseq_22964' to server 'localhost_1_8'.
          Sending 'cb_oseq_22999' to server 'localhost_1_9'...
            Sent 'cb_oseq_22999' to server 'localhost_1_9'.
          Sending 'cb_oseq_23003' to server 'localhost_1_10'...
            Sent 'cb_oseq_23003' to server 'localhost_1_10'.
          Sending 'cb_part_23053' to server 'localhost_1_0'...
            Sent 'cb_part_23053' to server 'localhost_1_0'.
          Sending 'shift_left_vlog_unsigned_2320_16959' to server 'localhost_1_6'...
            Sent 'shift_left_vlog_unsigned_2320_16959' to server 'localhost_1_6'.
          Sending 'cb_oseq_22916' to server 'localhost_1_7'...
            Sent 'cb_oseq_22916' to server 'localhost_1_7'.
          Received 'cb_oseq_22916' from server 'localhost_1_7'. (906 ms elapsed)
          Sending 'cb_oseq_22920' to server 'localhost_1_7'...
            Sent 'cb_oseq_22920' to server 'localhost_1_7'.
          Received 'cb_part_23053' from server 'localhost_1_0'. (1283 ms elapsed)
          Sending 'cb_part_23271' to server 'localhost_1_0'...
            Sent 'cb_part_23271' to server 'localhost_1_0'.
          Received 'cb_oseq_22920' from server 'localhost_1_7'. (1292 ms elapsed)
          Sending 'cb_part_23267' to server 'localhost_1_7'...
            Sent 'cb_part_23267' to server 'localhost_1_7'.
          Received 'cb_oseq_22999' from server 'localhost_1_9'. (2303 ms elapsed)
          Sending 'csa_tree_alu_popcnt_i_add_1154_39_group_17790' to server 'localhost_1_9'...
            Sent 'csa_tree_alu_popcnt_i_add_1154_39_group_17790' to server 'localhost_1_9'.
          Received 'cb_oseq_23003' from server 'localhost_1_10'. (2275 ms elapsed)
          Sending 'add_unsigned_1340_16964' to server 'localhost_1_10'...
            Sent 'add_unsigned_1340_16964' to server 'localhost_1_10'.
          Received 'shift_left_vlog_unsigned_2320_16959' from server 'localhost_1_6'. (2236 ms elapsed)
          Sending 'cb_part_23435' to server 'localhost_1_6'...
            Sent 'cb_part_23435' to server 'localhost_1_6'.
          Received 'cb_part_23435' from server 'localhost_1_6'. (286 ms elapsed)
          Sending 'cb_oseq' to server 'localhost_1_6'...
            Sent 'cb_oseq' to server 'localhost_1_6'.
          Received 'cb_part_23271' from server 'localhost_1_0'. (482 ms elapsed)
          Sending 'geq_unsigned_15941' to server 'localhost_1_0'...
            Sent 'geq_unsigned_15941' to server 'localhost_1_0'.
          Received 'cb_oseq' from server 'localhost_1_6'. (563 ms elapsed)
          Sending 'gt_unsigned_1530' to server 'localhost_1_6'...
            Sent 'gt_unsigned_1530' to server 'localhost_1_6'.
          Received 'csa_tree_alu_popcnt_i_add_1154_39_group_17790' from server 'localhost_1_9'. (871 ms elapsed)
          Sending 'sub_unsigned_1538' to server 'localhost_1_9'...
            Sent 'sub_unsigned_1538' to server 'localhost_1_9'.
          Received 'cb_part_23267' from server 'localhost_1_7'. (887 ms elapsed)
          Received 'add_unsigned_1340_16964' from server 'localhost_1_10'. (1084 ms elapsed)
          Received 'geq_unsigned_15941' from server 'localhost_1_0'. (397 ms elapsed)
          Received 'gt_unsigned_1530' from server 'localhost_1_6'. (417 ms elapsed)
          Received 'sub_unsigned_1538' from server 'localhost_1_9'. (536 ms elapsed)
          Received 'cb_oseq_22964' from server 'localhost_1_8'. (5092 ms elapsed)
          Restructuring (delay-based) logic partition in uart_receiver...
          Done restructuring (delay-based) logic partition in uart_receiver
        Optimizing logic partition in uart_receiver...
          Restructuring (delay-based) logic partition in uart_baudgen...
          Done restructuring (delay-based) logic partition in uart_baudgen
        Optimizing logic partition in uart_baudgen...
          Restructuring (delay-based) slib_input_sync_13790...
          Done restructuring (delay-based) slib_input_sync_13790
        Optimizing component slib_input_sync_13790...
          Restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Optimizing logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Restructuring (delay-based) logic partition in uart_transmitter...
          Done restructuring (delay-based) logic partition in uart_transmitter
        Optimizing logic partition in uart_transmitter...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13662...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Restructuring (delay-based) add_unsigned_17002...
          Done restructuring (delay-based) add_unsigned_17002
        Optimizing component add_unsigned_17002...
        Early Area Reclamation for add_unsigned_17002 'very_fast' (slack=37132, area=150)...
          Restructuring (delay-based) add_unsigned_24713...
          Done restructuring (delay-based) add_unsigned_24713
        Optimizing component add_unsigned_24713...
          Restructuring (delay-based) add_unsigned_24713...
          Done restructuring (delay-based) add_unsigned_24713
        Optimizing component add_unsigned_24713...
          Restructuring (delay-based) add_unsigned_24715...
          Done restructuring (delay-based) add_unsigned_24715
        Optimizing component add_unsigned_24715...
          Restructuring (delay-based) add_unsigned_24715...
          Done restructuring (delay-based) add_unsigned_24715
        Optimizing component add_unsigned_24715...
          Restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Done restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1
        Optimizing logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Restructuring (delay-based) logic partition in cluster_clock_mux2...
          Done restructuring (delay-based) logic partition in cluster_clock_mux2
        Optimizing logic partition in cluster_clock_mux2...
          Restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Optimizing logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Restructuring (delay-based) slib_input_sync...
          Done restructuring (delay-based) slib_input_sync
        Optimizing component slib_input_sync...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Optimizing logic partition in dc_full_detector_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Optimizing logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13660...
          Restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) add_unsigned_17001...
          Done restructuring (delay-based) add_unsigned_17001
        Optimizing component add_unsigned_17001...
        Early Area Reclamation for add_unsigned_17001 'very_fast' (slack=37371, area=150)...
          Restructuring (delay-based) add_unsigned_24745...
          Done restructuring (delay-based) add_unsigned_24745
        Optimizing component add_unsigned_24745...
          Restructuring (delay-based) add_unsigned_24745...
          Done restructuring (delay-based) add_unsigned_24745
        Optimizing component add_unsigned_24745...
          Restructuring (delay-based) add_unsigned_24747...
          Done restructuring (delay-based) add_unsigned_24747
        Optimizing component add_unsigned_24747...
          Restructuring (delay-based) add_unsigned_24747...
          Done restructuring (delay-based) add_unsigned_24747
        Optimizing component add_unsigned_24747...
          Restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_13749...
          Done restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_13749
        Optimizing logic partition in dc_full_detector_BUFFER_DEPTH8_13749...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_13661...
          Restructuring (delay-based) cb_oseq_22964...
          Done restructuring (delay-based) cb_oseq_22964
        Optimizing component cb_oseq_22964...
          Restructuring (delay-based) cb_oseq_22999...
          Done restructuring (delay-based) cb_oseq_22999
        Optimizing component cb_oseq_22999...
          Restructuring (delay-based) cb_oseq_23003...
          Done restructuring (delay-based) cb_oseq_23003
        Optimizing component cb_oseq_23003...
          Restructuring (delay-based) cb_part_23053...
          Done restructuring (delay-based) cb_part_23053
        Optimizing component cb_part_23053...
          Restructuring (delay-based) shift_left_vlog_unsigned_2320_16959...
          Done restructuring (delay-based) shift_left_vlog_unsigned_2320_16959
        Optimizing component shift_left_vlog_unsigned_2320_16959...
        Pre-mapped Exploration for shift_left_vlog_unsigned_2320_16959 'very_fast' (slack=33379, area=657)...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
        Early Area Reclamation for shift_left_vlog_unsigned_2320_16959 'very_fast' (slack=33379, area=657)...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) cb_oseq_22916...
          Done restructuring (delay-based) cb_oseq_22916
        Optimizing component cb_oseq_22916...
          Restructuring (delay-based) cb_oseq_22920...
          Done restructuring (delay-based) cb_oseq_22920
        Optimizing component cb_oseq_22920...
          Restructuring (delay-based) cb_part_23271...
          Done restructuring (delay-based) cb_part_23271
        Optimizing component cb_part_23271...
          Restructuring (delay-based) cb_part_23267...
          Done restructuring (delay-based) cb_part_23267
        Optimizing component cb_part_23267...
          Restructuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group...
          Done restructuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group
        Optimizing component csa_tree_alu_popcnt_i_add_1154_39_group...
          Restructuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group...
          Done restructuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group
        Optimizing component csa_tree_alu_popcnt_i_add_1154_39_group...
        Pre-mapped Exploration for csa_tree_alu_popcnt_i_add_1154_39_group_17790 'timing_driven' (slack=37064, area=269)...
          Restructuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group...
          Done restructuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group
        Optimizing component csa_tree_alu_popcnt_i_add_1154_39_group...
          Restructuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group...
          Done restructuring (delay-based) csa_tree_alu_popcnt_i_add_1154_39_group
        Optimizing component csa_tree_alu_popcnt_i_add_1154_39_group...
        Early Area Reclamation for csa_tree_alu_popcnt_i_add_1154_39_group_17790 'timing_driven' (slack=37064, area=269)...
          Restructuring (delay-based) add_unsigned_1340_16964...
          Done restructuring (delay-based) add_unsigned_1340_16964
        Optimizing component add_unsigned_1340_16964...
        Early Area Reclamation for add_unsigned_1340_16964 'very_fast' (slack=16872, area=294)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_part_23435...
          Done restructuring (delay-based) cb_part_23435
        Optimizing component cb_part_23435...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
          Restructuring (delay-based) geq_unsigned_15941...
          Done restructuring (delay-based) geq_unsigned_15941
        Optimizing component geq_unsigned_15941...
        Early Area Reclamation for geq_unsigned_15941 'very_fast' (slack=37956, area=250)...
          Restructuring (delay-based) geq_unsigned...
          Done restructuring (delay-based) geq_unsigned
        Optimizing component geq_unsigned...
          Restructuring (delay-based) geq_unsigned...
          Done restructuring (delay-based) geq_unsigned
        Optimizing component geq_unsigned...
          Restructuring (delay-based) gt_unsigned_1530...
          Done restructuring (delay-based) gt_unsigned_1530
        Optimizing component gt_unsigned_1530...
        Early Area Reclamation for gt_unsigned_1530 'very_fast' (slack=37620, area=242)...
          Restructuring (delay-based) gt_unsigned...
          Done restructuring (delay-based) gt_unsigned
        Optimizing component gt_unsigned...
          Restructuring (delay-based) gt_unsigned...
          Done restructuring (delay-based) gt_unsigned
        Optimizing component gt_unsigned...
          Restructuring (delay-based) sub_unsigned_1538...
          Done restructuring (delay-based) sub_unsigned_1538
        Optimizing component sub_unsigned_1538...
        Early Area Reclamation for sub_unsigned_1538 'very_fast' (slack=36746, area=209)...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Restructuring (delay-based) logic partition in riscv_alu_div...
          Done restructuring (delay-based) logic partition in riscv_alu_div
        Optimizing logic partition in riscv_alu_div...
          Restructuring (delay-based) logic partition in riscv_load_store_unit...
          Done restructuring (delay-based) logic partition in riscv_load_store_unit
        Optimizing logic partition in riscv_load_store_unit...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Restructuring (delay-based) spi_slave_cmd_parser...
          Done restructuring (delay-based) spi_slave_cmd_parser
        Optimizing component spi_slave_cmd_parser...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Optimizing logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Restructuring (delay-based) logic partition in apb_uart...
          Done restructuring (delay-based) logic partition in apb_uart
        Optimizing logic partition in apb_uart...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795...
          Done restructuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795
        Optimizing logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_13795...
          Restructuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8
        Optimizing logic partition in spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in adbg_tap_top...
          Done restructuring (delay-based) logic partition in adbg_tap_top
        Optimizing logic partition in adbg_tap_top...
        Distributing super-thread jobs: cb_oseq_23022 cb_oseq_23023
          Sending 'cb_oseq_23022' to server 'localhost_1_8'...
            Sent 'cb_oseq_23022' to server 'localhost_1_8'.
          Sending 'cb_oseq_23023' to server 'localhost_1_9'...
            Sent 'cb_oseq_23023' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Optimizing logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Received 'cb_oseq_23022' from server 'localhost_1_8'. (666 ms elapsed)
          Restructuring (delay-based) cb_oseq_23022...
          Done restructuring (delay-based) cb_oseq_23022
        Optimizing component cb_oseq_23022...
          Received 'cb_oseq_23023' from server 'localhost_1_9'. (711 ms elapsed)
          Restructuring (delay-based) cb_oseq_23023...
          Done restructuring (delay-based) cb_oseq_23023
        Optimizing component cb_oseq_23023...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13707...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_13706...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave
        Optimizing logic partition in axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_13705...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
        Distributing super-thread jobs: cb_oseq_23033
          Sending 'cb_oseq_23033' to server 'localhost_1_8'...
            Sent 'cb_oseq_23033' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755
        Optimizing logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_13755...
          Received 'cb_oseq_23033' from server 'localhost_1_8'. (209 ms elapsed)
          Restructuring (delay-based) cb_oseq_23033...
          Done restructuring (delay-based) cb_oseq_23033
        Optimizing component cb_oseq_23033...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
        Distributing super-thread jobs: cb_part_23104 cb_part_23252
          Sending 'cb_part_23104' to server 'localhost_1_8'...
            Sent 'cb_part_23104' to server 'localhost_1_8'.
          Sending 'cb_part_23252' to server 'localhost_1_9'...
            Sent 'cb_part_23252' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Received 'cb_part_23104' from server 'localhost_1_8'. (142 ms elapsed)
          Restructuring (delay-based) cb_part_23104...
          Done restructuring (delay-based) cb_part_23104
        Optimizing component cb_part_23104...
          Received 'cb_part_23252' from server 'localhost_1_9'. (160 ms elapsed)
          Restructuring (delay-based) cb_part_23252...
          Done restructuring (delay-based) cb_part_23252
        Optimizing component cb_part_23252...
          Restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_13711...
          Done restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_13711
        Optimizing logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_13711...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710...
          Done restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710
        Optimizing logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709...
          Done restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709
        Optimizing logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709...
          Restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4...
          Done restructuring (delay-based) logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4
        Optimizing logic partition in axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Done restructuring (delay-based) logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714
        Optimizing logic partition in axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13714...
          Restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Optimizing logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Restructuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13646...
          Done restructuring (delay-based) logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13646
        Optimizing logic partition in axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13646...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Optimizing logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709...
          Done restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709
        Optimizing logic partition in axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13709...
        Distributing super-thread jobs: cb_oseq_22956 cb_oseq_22955
          Sending 'cb_oseq_22956' to server 'localhost_1_8'...
            Sent 'cb_oseq_22956' to server 'localhost_1_8'.
          Sending 'cb_oseq_22955' to server 'localhost_1_9'...
            Sent 'cb_oseq_22955' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13701...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13700...
          Received 'cb_oseq_22955' from server 'localhost_1_9'. (254 ms elapsed)
          Received 'cb_oseq_22956' from server 'localhost_1_8'. (290 ms elapsed)
          Restructuring (delay-based) cb_oseq_22956...
          Done restructuring (delay-based) cb_oseq_22956
        Optimizing component cb_oseq_22956...
          Restructuring (delay-based) cb_oseq_22955...
          Done restructuring (delay-based) cb_oseq_22955
        Optimizing component cb_oseq_22955...
          Restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Done restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1
        Optimizing logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659...
          Restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13685...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13685
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13685...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13687...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13687
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_13687...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22338...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_22339...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22334...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_22335...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13702...
          Restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710...
          Done restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710
        Optimizing logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_13710...
          Restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Done restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4
        Optimizing logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4...
          Restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_13703...
          Restructuring (delay-based) logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708...
          Restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Done restructuring (delay-based) logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
        Optimizing logic partition in axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2...
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8
        Optimizing logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in cluster_clock_gating...
          Done restructuring (delay-based) logic partition in cluster_clock_gating
        Optimizing logic partition in cluster_clock_gating...
          Restructuring (delay-based) logic partition in clk_rst_gen...
          Done restructuring (delay-based) logic partition in clk_rst_gen
        Optimizing logic partition in clk_rst_gen...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
               Pin                             Type           Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock in_clk)                           launch                                            0 R 
                                         latency                               +1000    1000 R 
top_inst_core_region_i
  CORE.RISCV_CORE
    id_stage_i
      cb_seqi
        prepost_useincr_ex_o_reg/CP                                        200          1000 R 
        prepost_useincr_ex_o_reg/QN      HS65_LLS_SDFPRQNX35       2 15.5   20  +175    1175 R 
        g31140/A                                                                  +0    1175   
        g31140/Z                         HS65_LL_IVX44            15 36.9   17   +17    1193 F 
      cb_seqi/prepost_useincr_ex_o 
    id_stage_i/prepost_useincr_ex_o 
    load_store_unit_i/addr_useincr_ex_i 
      cb_parti3111/addr_useincr_ex_i 
        g3308/B                                                                   +0    1193   
        g3308/Z                          HS65_LL_AND2X4            1  2.4   16   +37    1230 F 
      cb_parti3111/ADD_UNS_OP_B[0] 
      ADD_UNS_OP/B[0] 
        g2400/B0                                                                  +0    1230   
        g2400/CO                         HS65_LL_HA1X4             1  3.7   24   +46    1276 F 
        g2399/CI                                                                  +0    1276   
        g2399/CO                         HS65_LL_FA1X4             1  3.7   32   +80    1356 F 
        g2398/CI                                                                  +0    1356   
        g2398/CO                         HS65_LL_FA1X4             1  3.7   33   +84    1441 F 
        g2397/CI                                                                  +0    1441   
        g2397/CO                         HS65_LL_FA1X4             1  3.7   33   +84    1525 F 
        g2396/CI                                                                  +0    1525   
        g2396/CO                         HS65_LL_FA1X4             1  3.7   33   +84    1609 F 
        g2395/CI                                                                  +0    1609   
        g2395/CO                         HS65_LL_FA1X4             1  3.7   33   +84    1694 F 
        g2394/CI                                                                  +0    1694   
        g2394/CO                         HS65_LL_FA1X4             1  3.7   33   +84    1778 F 
        g2393/CI                                                                  +0    1778   
        g2393/CO                         HS65_LL_FA1X4             1  3.7   33   +84    1862 F 
        g2392/CI                                                                  +0    1862   
        g2392/CO                         HS65_LL_FA1X4             1  3.7   33   +84    1946 F 
        g2391/CI                                                                  +0    1946   
        g2391/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2031 F 
        g2390/CI                                                                  +0    2031   
        g2390/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2115 F 
        g2389/CI                                                                  +0    2115   
        g2389/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2199 F 
        g2388/CI                                                                  +0    2199   
        g2388/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2284 F 
        g2387/CI                                                                  +0    2284   
        g2387/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2368 F 
        g2386/CI                                                                  +0    2368   
        g2386/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2452 F 
        g2385/CI                                                                  +0    2452   
        g2385/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2536 F 
        g2384/CI                                                                  +0    2536   
        g2384/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2621 F 
        g2383/CI                                                                  +0    2621   
        g2383/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2705 F 
        g2382/CI                                                                  +0    2705   
        g2382/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2789 F 
        g2381/CI                                                                  +0    2789   
        g2381/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2874 F 
        g2380/CI                                                                  +0    2874   
        g2380/CO                         HS65_LL_FA1X4             1  3.7   33   +84    2958 F 
        g2379/CI                                                                  +0    2958   
        g2379/CO                         HS65_LL_FA1X4             1  3.7   33   +84    3042 F 
        g2378/CI                                                                  +0    3042   
        g2378/CO                         HS65_LL_FA1X4             1  3.7   33   +84    3127 F 
        g2377/CI                                                                  +0    3127   
        g2377/CO                         HS65_LL_FA1X4             1  3.7   33   +84    3211 F 
        g2376/CI                                                                  +0    3211   
        g2376/CO                         HS65_LL_FA1X4             1  3.7   33   +84    3295 F 
        g2375/CI                                                                  +0    3295   
        g2375/CO                         HS65_LL_FA1X4             1  3.7   33   +84    3380 F 
        g2374/CI                                                                  +0    3380   
        g2374/CO                         HS65_LL_FA1X4             1  3.7   33   +84    3464 F 
        g2373/CI                                                                  +0    3464   
        g2373/CO                         HS65_LL_FA1X4             1  3.7   33   +84    3548 F 
        g2372/CI                                                                  +0    3548   
        g2372/CO                         HS65_LL_FA1X4             1  3.7   33   +84    3632 F 
        g2371/CI                                                                  +0    3632   
        g2371/CO                         HS65_LL_FA1X4             1  3.7   33   +84    3717 F 
        g2370/CI                                                                  +0    3717   
        g2370/CO                         HS65_LL_FA1X4             1  2.0   27   +78    3795 F 
        g2369/C                                                                   +0    3795   
        g2369/Z                          HS65_LLS_XOR3X2           5 14.8  137  +152    3947 F 
      ADD_UNS_OP/Z[31] 
    load_store_unit_i/data_addr_o[31] 
  CORE.RISCV_CORE/data_addr_o[31] 
  cb_parti621/CORE.RISCV_CORE_data_addr_o[11] 
    g1389/B                                                                       +0    3947   
    g1389/Z                              HS65_LL_NOR2X6            1  3.0   46   +59    4006 R 
    g1354/D                                                                       +0    4006   
    g1354/Z                              HS65_LL_NAND4ABX3         1  2.8   47   +43    4049 F 
    g1353/C                                                                       +0    4049   
    g1353/Z                              HS65_LL_NOR4ABX2          2  6.3  135  +100    4149 R 
    g1351/B                                                                       +0    4149   
    g1351/Z                              HS65_LL_NOR2X6            4 11.5   53   +65    4214 F 
  cb_parti621/core2axi_i_data_req_i 
  core2axi_i/data_req_i 
    cb_parti626/data_req_i 
      g682/A                                                                      +0    4214   
      g682/Z                             HS65_LL_AND2X4            4  9.1   38   +70    4284 F 
      g679/A                                                                      +0    4284   
      g679/Z                             HS65_LL_AND2X4            2  4.5   24   +53    4336 F 
      g678/B                                                                      +0    4336   
      g678/Z                             HS65_LL_OR2X9             4 11.6   30   +57    4393 F 
    cb_parti626/master_w_valid 
  core2axi_i/master_w_valid 
  axi_slice_core2axi/axi_slave_w_valid 
    WITH_SLICE.axi_slice_i_w_buffer_i/slave_valid_i 
      cb_parti594/slave_valid_i 
        g1210/A                                                                   +0    4393   
        g1210/Z                          HS65_LL_AND2X4            1  2.3   16   +44    4437 F 
      cb_parti594/buffer_i_cg_cell_en_i 
      buffer_i_cg_cell/en_i 
        cb_seqi/en_i 
          g8/B                                                                    +0    4437   
          g8/Z                           HS65_LL_OR2X9             1  1.8   13   +39    4476 F 
          clk_en_reg/D              <<<  HS65_LL_LDLQX4                           +0    4476   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock in_clk)                           open                                          20000 F 
                                         latency                               +1000   21000 F 
                                         uncertainty                            -500   20500 F 
          clk_en_reg/GN                  borrowed                                 +0   20500   
-----------------------------------------------------------------------------------------------
Timing slack :   16024ps 
Start-point  : top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/cb_seqi/prepost_useincr_ex_o_reg/CP
End-point    : top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_cg_cell/cb_seqi/clk_en_reg/D

 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map               892163        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default               591    16024    40000 

 
Global incremental target info
==============================
Cost Group 'default' target slack:   402 ps
Target path end-point (Pin: top_inst_core_region_i/CORE.RISCV_CORE/core_clock_gate_i/clk_en_reg/D (HS65_LL_LDLQX9/D))

               Pin                             Type          Fanout Load Arrival   
                                                                    (fF)   (ps)    
-----------------------------------------------------------------------------------
(clock in_clk)                      <<<  launch                                0 R 
                                         latency                                   
top_inst_core_region_i
  CORE.RISCV_CORE
    id_stage_i
      cb_seqi
        alu_operator_ex_o_reg[1]/CP                                                
        alu_operator_ex_o_reg[1]/QN      HS65_LLS_DFPSQNX35       1  8.2           
        g31122/A                                                                   
        g31122/Z                         HS65_LL_IVX27           17 48.4           
      cb_seqi/alu_operator_ex_o[1] 
    id_stage_i/alu_operator_ex_o[1] 
    ex_stage_i/alu_operator_i[1] 
      alu_i/operator_i[1] 
        cb_parti11280/operator_i[1] 
          g46214/A                                                                 
          g46214/Z                       HS65_LL_AND2X4           3  8.4           
          g46063/B                                                                 
          g46063/Z                       HS65_LL_NAND2X7          2  5.0           
          g45813/B                                                                 
          g45813/Z                       HS65_LL_AOI212X4         4 13.2           
          g45727/B                                                                 
          g45727/Z                       HS65_LL_NAND2X7          4 12.8           
          g45588/C                                                                 
          g45588/Z                       HS65_LL_NOR3X4           1  3.0           
          g45172/F                                                                 
          g45172/Z                       HS65_LL_AOI312X4         2  5.4           
          g45162/B                                                                 
          g45162/Z                       HS65_LL_AOI21X2          2  4.7           
          g45157/C                                                                 
          g45157/Z                       HS65_LL_CB4I6X9          2  5.1           
          g45156/C                                                                 
          g45156/Z                       HS65_LL_OAI21X3          2  5.4           
          g45119/C                                                                 
          g45119/Z                       HS65_LL_AOI21X2          4 12.7           
          g45095/B                                                                 
          g45095/Z                       HS65_LL_OAI22X6          1  2.2           
          g45039/C                                                                 
          g45039/Z                       HS65_LL_AO112X9          5 14.3           
        cb_parti11280/comparison_result_o 
      alu_i/comparison_result_o 
    ex_stage_i/branch_decision_o 
    id_stage_i/branch_decision_i 
      cb_parti/branch_decision_i 
        g9447/A                                                                    
        g9447/Z                          HS65_LL_AND2X4           5 13.7           
      cb_parti/controller_i_branch_taken_ex_i 
      controller_i/branch_taken_ex_i 
        cb_parti4260/branch_taken_ex_i 
          g5964/C                                                                  
          g5964/Z                        HS65_LL_NOR3AX4          7 18.2           
          g5945/C                                                                  
          g5945/Z                        HS65_LL_OAI21X3          1  2.5           
          g5939/C                                                                  
          g5939/Z                        HS65_LL_OAI21X3          1  2.4           
          g5929/A                                                                  
          g5929/Z                        HS65_LL_OAI12X3          1  3.4           
          g5924/B                                                                  
          g5924/Z                        HS65_LL_AOI22X6          1  3.2           
          g5923/D                                                                  
          g5923/Z                        HS65_LL_OAI112X5         5 14.7           
        cb_parti4260/dbg_trap_o 
      controller_i/dbg_trap_o 
    id_stage_i/dbg_trap_o 
    debug_unit_i/trap_i 
      cb_parti2547/trap_i 
        g5993/C                                                                    
        g5993/Z                          HS65_LL_AOI21X2          2  6.5           
        g5990/B                                                                    
        g5990/Z                          HS65_LL_AOI21X6          9 26.0           
      cb_parti2547/dbg_req_o 
    debug_unit_i/dbg_req_o 
    cb_parti253/debug_unit_i_dbg_req_o 
      g356/D                                                                       
      g356/Z                             HS65_LL_NOR4X4           1  2.6           
      g353/D                                                                       
      g353/Z                             HS65_LL_NAND4ABX3        1  2.5           
    cb_parti253/core_clock_gate_i_en_i 
    core_clock_gate_i/en_i 
      cb_seqi/en_i 
        g8/B                                                                       
        g8/Z                             HS65_LL_OR2X9            1  2.2           
        clk_en_reg/D                <<<  HS65_LL_LDLQX9                            
        clk_en_reg/GN                                                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock in_clk)                           capture                           40000 R 
                                         latency                                   
                                         uncertainty                               
                                         pulse width                               
                                         latch_borrow                              
-----------------------------------------------------------------------------------
Start-point  : top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/cb_seqi/alu_operator_ex_o_reg[1]/CP
End-point    : top_inst_core_region_i/CORE.RISCV_CORE/core_clock_gate_i/cb_seqi/clk_en_reg/D

The global mapper estimates a slack for this path of 18602ps.
 
              Distributing super-thread jobs: cb_seq_22897 cb_seq_22899 cb_seq_23002 cb_seq_22901 cb_seq_22985 mux_ctl_0x_22705
                Sending 'cb_seq_22897' to server 'localhost_1_8'...
                  Sent 'cb_seq_22897' to server 'localhost_1_8'.
                Sending 'cb_seq_22899' to server 'localhost_1_9'...
                  Sent 'cb_seq_22899' to server 'localhost_1_9'.
                Sending 'cb_seq_23002' to server 'localhost_1_10'...
                  Sent 'cb_seq_23002' to server 'localhost_1_10'.
                Sending 'cb_seq_22901' to server 'localhost_1_0'...
                  Sent 'cb_seq_22901' to server 'localhost_1_0'.
                Sending 'cb_seq_22985' to server 'localhost_1_6'...
                  Sent 'cb_seq_22985' to server 'localhost_1_6'.
                Sending 'mux_ctl_0x_22705' to server 'localhost_1_7'...
                  Sent 'mux_ctl_0x_22705' to server 'localhost_1_7'.
                Received 'cb_seq_22985' from server 'localhost_1_6'. (165 ms elapsed)
                Received 'mux_ctl_0x_22705' from server 'localhost_1_7'. (216 ms elapsed)
                Received 'cb_seq_22901' from server 'localhost_1_0'. (321 ms elapsed)
                Received 'cb_seq_23002' from server 'localhost_1_10'. (457 ms elapsed)
                Received 'cb_seq_22899' from server 'localhost_1_9'. (678 ms elapsed)
                Received 'cb_seq_22897' from server 'localhost_1_8'. (1241 ms elapsed)
              Distributing super-thread jobs: cb_seq_22883
                Sending 'cb_seq_22883' to server 'localhost_1_8'...
                  Sent 'cb_seq_22883' to server 'localhost_1_8'.
                Received 'cb_seq_22883' from server 'localhost_1_8'. (183 ms elapsed)
              Distributing super-thread jobs: cb_part_23385
                Sending 'cb_part_23385' to server 'localhost_1_8'...
                  Sent 'cb_part_23385' to server 'localhost_1_8'.
                Received 'cb_part_23385' from server 'localhost_1_8'. (287 ms elapsed)
              Distributing super-thread jobs: cb_oseq_22898
                Sending 'cb_oseq_22898' to server 'localhost_1_8'...
                  Sent 'cb_oseq_22898' to server 'localhost_1_8'.
                Received 'cb_oseq_22898' from server 'localhost_1_8'. (2289 ms elapsed)
              Distributing super-thread jobs: cb_seq_22887
                Sending 'cb_seq_22887' to server 'localhost_1_8'...
                  Sent 'cb_seq_22887' to server 'localhost_1_8'.
                Received 'cb_seq_22887' from server 'localhost_1_8'. (265 ms elapsed)
              Distributing super-thread jobs: cb_part_23296
                Sending 'cb_part_23296' to server 'localhost_1_8'...
                  Sent 'cb_part_23296' to server 'localhost_1_8'.
                Received 'cb_part_23296' from server 'localhost_1_8'. (108 ms elapsed)
              Distributing super-thread jobs: cb_seq_22998
                Sending 'cb_seq_22998' to server 'localhost_1_8'...
                  Sent 'cb_seq_22998' to server 'localhost_1_8'.
                Received 'cb_seq_22998' from server 'localhost_1_8'. (348 ms elapsed)
              Distributing super-thread jobs: cb_part_23306 mult_signed_4382 csa_tree_add_114_70_group_17786 mult_signed_4528
                Sending 'cb_part_23306' to server 'localhost_1_8'...
                  Sent 'cb_part_23306' to server 'localhost_1_8'.
                Sending 'mult_signed_4382' to server 'localhost_1_9'...
                  Sent 'mult_signed_4382' to server 'localhost_1_9'.
                Sending 'csa_tree_add_114_70_group_17786' to server 'localhost_1_10'...
                  Sent 'csa_tree_add_114_70_group_17786' to server 'localhost_1_10'.
                Sending 'mult_signed_4528' to server 'localhost_1_0'...
                  Sent 'mult_signed_4528' to server 'localhost_1_0'.
                Received 'mult_signed_4528' from server 'localhost_1_0'. (381 ms elapsed)
                Received 'csa_tree_add_114_70_group_17786' from server 'localhost_1_10'. (427 ms elapsed)
                Received 'mult_signed_4382' from server 'localhost_1_9'. (627 ms elapsed)
                Received 'cb_part_23306' from server 'localhost_1_8'. (760 ms elapsed)
              Distributing super-thread jobs: cb_seq_23020 cb_seq_23021 cb_seq_22915 cb_seq_22911 cb_seq_23018
                Sending 'cb_seq_23020' to server 'localhost_1_8'...
                  Sent 'cb_seq_23020' to server 'localhost_1_8'.
                Sending 'cb_seq_23021' to server 'localhost_1_9'...
                  Sent 'cb_seq_23021' to server 'localhost_1_9'.
                Sending 'cb_seq_22915' to server 'localhost_1_10'...
                  Sent 'cb_seq_22915' to server 'localhost_1_10'.
                Sending 'cb_seq_22911' to server 'localhost_1_0'...
                  Sent 'cb_seq_22911' to server 'localhost_1_0'.
                Sending 'cb_seq_23018' to server 'localhost_1_6'...
                  Sent 'cb_seq_23018' to server 'localhost_1_6'.
                Received 'cb_seq_23020' from server 'localhost_1_8'. (102 ms elapsed)
                Received 'cb_seq_23021' from server 'localhost_1_9'. (103 ms elapsed)
                Received 'cb_seq_22911' from server 'localhost_1_0'. (111 ms elapsed)
                Received 'cb_seq_23018' from server 'localhost_1_6'. (153 ms elapsed)
                Received 'cb_seq_22915' from server 'localhost_1_10'. (207 ms elapsed)
              Distributing super-thread jobs: cb_oseq_22964 cb_oseq_22999 cb_oseq_23003 cb_part_23053 cb_part_23353 shift_right_vlog_unsigned cb_part_23280
                Sending 'cb_oseq_22964' to server 'localhost_1_8'...
                  Sent 'cb_oseq_22964' to server 'localhost_1_8'.
                Sending 'cb_oseq_22999' to server 'localhost_1_9'...
                  Sent 'cb_oseq_22999' to server 'localhost_1_9'.
                Sending 'cb_oseq_23003' to server 'localhost_1_10'...
                  Sent 'cb_oseq_23003' to server 'localhost_1_10'.
                Sending 'cb_part_23053' to server 'localhost_1_0'...
                  Sent 'cb_part_23053' to server 'localhost_1_0'.
                Sending 'cb_part_23353' to server 'localhost_1_6'...
                  Sent 'cb_part_23353' to server 'localhost_1_6'.
                Sending 'shift_right_vlog_unsigned' to server 'localhost_1_7'...
                  Sent 'shift_right_vlog_unsigned' to server 'localhost_1_7'.
                Received 'cb_oseq_23003' from server 'localhost_1_10'. (154 ms elapsed)
                Sending 'cb_part_23280' to server 'localhost_1_10'...
                  Sent 'cb_part_23280' to server 'localhost_1_10'.
                Received 'cb_oseq_22999' from server 'localhost_1_9'. (191 ms elapsed)
                Received 'shift_right_vlog_unsigned' from server 'localhost_1_7'. (120 ms elapsed)
                Received 'cb_part_23353' from server 'localhost_1_6'. (298 ms elapsed)
                Received 'cb_part_23280' from server 'localhost_1_10'. (216 ms elapsed)
                Received 'cb_part_23053' from server 'localhost_1_0'. (367 ms elapsed)
                Received 'cb_oseq_22964' from server 'localhost_1_8'. (1275 ms elapsed)
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' from area_9Kto12K to area_8Kto9K.
        : The change of wireload model will likely change the design's timing slightly.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from area_9Kto12K to area_8Kto9K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'boot_rom_wrap_DATA_WIDTH32' from area_6Kto7K to area_5Kto6K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' from area_1Kto2K to area_0Kto1K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'riscv_load_store_unit' from area_2Kto3K to area_1Kto2K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from area_30Kto36K to area_24Kto30K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' from area_8Kto9K to area_7Kto8K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' from area_3Kto4K to area_4Kto5K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'riscv_alu_SHARED_INT_DIV0_FPU0' from area_12Kto18K to area_9Kto12K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'boot_code' from area_6Kto7K to area_5Kto6K.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
               Pin                            Type          Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock in_clk)                           launch                                          0 R 
                                         latency                             +1000    1000 R 
top_inst_core_region_i
  CORE.RISCV_CORE
    id_stage_i
      cb_seqi
        prepost_useincr_ex_o_reg/CP                                      200          1000 R 
        prepost_useincr_ex_o_reg/QN      HS65_LL_SDFPRQNX9       2 10.5   34  +166    1166 R 
        g31140/A                                                                +0    1166   
        g31140/Z                         HS65_LL_IVX27          15 33.2   26   +25    1191 F 
      cb_seqi/prepost_useincr_ex_o 
    id_stage_i/prepost_useincr_ex_o 
    load_store_unit_i/addr_useincr_ex_i 
      cb_parti3111/addr_useincr_ex_i 
        g3308/B                                                                 +0    1191   
        g3308/Z                          HS65_LL_AND2X4          1  2.4   17   +41    1232 F 
      cb_parti3111/ADD_UNS_OP_B[0] 
      ADD_UNS_OP/B[0] 
        g2400/B0                                                                +0    1232   
        g2400/CO                         HS65_LL_HA1X4           1  3.7   24   +47    1279 F 
        g2399/CI                                                                +0    1279   
        g2399/CO                         HS65_LL_FA1X4           1  3.7   33   +80    1359 F 
        g2398/CI                                                                +0    1359   
        g2398/CO                         HS65_LL_FA1X4           1  3.7   33   +84    1443 F 
        g2397/CI                                                                +0    1443   
        g2397/CO                         HS65_LL_FA1X4           1  3.7   33   +84    1528 F 
        g2396/CI                                                                +0    1528   
        g2396/CO                         HS65_LL_FA1X4           1  3.7   33   +84    1612 F 
        g2395/CI                                                                +0    1612   
        g2395/CO                         HS65_LL_FA1X4           1  3.7   33   +84    1696 F 
        g2394/CI                                                                +0    1696   
        g2394/CO                         HS65_LL_FA1X4           1  3.7   33   +84    1781 F 
        g2393/CI                                                                +0    1781   
        g2393/CO                         HS65_LL_FA1X4           1  3.7   33   +84    1865 F 
        g2392/CI                                                                +0    1865   
        g2392/CO                         HS65_LL_FA1X4           1  3.7   33   +84    1949 F 
        g2391/CI                                                                +0    1949   
        g2391/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2034 F 
        g2390/CI                                                                +0    2034   
        g2390/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2118 F 
        g2389/CI                                                                +0    2118   
        g2389/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2202 F 
        g2388/CI                                                                +0    2202   
        g2388/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2286 F 
        g2387/CI                                                                +0    2286   
        g2387/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2371 F 
        g2386/CI                                                                +0    2371   
        g2386/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2455 F 
        g2385/CI                                                                +0    2455   
        g2385/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2539 F 
        g2384/CI                                                                +0    2539   
        g2384/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2624 F 
        g2383/CI                                                                +0    2624   
        g2383/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2708 F 
        g2382/CI                                                                +0    2708   
        g2382/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2792 F 
        g2381/CI                                                                +0    2792   
        g2381/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2876 F 
        g2380/CI                                                                +0    2876   
        g2380/CO                         HS65_LL_FA1X4           1  3.7   33   +84    2961 F 
        g2379/CI                                                                +0    2961   
        g2379/CO                         HS65_LL_FA1X4           1  3.7   33   +84    3045 F 
        g2378/CI                                                                +0    3045   
        g2378/CO                         HS65_LL_FA1X4           1  3.7   33   +84    3129 F 
        g2377/CI                                                                +0    3129   
        g2377/CO                         HS65_LL_FA1X4           1  3.7   33   +84    3214 F 
        g2376/CI                                                                +0    3214   
        g2376/CO                         HS65_LL_FA1X4           1  3.7   33   +84    3298 F 
        g2375/CI                                                                +0    3298   
        g2375/CO                         HS65_LL_FA1X4           1  3.7   33   +84    3382 F 
        g2374/CI                                                                +0    3382   
        g2374/CO                         HS65_LL_FA1X4           1  3.7   33   +84    3467 F 
        g2373/CI                                                                +0    3467   
        g2373/CO                         HS65_LL_FA1X4           1  3.7   33   +84    3551 F 
        g2372/CI                                                                +0    3551   
        g2372/CO                         HS65_LL_FA1X4           1  3.7   33   +84    3635 F 
        g2371/CI                                                                +0    3635   
        g2371/CO                         HS65_LL_FA1X4           1  3.7   33   +84    3720 F 
        g2370/CI                                                                +0    3720   
        g2370/CO                         HS65_LL_FA1X4           1  2.0   27   +78    3798 F 
        g2369/C                                                                 +0    3798   
        g2369/Z                          HS65_LLS_XOR3X2         5 14.8  140  +152    3950 F 
      ADD_UNS_OP/Z[31] 
    load_store_unit_i/data_addr_o[31] 
  CORE.RISCV_CORE/data_addr_o[31] 
  cb_parti621/CORE.RISCV_CORE_data_addr_o[11] 
    g1389/B                                                                     +0    3950   
    g1389/Z                              HS65_LL_NOR2X6          1  3.0   46   +60    4010 R 
    g1354/D                                                                     +0    4010   
    g1354/Z                              HS65_LL_NAND4ABX3       1  2.8   47   +43    4053 F 
    g1353/C                                                                     +0    4053   
    g1353/Z                              HS65_LL_NOR4ABX2        2  6.3  135  +100    4153 R 
    g1351/B                                                                     +0    4153   
    g1351/Z                              HS65_LL_NOR2X6          4 11.5   53   +65    4217 F 
  cb_parti621/core2axi_i_data_req_i 
  core2axi_i/data_req_i 
    cb_parti626/data_req_i 
      g682/A                                                                    +0    4217   
      g682/Z                             HS65_LL_AND2X4          4  9.1   38   +70    4288 F 
      g679/A                                                                    +0    4288   
      g679/Z                             HS65_LL_AND2X4          2  4.5   24   +53    4340 F 
      g678/B                                                                    +0    4340   
      g678/Z                             HS65_LL_OR2X9           4 11.6   30   +57    4397 F 
    cb_parti626/master_w_valid 
  core2axi_i/master_w_valid 
  axi_slice_core2axi/axi_slave_w_valid 
    WITH_SLICE.axi_slice_i_w_buffer_i/slave_valid_i 
      cb_parti594/slave_valid_i 
        g1210/A                                                                 +0    4397   
        g1210/Z                          HS65_LL_AND2X4          1  2.3   17   +44    4441 F 
      cb_parti594/buffer_i_cg_cell_en_i 
      buffer_i_cg_cell/en_i 
        cb_seqi/en_i 
          g8/B                                                                  +0    4441   
          g8/Z                           HS65_LL_OR2X9           1  1.8   13   +39    4480 F 
          clk_en_reg/D              <<<  HS65_LL_LDLQX4                         +0    4480   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock in_clk)                           open                                        20000 F 
                                         latency                             +1000   21000 F 
                                         uncertainty                          -500   20500 F 
          clk_en_reg/GN                  borrowed                               +0   20500   
---------------------------------------------------------------------------------------------
Timing slack :   16020ps 
Start-point  : top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/cb_seqi/prepost_useincr_ex_o_reg/CP
End-point    : top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_cg_cell/cb_seqi/clk_en_reg/D

 
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr              882093        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default               402    16020    40000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 156.99 sec
          foreground process active time          : 56.38 sec
          background processes total active time  : 219.71 sec
          approximate speedup                     : 1.76X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------
                            Stats from servers
          servers : localhost_1_6 localhost_1_10 localhost_1_7 localhost_1_8 localhost_1_0 localhost_1_9
          memory_usage (Mb) : 663.69 666.69 658.67 701.66 671.69 673.69
          peak_memory (Mb) : 673.70 672.69 670.68 752.44 682.71 681.70
          Super-thread foreground server peak memory usage (Mb):1105.78
          Super-thread maximum total peak memory usage (Mb)    :5239.7
        ------------------------------------------------------------
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'boot_code_i' in module 'boot_rom_wrap_DATA_WIDTH32' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_din_buffer' in module 'spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'WRITE_DATA_MUX' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'WRITE_DATA_MUX' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_13649' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_13649' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_13650' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13647' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13647' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_13650' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'WRITE_DATA_MUX' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_13649' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_13650' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13647' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13648' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13648' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'RX_IFSB' in module 'uart_receiver' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'RX_MVF' in module 'uart_receiver' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13648' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'RX_BRC' in module 'uart_receiver' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'RR_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_13650' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_RR_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'RR_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'RR_REQ' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_13649' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_RR_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13648' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'AW_ARB_TREE_RR_REQ' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_13647' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'apb_node_wrap_i_apb_node_i' in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_spi_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_i2c_master_APB_BUS_Master_fll_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ARB_TREE.BR_ARB_TREE' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ARB_TREE.BR_ARB_TREE' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ARB_TREE.BR_ARB_TREE' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cg_cell' in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13769' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cg_cell' in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8_13770' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cg_cell' in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MASTER_ID_FIFO_cg_cell' in module 'axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MASTER_ID_FIFO_cg_cell' in module 'axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_13708' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MASTER_ID_FIFO_cg_cell' in module 'axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_clk_mux' in module 'adbg_tap_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'clk_mux_i' in module 'spi_slave_tx' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MASTER_ID_FIFO' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MASTER_ID_FIFO' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13658' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MASTER_ID_FIFO' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_13659' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'genblk1.axi2apb_i' in module 'axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH4_APB_ADDR_WIDTH32_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_apb_master_APB_BUS_Master' would be automatically ungrouped.
          There are 48 hierarchical instances automatically ungrouped.
                            Stats from servers
          servers : localhost_1_6 localhost_1_10 localhost_1_7 localhost_1_8 localhost_1_0 localhost_1_9
          memory_usage (Mb) : 663.69 666.69 658.67 701.66 671.69 673.69
          peak_memory (Mb) : 673.70 672.69 670.68 752.44 682.71 681.70
          Super-thread foreground server peak memory usage (Mb):1105.78
          Super-thread maximum total peak memory usage (Mb)    :5239.7
        ------------------------------------------------------------
        Applying wireload models.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' from area_3Kto4K to area_2Kto3K.
        Computing net loads.
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 315
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 299
                            Stats from servers
          servers : localhost_1_6 localhost_1_10 localhost_1_7 localhost_1_8 localhost_1_0 localhost_1_9
          memory_usage (Mb) : 663.69 666.69 658.67 701.66 671.69 673.69
          peak_memory (Mb) : 673.70 672.69 670.68 752.44 682.71 681.70
          Super-thread foreground server peak memory usage (Mb):1105.78
          Super-thread maximum total peak memory usage (Mb)    :5239.7
        ------------------------------------------------------------
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'top_top'.
        Applying wireload models.
        Computing net loads.



 SYN_OPT 



Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'top_top' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                880042        0         0         0    15956      246
 const_prop               879995        0         0         0    15956      246
 simp_cc_inputs           879876        0         0         0    15956      245
 hi_fo_buf                879876        0         0         0    15956      245

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               879876        0         0         0    15956      245

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_320         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_330         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_230         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_130         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_420         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_310         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_410         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_500         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_120         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 879876        0         0         0    15956      245

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             879903        0         0         0    15900      245
 incr_max_cap             879913        0         0         0    15799      231
 incr_max_cap             879915        0         0         0    15798      231
 incr_max_cap             879917        0         0         0    15798      231

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        30  (        0 /        0 )  0.00
        plc_star        30  (        0 /        0 )  0.00
      drc_buf_sp        79  (        4 /       49 )  0.15
        drc_bufs        63  (        1 /       37 )  0.34
        drc_fopt        25  (        0 /       10 )  0.08
        drc_bufb        25  (        0 /        0 )  0.00
      simple_buf        25  (       13 /       13 )  0.12
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00

 incr_max_fo              880705        0         0         0    15798       23
 incr_max_fo              880797        0         0         0    15798        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        55  (        0 /        0 )  0.00
        plc_star        55  (        0 /        0 )  0.00
      drc_buf_sp       124  (       55 /       69 )  0.52
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 880797        0         0         0    15798        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                880797        0         0         0    15798        0
 undup                    880768        0         0         0    15798        0
 rem_buf                  879875        0         0         0    15798        0
 rem_inv                  879618        0         0         0    15798        0
 merge_bi                 879423        0         0         0    15798        0
 rem_inv_qb               879423        0         0         0    15798        0
 seq_res_area             879012        0         0         0    15798        0
 io_phase                 878988        0         0         0    15798        0
 gate_comp                878967        0         0         0    15798        0
 glob_area                878731        0         0         0    15798        0
 area_down                878618        0         0         0    15798        0
 rem_buf                  878609        0         0         0    15798        0
 rem_inv                  878607        0         0         0    15798        0
 merge_bi                 878606        0         0         0    15798        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        13  (       12 /       12 )  0.10
         rem_buf       248  (      213 /      213 )  0.74
         rem_inv       372  (      160 /      160 )  0.70
        merge_bi       166  (      124 /      124 )  0.72
      rem_inv_qb       258  (        1 /        1 )  0.08
    seq_res_area       387  (       55 /       55 )  48.32
        io_phase       222  (       16 /       16 )  0.29
       gate_comp       244  (       18 /       18 )  1.53
       gcomp_mog        20  (        0 /        0 )  0.98
       glob_area        83  (       35 /       83 )  0.91
       area_down       124  (       50 /       50 )  0.83
  gate_deco_area         0  (        0 /        0 )  0.03
         rem_buf        62  (        4 /        4 )  0.09
         rem_inv       207  (        1 /        1 )  0.20
        merge_bi        39  (        1 /        1 )  0.28
      rem_inv_qb       257  (        0 /        0 )  0.02

Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'mult_signed_4382' from area_5Kto6K to area_4Kto5K.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               878606        0         0         0    15798        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_320         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_330         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_230         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_130         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_420         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_310         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_410         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_500         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_120         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 878606        0         0         0    15798        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        13  (        0 /        0 )  0.00
        plc_star        13  (        0 /        0 )  0.00
        drc_bufs        26  (        0 /       13 )  0.05
        drc_fopt        13  (        0 /        0 )  0.01
        drc_bufb        13  (        0 /        0 )  0.00
      simple_buf        13  (        0 /        0 )  0.02
             dup        13  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        13  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 878606        0         0         0    15798        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                878606        0         0         0    15798        0
 undup                    878591        0         0         0    15798        0
 glob_area                878521        0         0         0    15798        0
 area_down                878511        0         0         0    15798        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         7  (        6 /        6 )  0.06
         rem_buf        58  (        0 /        0 )  0.05
         rem_inv       206  (        0 /        0 )  0.18
        merge_bi        38  (        0 /        0 )  0.24
      rem_inv_qb       257  (        0 /        0 )  0.01
        io_phase       202  (        0 /        0 )  0.22
       gate_comp       226  (        0 /        0 )  1.45
       gcomp_mog        20  (        0 /        0 )  1.02
       glob_area        83  (       21 /       83 )  0.46
       area_down        32  (        8 /        8 )  0.27
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               878511        0         0         0    15798        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 878511        0         0         0    15798        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        13  (        0 /        0 )  0.00
        plc_star        13  (        0 /        0 )  0.00
        drc_bufs        26  (        0 /       13 )  0.05
        drc_fopt        13  (        0 /        0 )  0.01
        drc_bufb        13  (        0 /        0 )  0.00
      simple_buf        13  (        0 /        0 )  0.02
             dup        13  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        13  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'top_top'.
        Applying wireload models.
        Computing net loads.



 EXPORT DESIGN 



Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.



 REPORTING 



Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'top_top'.
        : Use 'report timing -lint' for more information.
