
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.044296                       # Number of seconds simulated
sim_ticks                                 44295670500                       # Number of ticks simulated
final_tick                                44295670500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1387416                       # Simulator instruction rate (inst/s)
host_op_rate                                  2354409                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2189858370                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659516                       # Number of bytes of host memory used
host_seconds                                    20.23                       # Real time elapsed on the host
sim_insts                                    28064131                       # Number of instructions simulated
sim_ops                                      47624120                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             472256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        52032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           52032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             512917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10148531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10661448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        512917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           512917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1174652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1174652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1174652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            512917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10148531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11836100                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4488672                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2193943                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35206216                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         88591341                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    28064131                       # Number of instructions committed
system.cpu.committedOps                      47624120                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47536435                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      772572                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056704                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47536435                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            90177521                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39127118                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22557826                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16666257                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6682610                       # number of memory refs
system.cpu.num_load_insts                     4488668                       # Number of load instructions
system.cpu.num_store_insts                    2193942                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   88591341                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6415420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 86264      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  40654268     85.36%     85.55% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     85.97% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::MemRead                  4488608      9.43%     95.39% # Class of executed instruction
system.cpu.op_class::MemWrite                 2193523      4.61%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47624120                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.210712                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6682615                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36748                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.849761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1005.210712                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.981651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          832                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13401978                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13401978                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4458447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4458447                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2162433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2162433                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       6620880                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6620880                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6620880                       # number of overall hits
system.cpu.dcache.overall_hits::total         6620880                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30225                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        31510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31510                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61735                       # number of overall misses
system.cpu.dcache.overall_misses::total         61735                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1449106000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1449106000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    962667500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    962667500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2411773500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2411773500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2411773500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2411773500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4488672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4488672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2193943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2193943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6682615                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6682615                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6682615                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6682615                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006734                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006734                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009238                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009238                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009238                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47943.953681                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47943.953681                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30551.174230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30551.174230                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39066.550579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39066.550579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39066.550579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39066.550579                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        33143                       # number of writebacks
system.cpu.dcache.writebacks::total             33143                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30225                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        31510                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31510                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61735                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61735                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1418881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1418881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    931157500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    931157500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2350038500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2350038500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2350038500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2350038500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009238                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46943.953681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46943.953681                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29551.174230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29551.174230                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38066.550579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38066.550579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38066.550579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38066.550579                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35724                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.156830                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35206216                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99172.439437                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.156830                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70412787                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70412787                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35205861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35205861                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35205861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35205861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35205861                       # number of overall hits
system.cpu.icache.overall_hits::total        35205861                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57160000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57160000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57160000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57160000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57160000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35206216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35206216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35206216                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35206216                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35206216                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35206216                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 161014.084507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 161014.084507                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 161014.084507                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 161014.084507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 161014.084507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 161014.084507                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     56805000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56805000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     56805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     56805000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56805000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 160014.084507                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 160014.084507                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 160014.084507                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 160014.084507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 160014.084507                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 160014.084507                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   510.338737                       # Cycle average of tags in use
system.l2.tags.total_refs                       94607                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     67316                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.405416                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    435000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      274.946438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.704523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        232.687777                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.537005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.454468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996755                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    263034                       # Number of tag accesses
system.l2.tags.data_accesses                   263034                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        33143                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33143                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             24312                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                24312                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                 65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    65                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data           2079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2079                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                  2144                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2144                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                 2144                       # number of overall hits
system.l2.overall_hits::total                    2144                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data             675                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                675                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6458                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        28146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28146                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               34604                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34959                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data              34604                       # number of overall misses
system.l2.overall_misses::total                 34959                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    611395500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     611395500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56269500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1351714000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1351714000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1963109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2019379000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56269500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1963109500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2019379000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        33143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         24987                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24987                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36748                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37103                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36748                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37103                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.027014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.027014                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.990035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990035                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.931216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.931216                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.941657                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.942215                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.941657                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.942215                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 94672.576649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94672.576649                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 158505.633803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 158505.633803                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 48025.083493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 48025.083493                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 158505.633803                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 56730.710323                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57764.209503                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 158505.633803                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 56730.710323                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57764.209503                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                33957                       # number of writebacks
system.l2.writebacks::total                     33957                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2577                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2577                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          675                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           675                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6458                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        28146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28146                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          34604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34959                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         34604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34959                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      9787500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9787500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    546815500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    546815500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     52719500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52719500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1070254000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1070254000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     52719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1617069500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1669789000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     52719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1617069500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1669789000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.027014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.027014                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.990035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.931216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931216                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.941657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.942215                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.941657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.942215                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        14500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        14500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 84672.576649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84672.576649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 148505.633803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 148505.633803                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 38025.083493                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 38025.083493                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 148505.633803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 46730.710323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47764.209503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 148505.633803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 46730.710323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47764.209503                       # average overall mshr miss latency
system.l2.replacements                          66804                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5591.215726                       # Cycle average of tags in use
system.l3.tags.total_refs                       68916                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      7389                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      9.326837                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    419000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.654146                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        223.637068                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5366.924511                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000080                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.027299                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.655142                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.682521                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6400                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6338                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    145221                       # Number of tag accesses
system.l3.tags.data_accesses                   145221                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        33957                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33957                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 74                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    74                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          27506                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             27506                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 27580                       # number of demand (read+write) hits
system.l3.demand_hits::total                    27580                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                27580                       # number of overall hits
system.l3.overall_hits::total                   27580                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6384                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6384                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          640                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             995                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7024                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7379                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data               7024                       # number of overall misses
system.l3.overall_misses::total                  7379                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    471142500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     471142500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     48637000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    223961000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    272598000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      48637000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     695103500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        743740500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     48637000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    695103500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       743740500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        33957                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33957                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6458                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6458                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        28146                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         28501                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             34604                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                34959                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            34604                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               34959                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.988541                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.988541                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.022739                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.034911                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.202982                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.211076                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.202982                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.211076                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 73800.516917                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 73800.516917                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 137005.633803                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 349939.062500                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 273967.839196                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 137005.633803                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 98961.204442                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 100791.502914                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 137005.633803                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 98961.204442                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 100791.502914                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  813                       # number of writebacks
system.l3.writebacks::total                       813                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data         6384                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6384                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          640                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          995                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7024                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7379                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7024                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7379                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    375382500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    375382500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     43312000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    214361000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    257673000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     43312000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    589743500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    633055500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     43312000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    589743500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    633055500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.988541                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.988541                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.022739                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.034911                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.202982                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.211076                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.202982                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.211076                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 58800.516917                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 58800.516917                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 122005.633803                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 334939.062500                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 258967.839196                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 122005.633803                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 83961.204442                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 85791.502914                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 122005.633803                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 83961.204442                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 85791.502914                       # average overall mshr miss latency
system.l3.replacements                            989                       # number of replacements
system.membus.snoop_filter.tot_requests          8255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                995                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          813                       # Transaction distribution
system.membus.trans_dist::CleanEvict               63                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6384                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6384                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           995                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        15634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        15634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       524288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  524288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7379                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7379    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7379                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11512500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36900500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        97859                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          36096                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        36096                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67100                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           35541                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          24987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30225                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       159194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                159949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4473024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4498624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           66917                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2173248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129007                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.279799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.448902                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92911     72.02%     72.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36096     27.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129007                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           82117500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67615500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        72204                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        37245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            113                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  44295670500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             28501                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        34770                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            2789                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             675                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6458                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6458                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        28501                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       107163                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      4410624                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             989                       # Total snoops (count)
system.tol3bus.snoopTraffic                     52032                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            36623                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003085                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.055462                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  36510     99.69%     99.69% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    113      0.31%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              36623                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          104016000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          87397500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
