// Seed: 487619075
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output supply1 id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  assign module_1.id_13 = 0;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_16 = id_2 == 1;
endmodule
module module_1 #(
    parameter id_0  = 32'd0,
    parameter id_10 = 32'd22,
    parameter id_2  = 32'd20,
    parameter id_4  = 32'd46
) (
    input supply0 _id_0,
    input wor id_1
    , id_8,
    output supply1 _id_2
    , id_9,
    output wire id_3,
    input tri _id_4,
    input tri id_5,
    input wor id_6
);
  assign id_8[id_0] = -1;
  wire [1  ==?  -1 : -1 'b0] _id_10;
  wire [id_4 : -1  !=?  id_4] id_11;
  logic id_12;
  tri id_13;
  wire [1 : id_10  ==  1] id_14;
  wire id_15;
  logic [id_2  &&  id_2 : id_4] id_16;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_12,
      id_16,
      id_16,
      id_11,
      id_11,
      id_13,
      id_16,
      id_15,
      id_13,
      id_13,
      id_14,
      id_11,
      id_11,
      id_15,
      id_12,
      id_15,
      id_13,
      id_13,
      id_14
  );
endmodule
