
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003316                       # Number of seconds simulated
sim_ticks                                  3315700440                       # Number of ticks simulated
final_tick                               574875272592                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81161                       # Simulator instruction rate (inst/s)
host_op_rate                                   111054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 266442                       # Simulator tick rate (ticks/s)
host_mem_usage                               16881824                       # Number of bytes of host memory used
host_seconds                                 12444.34                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1381990338                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         6272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       198016                       # Number of bytes read from this memory
system.physmem.bytes_read::total               204288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        31616                       # Number of bytes written to this memory
system.physmem.bytes_written::total             31616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           49                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1547                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1596                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             247                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  247                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1891606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     59720715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                61612321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1891606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1891606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9535240                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9535240                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9535240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1891606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     59720715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               71147561                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   16                       # Number of system calls
system.switch_cpus.numCycles                  7951321                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2857643                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2490059                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       189092                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1430191                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1379986                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           201300                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5815                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3494874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15862169                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2857643                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1581286                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3359507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          876201                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         347597                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1718645                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         90783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7887869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.318687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.292889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4528362     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           600207      7.61%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           295195      3.74%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           220452      2.79%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           183018      2.32%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           157783      2.00%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            55048      0.70%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           196160      2.49%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1651644     20.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7887869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.359392                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.994910                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3619494                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        324023                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3244855                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         16514                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         682978                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       314135                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2915                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17734873                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4693                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         682978                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3770434                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          138848                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        43209                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3109122                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        143273                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17175447                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            20                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          71360                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         59327                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     22753229                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      78213700                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     78213700                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14914606                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          7838542                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2178                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1176                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            366727                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2618745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       599591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         7961                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       233880                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16148560                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13768412                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        17857                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4656355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     12681868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7887869                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.745517                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.855491                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2820825     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1670714     21.18%     56.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       871021     11.04%     67.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1001065     12.69%     80.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       735818      9.33%     90.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       476419      6.04%     96.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       203885      2.58%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        61192      0.78%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        46930      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7887869                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           58569     72.93%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          12751     15.88%     88.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          8989     11.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10810605     78.52%     78.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109984      0.80%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc          999      0.01%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2352317     17.08%     96.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       494507      3.59%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13768412                       # Type of FU issued
system.switch_cpus.iq.rate                   1.731588                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               80309                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005833                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35522858                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     20807230                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13288894                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13848721                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        23392                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       733965                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       156810                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         682978                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           78127                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          7209                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16150754                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        62562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2618745                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       599591                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1156                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4080                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        95508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       112006                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       207514                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13468778                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2251283                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       299633                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2733279                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2017430                       # Number of branches executed
system.switch_cpus.iew.exec_stores             481996                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.693904                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13314178                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13288894                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8002907                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          19732613                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.671281                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.405568                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11377317                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      4773528                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       187324                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7204891                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.579110                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.289628                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3365010     46.70%     46.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1535136     21.31%     68.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       836063     11.60%     79.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       305918      4.25%     83.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       263651      3.66%     87.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       117687      1.63%     89.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       282307      3.92%     93.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        77532      1.08%     94.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       421587      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7204891                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11377317                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2327558                       # Number of memory references committed
system.switch_cpus.commit.loads               1884777                       # Number of loads committed
system.switch_cpus.commit.membars                1030                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779484                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9936998                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       155200                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        421587                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             22933941                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            32985630                       # The number of ROB writes
system.switch_cpus.timesIdled                    3373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   63452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11377317                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.795132                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.795132                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.257653                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.257653                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62348334                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17449816                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18284826                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2076                       # number of misc regfile writes
system.l2.replacements                           1594                       # number of replacements
system.l2.tagsinuse                       8190.596524                       # Cycle average of tags in use
system.l2.total_refs                           208031                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9784                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.262367                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           194.489874                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      43.548800                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     782.404968                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            7170.152882                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023741                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.005316                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.095508                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.875263                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999829                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4087                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4090                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1113                       # number of Writeback hits
system.l2.Writeback_hits::total                  1113                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    48                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4135                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4138                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4135                       # number of overall hits
system.l2.overall_hits::total                    4138                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           49                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1547                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1596                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1547                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1596                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           49                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1547                       # number of overall misses
system.l2.overall_misses::total                  1596                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2728403                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     62636778                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        65365181                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2728403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     62636778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         65365181                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2728403                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     62636778                       # number of overall miss cycles
system.l2.overall_miss_latency::total        65365181                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5686                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1113                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1113                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                48                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5734                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5734                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.942308                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.274583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.280689                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.942308                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.272263                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.278340                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.942308                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.272263                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.278340                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 55681.693878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 40489.190692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 40955.627193                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 55681.693878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 40489.190692                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 40955.627193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 55681.693878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 40489.190692                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 40955.627193                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  247                       # number of writebacks
system.l2.writebacks::total                       247                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1547                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1596                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1596                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1596                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2447056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     53629991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     56077047                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2447056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     53629991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     56077047                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2447056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     53629991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     56077047                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.942308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.274583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.280689                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.942308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.272263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.278340                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.942308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.272263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.278340                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 49939.918367                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 34667.091791                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 35135.994361                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 49939.918367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 34667.091791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 35135.994361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 49939.918367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 34667.091791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35135.994361                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.tagsinuse                560.768409                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001751502                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    570                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1757458.775439                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    46.479284                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     514.289125                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.074486                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.824181                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.898667                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1718583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1718583                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1718583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1718583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1718583                       # number of overall hits
system.cpu.icache.overall_hits::total         1718583                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           62                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            62                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           62                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           62                       # number of overall misses
system.cpu.icache.overall_misses::total            62                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3736412                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3736412                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3736412                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3736412                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3736412                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3736412                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1718645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1718645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1718645                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1718645                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1718645                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1718645                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 60264.709677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60264.709677                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 60264.709677                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60264.709677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 60264.709677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60264.709677                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3257785                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3257785                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3257785                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3257785                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3257785                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3257785                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62649.711538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62649.711538                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 62649.711538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62649.711538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 62649.711538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62649.711538                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5682                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223023362                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5938                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               37558.666554                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   199.955526                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      56.044474                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.781076                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.218924                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2048539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2048539                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       440420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         440420                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1127                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1127                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1038                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1038                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2488959                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2488959                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2488959                       # number of overall hits
system.cpu.dcache.overall_hits::total         2488959                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        17072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17072                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        17216                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        17216                       # number of overall misses
system.cpu.dcache.overall_misses::total         17216                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    566120454                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    566120454                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      5054776                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5054776                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    571175230                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    571175230                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    571175230                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    571175230                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2065611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2065611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1038                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1038                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2506175                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2506175                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2506175                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2506175                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008265                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000327                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006869                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 33160.757615                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33160.757615                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 35102.611111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35102.611111                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 33176.999884                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33176.999884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 33176.999884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33176.999884                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1113                       # number of writebacks
system.cpu.dcache.writebacks::total              1113                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        11438                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11438                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           96                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           96                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        11534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        11534                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11534                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5634                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5682                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5682                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     98195002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     98195002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1169736                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1169736                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     99364738                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     99364738                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     99364738                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     99364738                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002267                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 17429.002840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17429.002840                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24369.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24369.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17487.634284                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17487.634284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17487.634284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17487.634284                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
