<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Day 11.2: UART TX Architecture — Accelerated HDL for Digital System Design</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/theme/white.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/vs2015.min.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&family=JetBrains+Mono:wght@400;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="../../theme/ucf-hdl.css">
    <style>
        .two-col { display: flex; gap: 2em; }
        .two-col .col { flex: 1; }
        .panel { padding: 1em; border-radius: 8px; }
        .panel-sw { background: #F3E5F5; border: 2px solid #9C27B0; }
        .panel-hw { background: #E3F2FD; border: 2px solid #1565C0; }
        .panel-good { background: #E8F5E9; border: 2px solid #2E7D32; }
        .panel-bad { background: #FFEBEE; border: 2px solid #C62828; }
        .panel-neutral { background: #FFF8E1; border: 2px solid #F9A825; }
        .check { color: #2E7D32; font-weight: 700; }
        .cross { color: #C62828; font-weight: 700; }
    </style>
</head>
<body>
<div class="reveal">
<div class="slides">

<!-- TITLE SLIDE -->
<section class="title-slide" data-background-color="#000000">
    <div style="margin-bottom:1em;">
        <span style="color:#FFC904;font-weight:700;font-size:0.6em;letter-spacing:0.15em;text-transform:uppercase;">
            Day 11 · UART Transmitter
        </span>
    </div>
    <h1 style="color:#FFC904;border-bottom:none;font-size:2.2em;">UART TX Architecture</h1>
    <p class="subtitle" style="color:#E8E8E4;">Video 2 of 4 · ~15 minutes</p>
    <p class="course-info" style="color:#888;">UCF · Department of ECE</p>
</section>

<section>
    <h2>Decomposition: FSM + Datapath</h2>
    <pre style="font-family:monospace;font-size:0.5em;text-align:center;background:none;border:none;box-shadow:none;color:#333;">
  ┌─────────────────────────────────────────────┐
  │            UART TX Module                    │
  │                                              │
  │  i_valid ──►┌──────────┐                     │
  │  i_data ───►│   FSM    │──► baud_en          │
  │             │ (control)│──► shift_en          │
  │             │          │──► load_en           │
  │  o_busy ◄──│          │                     │
  │             └──────────┘                     │
  │                  │                           │
  │                  ▼                           │
  │             ┌──────────┐                     │
  │             │ Shift Reg│──► o_tx             │
  │             │ (PISO)   │                     │
  │             └──────────┘                     │
  │             ┌──────────┐                     │
  │             │Baud Cntr │──► baud_tick        │
  │             └──────────┘                     │
  └─────────────────────────────────────────────┘
    </pre>
    <p class="fragment" style="font-size:0.75em;text-align:center;">Three parts you already know: FSM (Day 7) + PISO shift register (Day 5) + modulo-N counter (Day 5).</p>
    <aside class="notes">The UART TX decomposes into three parts you already know how to build. An FSM for control, a PISO shift register for the data, and a modulo-N counter for the baud rate. This is where everything comes together.</aside>
</section>
<section>
    <h2>FSM States</h2>
    <pre style="font-family:monospace;font-size:0.55em;text-align:center;background:none;border:none;box-shadow:none;color:#333;">
    ┌──────┐  i_valid   ┌───────┐  baud_tick   ┌──────┐
    │ IDLE │───────────►│ START │──────────────►│ DATA │
    │      │            │       │               │      │
    └──────┘            └───────┘               └──┬───┘
       ▲                                           │
       │              ┌──────┐   baud_tick         │ 8 bits sent
       └──────────────│ STOP │◄────────────────────┘
                      │      │
                      └──────┘
    </pre>
    <div style="font-size:0.8em;margin-top:0.5em;">
        <p class="fragment"><strong>IDLE:</strong> TX line high. Wait for <code>i_valid</code>.</p>
        <p class="fragment"><strong>START:</strong> TX line low for one bit period.</p>
        <p class="fragment"><strong>DATA:</strong> Shift out 8 bits, one per baud tick.</p>
        <p class="fragment"><strong>STOP:</strong> TX line high for one bit period. Return to IDLE.</p>
    </div>
    <aside class="notes">Four states. IDLE waits for valid data. START drives the line low for one bit period. DATA shifts out 8 bits. STOP drives the line high. Then back to IDLE, ready for the next byte.</aside>
</section>
<section>
    <h2>Handshake Protocol</h2>
    <pre class="synth"><code class="language-verilog">// Producer side (top module):
if (!o_busy) begin
    i_valid <= 1'b1;   // assert valid when ready
    i_data  <= 8'h48;  // 'H'
end

// Inside UART TX:
// When i_valid seen in IDLE → latch data, go to START
// o_busy high during START/DATA/STOP</code></pre>
    <div class="fragment callout" style="font-size:0.75em;">
        <strong>Valid/busy handshake:</strong> Producer asserts <code>i_valid</code> for one cycle. TX latches data and asserts <code>o_busy</code> until the byte is fully sent. Producer must wait for <code>!o_busy</code> before sending next byte.
    </div>
    <aside class="notes">The handshake: the producer asserts i_valid when it has data and the TX isn't busy. The TX latches the data, asserts busy, and sends the byte. The producer waits for not-busy before the next byte.</aside>
</section>
<section>
    <h2>Key Takeaways</h2>
    <div style="margin-top:0.5em;">
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">①</span>&ensp;UART TX = FSM + PISO shift register + baud counter.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">②</span>&ensp;Four states: IDLE → START → DATA (×8) → STOP → IDLE.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">③</span>&ensp;Valid/busy handshake between producer and TX module.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">④</span>&ensp;Everything is a module you've already built. This is integration.
        </p>
    </div>
</section>
<section data-background-color="#000000">
    <div style="text-align:center;">
        <p style="color:#FFC904;font-size:0.7em;font-weight:600;letter-spacing:0.1em;text-transform:uppercase;">Up Next</p>
        <h2 style="color:#FFFFFF;font-size:1.8em;">Implementation Walk-Through</h2>
        <p style="color:#E8E8E4;font-size:0.8em;margin-top:0.5em;">Video 3 of 4 · ~12 minutes</p>
        <p style="color:#888;font-size:0.6em;margin-top:2em;">The complete UART TX module — line by line.</p>
    </div>
</section>


</div></div>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/highlight/highlight.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/notes/notes.min.js"></script>
<script>
Reveal.initialize({
    hash: true, slideNumber: 'c/t', showSlideNumber: 'all',
    width: 1280, height: 720, margin: 0.04,
    transition: 'slide', transitionSpeed: 'default', backgroundTransition: 'fade',
    plugins: [ RevealHighlight, RevealNotes ],
});
</script>
</body>
</html>