{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711078177930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711078177930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 20:29:37 2024 " "Processing started: Thu Mar 21 20:29:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711078177930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711078177930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711078177930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711078178366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711078178366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 1 1 " "Found 1 design units, including 1 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711078189080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711078189080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3bit_8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3bit_8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3bit_8to1 " "Found entity 1: mux_3bit_8to1" {  } { { "mux_3bit_8to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/mux_3bit_8to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711078189081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711078189081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file char_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/char_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711078189083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711078189083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711078189110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_8to1 mux_3bit_8to1:U0 " "Elaborating entity \"mux_3bit_8to1\" for hierarchy \"mux_3bit_8to1:U0\"" {  } { { "part6.v" "U0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/part6.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711078189111 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_3bit_8to1.v(8) " "Verilog HDL Case Statement warning at mux_3bit_8to1.v(8): incomplete case statement has no default case item" {  } { { "mux_3bit_8to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/mux_3bit_8to1.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711078189112 "|part6|mux_3bit_8to1:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M mux_3bit_8to1.v(6) " "Verilog HDL Always Construct warning at mux_3bit_8to1.v(6): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_3bit_8to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/mux_3bit_8to1.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711078189112 "|part6|mux_3bit_8to1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] mux_3bit_8to1.v(6) " "Inferred latch for \"M\[0\]\" at mux_3bit_8to1.v(6)" {  } { { "mux_3bit_8to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/mux_3bit_8to1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711078189112 "|part6|mux_3bit_8to1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] mux_3bit_8to1.v(6) " "Inferred latch for \"M\[1\]\" at mux_3bit_8to1.v(6)" {  } { { "mux_3bit_8to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/mux_3bit_8to1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711078189112 "|part6|mux_3bit_8to1:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] mux_3bit_8to1.v(6) " "Inferred latch for \"M\[2\]\" at mux_3bit_8to1.v(6)" {  } { { "mux_3bit_8to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/mux_3bit_8to1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711078189112 "|part6|mux_3bit_8to1:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:H0 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:H0\"" {  } { { "part6.v" "H0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/part6.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711078189113 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711078189589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_3bit_8to1:U0\|M\[1\] " "Latch mux_3bit_8to1:U0\|M\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "part6.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/part6.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711078189594 ""}  } { { "mux_3bit_8to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/mux_3bit_8to1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711078189594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_3bit_8to1:U0\|M\[2\] " "Latch mux_3bit_8to1:U0\|M\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "part6.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/part6.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711078189594 ""}  } { { "mux_3bit_8to1.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab1/part_6/mux_3bit_8to1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711078189594 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711078189699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711078190247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711078190247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711078190298 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711078190298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711078190298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711078190298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711078190325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 20:29:50 2024 " "Processing ended: Thu Mar 21 20:29:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711078190325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711078190325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711078190325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711078190325 ""}
