// Seed: 211195183
`define pp_4 0
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3
    , id_4
);
  assign id_0 = 1 - id_3 && id_4 ? id_1 : 1 == id_1 ? id_2 : 1;
endmodule
