Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5d4f98c80954cda802b47ff9a4892f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.edge_detector
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
