// Seed: 3950614970
module module_0 (
    output tri0 id_0,
    input  wand id_1
);
  assign id_0 = id_1;
  bit id_3;
  always @(*) begin : LABEL_0
    $unsigned(15);
    ;
    id_3 <= 1'd0;
  end
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input wor id_5,
    input supply0 id_6,
    input wor id_7
    , id_15,
    output tri1 id_8,
    output tri id_9,
    input wire id_10,
    input wor id_11,
    input tri id_12,
    output supply0 id_13
);
  initial $signed(37);
  ;
  module_0 modCall_1 (
      id_8,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
