// Seed: 3851871522
`timescale 1ps / 1ps
module module_0;
  logic id_0 = 1 ? 1 : 1 * 1 + id_0;
  type_5(
      id_1 & id_2, 1, 1
  );
  logic id_3 = id_1;
endmodule
