// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/16/2021 12:23:50"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pwm_mejorado (
	clk,
	reset,
	ciclo,
	pwm_out);
input 	clk;
input 	reset;
input 	[8:0] ciclo;
output 	pwm_out;

// Design Ports Information
// pwm_out	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ciclo[8]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ciclo[7]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ciclo[6]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ciclo[5]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ciclo[4]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ciclo[3]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ciclo[2]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ciclo[1]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ciclo[0]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pwm_out~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \ciclo[7]~input_o ;
wire \Q_reg[0]~21_combout ;
wire \reset~input_o ;
wire \timer0|Add0~0_combout ;
wire \timer0|Q_next[0]~5_combout ;
wire \timer0|Add0~1 ;
wire \timer0|Add0~2_combout ;
wire \timer0|Add0~3 ;
wire \timer0|Add0~4_combout ;
wire \timer0|Add0~5 ;
wire \timer0|Add0~6_combout ;
wire \timer0|Add0~7 ;
wire \timer0|Add0~8_combout ;
wire \timer0|Q_next[4]~4_combout ;
wire \timer0|Add0~9 ;
wire \timer0|Add0~10_combout ;
wire \timer0|Add0~11 ;
wire \timer0|Add0~12_combout ;
wire \timer0|Equal0~2_combout ;
wire \timer0|Equal0~3_combout ;
wire \timer0|Add0~13 ;
wire \timer0|Add0~14_combout ;
wire \timer0|Add0~15 ;
wire \timer0|Add0~16_combout ;
wire \timer0|Q_next[8]~3_combout ;
wire \timer0|Add0~17 ;
wire \timer0|Add0~19 ;
wire \timer0|Add0~20_combout ;
wire \timer0|Q_next[10]~1_combout ;
wire \timer0|Add0~21 ;
wire \timer0|Add0~22_combout ;
wire \timer0|Add0~23 ;
wire \timer0|Add0~24_combout ;
wire \timer0|Add0~25 ;
wire \timer0|Add0~26_combout ;
wire \timer0|Q_next[13]~0_combout ;
wire \timer0|Add0~27 ;
wire \timer0|Add0~28_combout ;
wire \timer0|Equal0~0_combout ;
wire \timer0|Add0~18_combout ;
wire \timer0|Q_next[9]~2_combout ;
wire \timer0|Equal0~1_combout ;
wire \timer0|Equal0~4_combout ;
wire \Q_reg[1]~7_combout ;
wire \Q_reg[1]~8 ;
wire \Q_reg[2]~9_combout ;
wire \Q_reg[2]~10 ;
wire \Q_reg[3]~11_combout ;
wire \Q_reg[3]~12 ;
wire \Q_reg[4]~13_combout ;
wire \Q_reg[4]~14 ;
wire \Q_reg[5]~15_combout ;
wire \Q_reg[5]~feeder_combout ;
wire \Q_reg[5]~16 ;
wire \Q_reg[6]~17_combout ;
wire \Q_reg[6]~18 ;
wire \Q_reg[7]~19_combout ;
wire \Q_reg[7]~feeder_combout ;
wire \ciclo[6]~input_o ;
wire \ciclo[5]~input_o ;
wire \ciclo[4]~input_o ;
wire \ciclo[3]~input_o ;
wire \ciclo[2]~input_o ;
wire \ciclo[1]~input_o ;
wire \ciclo[0]~input_o ;
wire \LessThan0~1_cout ;
wire \LessThan0~3_cout ;
wire \LessThan0~5_cout ;
wire \LessThan0~7_cout ;
wire \LessThan0~9_cout ;
wire \LessThan0~11_cout ;
wire \LessThan0~13_cout ;
wire \LessThan0~14_combout ;
wire \ciclo[8]~input_o ;
wire \LessThan0~16_combout ;
wire \d_reg~q ;
wire [14:0] \timer0|Q_reg ;
wire [7:0] Q_reg;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \pwm_out~output (
	.i(\d_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pwm_out~output_o ),
	.obar());
// synopsys translate_off
defparam \pwm_out~output .bus_hold = "false";
defparam \pwm_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \ciclo[7]~input (
	.i(ciclo[7]),
	.ibar(gnd),
	.o(\ciclo[7]~input_o ));
// synopsys translate_off
defparam \ciclo[7]~input .bus_hold = "false";
defparam \ciclo[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \Q_reg[0]~21 (
// Equation(s):
// \Q_reg[0]~21_combout  = !Q_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(Q_reg[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Q_reg[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Q_reg[0]~21 .lut_mask = 16'h0F0F;
defparam \Q_reg[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N2
cycloneive_lcell_comb \timer0|Add0~0 (
// Equation(s):
// \timer0|Add0~0_combout  = \timer0|Q_reg [0] $ (VCC)
// \timer0|Add0~1  = CARRY(\timer0|Q_reg [0])

	.dataa(\timer0|Q_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\timer0|Add0~0_combout ),
	.cout(\timer0|Add0~1 ));
// synopsys translate_off
defparam \timer0|Add0~0 .lut_mask = 16'h55AA;
defparam \timer0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneive_lcell_comb \timer0|Q_next[0]~5 (
// Equation(s):
// \timer0|Q_next[0]~5_combout  = (\timer0|Add0~0_combout  & (((!\timer0|Equal0~3_combout ) # (!\timer0|Equal0~0_combout )) # (!\timer0|Equal0~1_combout )))

	.dataa(\timer0|Equal0~1_combout ),
	.datab(\timer0|Add0~0_combout ),
	.datac(\timer0|Equal0~0_combout ),
	.datad(\timer0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\timer0|Q_next[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Q_next[0]~5 .lut_mask = 16'h4CCC;
defparam \timer0|Q_next[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N11
dffeas \timer0|Q_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\timer0|Q_next[0]~5_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[0] .is_wysiwyg = "true";
defparam \timer0|Q_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N4
cycloneive_lcell_comb \timer0|Add0~2 (
// Equation(s):
// \timer0|Add0~2_combout  = (\timer0|Q_reg [1] & (!\timer0|Add0~1 )) # (!\timer0|Q_reg [1] & ((\timer0|Add0~1 ) # (GND)))
// \timer0|Add0~3  = CARRY((!\timer0|Add0~1 ) # (!\timer0|Q_reg [1]))

	.dataa(gnd),
	.datab(\timer0|Q_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~1 ),
	.combout(\timer0|Add0~2_combout ),
	.cout(\timer0|Add0~3 ));
// synopsys translate_off
defparam \timer0|Add0~2 .lut_mask = 16'h3C3F;
defparam \timer0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N5
dffeas \timer0|Q_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[1] .is_wysiwyg = "true";
defparam \timer0|Q_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N6
cycloneive_lcell_comb \timer0|Add0~4 (
// Equation(s):
// \timer0|Add0~4_combout  = (\timer0|Q_reg [2] & (\timer0|Add0~3  $ (GND))) # (!\timer0|Q_reg [2] & (!\timer0|Add0~3  & VCC))
// \timer0|Add0~5  = CARRY((\timer0|Q_reg [2] & !\timer0|Add0~3 ))

	.dataa(\timer0|Q_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~3 ),
	.combout(\timer0|Add0~4_combout ),
	.cout(\timer0|Add0~5 ));
// synopsys translate_off
defparam \timer0|Add0~4 .lut_mask = 16'hA50A;
defparam \timer0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N7
dffeas \timer0|Q_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[2] .is_wysiwyg = "true";
defparam \timer0|Q_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N8
cycloneive_lcell_comb \timer0|Add0~6 (
// Equation(s):
// \timer0|Add0~6_combout  = (\timer0|Q_reg [3] & (!\timer0|Add0~5 )) # (!\timer0|Q_reg [3] & ((\timer0|Add0~5 ) # (GND)))
// \timer0|Add0~7  = CARRY((!\timer0|Add0~5 ) # (!\timer0|Q_reg [3]))

	.dataa(gnd),
	.datab(\timer0|Q_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~5 ),
	.combout(\timer0|Add0~6_combout ),
	.cout(\timer0|Add0~7 ));
// synopsys translate_off
defparam \timer0|Add0~6 .lut_mask = 16'h3C3F;
defparam \timer0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N9
dffeas \timer0|Q_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[3] .is_wysiwyg = "true";
defparam \timer0|Q_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N10
cycloneive_lcell_comb \timer0|Add0~8 (
// Equation(s):
// \timer0|Add0~8_combout  = (\timer0|Q_reg [4] & (\timer0|Add0~7  $ (GND))) # (!\timer0|Q_reg [4] & (!\timer0|Add0~7  & VCC))
// \timer0|Add0~9  = CARRY((\timer0|Q_reg [4] & !\timer0|Add0~7 ))

	.dataa(gnd),
	.datab(\timer0|Q_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~7 ),
	.combout(\timer0|Add0~8_combout ),
	.cout(\timer0|Add0~9 ));
// synopsys translate_off
defparam \timer0|Add0~8 .lut_mask = 16'hC30C;
defparam \timer0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \timer0|Q_next[4]~4 (
// Equation(s):
// \timer0|Q_next[4]~4_combout  = (\timer0|Add0~8_combout  & (((!\timer0|Equal0~1_combout ) # (!\timer0|Equal0~0_combout )) # (!\timer0|Equal0~3_combout )))

	.dataa(\timer0|Equal0~3_combout ),
	.datab(\timer0|Equal0~0_combout ),
	.datac(\timer0|Equal0~1_combout ),
	.datad(\timer0|Add0~8_combout ),
	.cin(gnd),
	.combout(\timer0|Q_next[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Q_next[4]~4 .lut_mask = 16'h7F00;
defparam \timer0|Q_next[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \timer0|Q_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Q_next[4]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[4] .is_wysiwyg = "true";
defparam \timer0|Q_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
cycloneive_lcell_comb \timer0|Add0~10 (
// Equation(s):
// \timer0|Add0~10_combout  = (\timer0|Q_reg [5] & (!\timer0|Add0~9 )) # (!\timer0|Q_reg [5] & ((\timer0|Add0~9 ) # (GND)))
// \timer0|Add0~11  = CARRY((!\timer0|Add0~9 ) # (!\timer0|Q_reg [5]))

	.dataa(\timer0|Q_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~9 ),
	.combout(\timer0|Add0~10_combout ),
	.cout(\timer0|Add0~11 ));
// synopsys translate_off
defparam \timer0|Add0~10 .lut_mask = 16'h5A5F;
defparam \timer0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N13
dffeas \timer0|Q_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[5] .is_wysiwyg = "true";
defparam \timer0|Q_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N14
cycloneive_lcell_comb \timer0|Add0~12 (
// Equation(s):
// \timer0|Add0~12_combout  = (\timer0|Q_reg [6] & (\timer0|Add0~11  $ (GND))) # (!\timer0|Q_reg [6] & (!\timer0|Add0~11  & VCC))
// \timer0|Add0~13  = CARRY((\timer0|Q_reg [6] & !\timer0|Add0~11 ))

	.dataa(gnd),
	.datab(\timer0|Q_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~11 ),
	.combout(\timer0|Add0~12_combout ),
	.cout(\timer0|Add0~13 ));
// synopsys translate_off
defparam \timer0|Add0~12 .lut_mask = 16'hC30C;
defparam \timer0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N15
dffeas \timer0|Q_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[6] .is_wysiwyg = "true";
defparam \timer0|Q_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \timer0|Equal0~2 (
// Equation(s):
// \timer0|Equal0~2_combout  = (\timer0|Q_reg [4] & (!\timer0|Q_reg [5] & (!\timer0|Q_reg [3] & !\timer0|Q_reg [6])))

	.dataa(\timer0|Q_reg [4]),
	.datab(\timer0|Q_reg [5]),
	.datac(\timer0|Q_reg [3]),
	.datad(\timer0|Q_reg [6]),
	.cin(gnd),
	.combout(\timer0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~2 .lut_mask = 16'h0002;
defparam \timer0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \timer0|Equal0~3 (
// Equation(s):
// \timer0|Equal0~3_combout  = (!\timer0|Q_reg [2] & (!\timer0|Q_reg [0] & (!\timer0|Q_reg [1] & \timer0|Equal0~2_combout )))

	.dataa(\timer0|Q_reg [2]),
	.datab(\timer0|Q_reg [0]),
	.datac(\timer0|Q_reg [1]),
	.datad(\timer0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\timer0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~3 .lut_mask = 16'h0100;
defparam \timer0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
cycloneive_lcell_comb \timer0|Add0~14 (
// Equation(s):
// \timer0|Add0~14_combout  = (\timer0|Q_reg [7] & (!\timer0|Add0~13 )) # (!\timer0|Q_reg [7] & ((\timer0|Add0~13 ) # (GND)))
// \timer0|Add0~15  = CARRY((!\timer0|Add0~13 ) # (!\timer0|Q_reg [7]))

	.dataa(gnd),
	.datab(\timer0|Q_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~13 ),
	.combout(\timer0|Add0~14_combout ),
	.cout(\timer0|Add0~15 ));
// synopsys translate_off
defparam \timer0|Add0~14 .lut_mask = 16'h3C3F;
defparam \timer0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N17
dffeas \timer0|Q_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[7] .is_wysiwyg = "true";
defparam \timer0|Q_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
cycloneive_lcell_comb \timer0|Add0~16 (
// Equation(s):
// \timer0|Add0~16_combout  = (\timer0|Q_reg [8] & (\timer0|Add0~15  $ (GND))) # (!\timer0|Q_reg [8] & (!\timer0|Add0~15  & VCC))
// \timer0|Add0~17  = CARRY((\timer0|Q_reg [8] & !\timer0|Add0~15 ))

	.dataa(\timer0|Q_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~15 ),
	.combout(\timer0|Add0~16_combout ),
	.cout(\timer0|Add0~17 ));
// synopsys translate_off
defparam \timer0|Add0~16 .lut_mask = 16'hA50A;
defparam \timer0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \timer0|Q_next[8]~3 (
// Equation(s):
// \timer0|Q_next[8]~3_combout  = (\timer0|Add0~16_combout  & (((!\timer0|Equal0~1_combout ) # (!\timer0|Equal0~0_combout )) # (!\timer0|Equal0~3_combout )))

	.dataa(\timer0|Equal0~3_combout ),
	.datab(\timer0|Equal0~0_combout ),
	.datac(\timer0|Equal0~1_combout ),
	.datad(\timer0|Add0~16_combout ),
	.cin(gnd),
	.combout(\timer0|Q_next[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Q_next[8]~3 .lut_mask = 16'h7F00;
defparam \timer0|Q_next[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N9
dffeas \timer0|Q_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Q_next[8]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[8] .is_wysiwyg = "true";
defparam \timer0|Q_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
cycloneive_lcell_comb \timer0|Add0~18 (
// Equation(s):
// \timer0|Add0~18_combout  = (\timer0|Q_reg [9] & (!\timer0|Add0~17 )) # (!\timer0|Q_reg [9] & ((\timer0|Add0~17 ) # (GND)))
// \timer0|Add0~19  = CARRY((!\timer0|Add0~17 ) # (!\timer0|Q_reg [9]))

	.dataa(gnd),
	.datab(\timer0|Q_reg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~17 ),
	.combout(\timer0|Add0~18_combout ),
	.cout(\timer0|Add0~19 ));
// synopsys translate_off
defparam \timer0|Add0~18 .lut_mask = 16'h3C3F;
defparam \timer0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
cycloneive_lcell_comb \timer0|Add0~20 (
// Equation(s):
// \timer0|Add0~20_combout  = (\timer0|Q_reg [10] & (\timer0|Add0~19  $ (GND))) # (!\timer0|Q_reg [10] & (!\timer0|Add0~19  & VCC))
// \timer0|Add0~21  = CARRY((\timer0|Q_reg [10] & !\timer0|Add0~19 ))

	.dataa(\timer0|Q_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~19 ),
	.combout(\timer0|Add0~20_combout ),
	.cout(\timer0|Add0~21 ));
// synopsys translate_off
defparam \timer0|Add0~20 .lut_mask = 16'hA50A;
defparam \timer0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \timer0|Q_next[10]~1 (
// Equation(s):
// \timer0|Q_next[10]~1_combout  = (\timer0|Add0~20_combout  & (((!\timer0|Equal0~1_combout ) # (!\timer0|Equal0~0_combout )) # (!\timer0|Equal0~3_combout )))

	.dataa(\timer0|Equal0~3_combout ),
	.datab(\timer0|Equal0~0_combout ),
	.datac(\timer0|Equal0~1_combout ),
	.datad(\timer0|Add0~20_combout ),
	.cin(gnd),
	.combout(\timer0|Q_next[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Q_next[10]~1 .lut_mask = 16'h7F00;
defparam \timer0|Q_next[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \timer0|Q_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Q_next[10]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[10] .is_wysiwyg = "true";
defparam \timer0|Q_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
cycloneive_lcell_comb \timer0|Add0~22 (
// Equation(s):
// \timer0|Add0~22_combout  = (\timer0|Q_reg [11] & (!\timer0|Add0~21 )) # (!\timer0|Q_reg [11] & ((\timer0|Add0~21 ) # (GND)))
// \timer0|Add0~23  = CARRY((!\timer0|Add0~21 ) # (!\timer0|Q_reg [11]))

	.dataa(gnd),
	.datab(\timer0|Q_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~21 ),
	.combout(\timer0|Add0~22_combout ),
	.cout(\timer0|Add0~23 ));
// synopsys translate_off
defparam \timer0|Add0~22 .lut_mask = 16'h3C3F;
defparam \timer0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N25
dffeas \timer0|Q_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[11] .is_wysiwyg = "true";
defparam \timer0|Q_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N26
cycloneive_lcell_comb \timer0|Add0~24 (
// Equation(s):
// \timer0|Add0~24_combout  = (\timer0|Q_reg [12] & (\timer0|Add0~23  $ (GND))) # (!\timer0|Q_reg [12] & (!\timer0|Add0~23  & VCC))
// \timer0|Add0~25  = CARRY((\timer0|Q_reg [12] & !\timer0|Add0~23 ))

	.dataa(\timer0|Q_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~23 ),
	.combout(\timer0|Add0~24_combout ),
	.cout(\timer0|Add0~25 ));
// synopsys translate_off
defparam \timer0|Add0~24 .lut_mask = 16'hA50A;
defparam \timer0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N27
dffeas \timer0|Q_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[12] .is_wysiwyg = "true";
defparam \timer0|Q_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
cycloneive_lcell_comb \timer0|Add0~26 (
// Equation(s):
// \timer0|Add0~26_combout  = (\timer0|Q_reg [13] & (!\timer0|Add0~25 )) # (!\timer0|Q_reg [13] & ((\timer0|Add0~25 ) # (GND)))
// \timer0|Add0~27  = CARRY((!\timer0|Add0~25 ) # (!\timer0|Q_reg [13]))

	.dataa(gnd),
	.datab(\timer0|Q_reg [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\timer0|Add0~25 ),
	.combout(\timer0|Add0~26_combout ),
	.cout(\timer0|Add0~27 ));
// synopsys translate_off
defparam \timer0|Add0~26 .lut_mask = 16'h3C3F;
defparam \timer0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N0
cycloneive_lcell_comb \timer0|Q_next[13]~0 (
// Equation(s):
// \timer0|Q_next[13]~0_combout  = (\timer0|Add0~26_combout  & (((!\timer0|Equal0~3_combout ) # (!\timer0|Equal0~1_combout )) # (!\timer0|Equal0~0_combout )))

	.dataa(\timer0|Equal0~0_combout ),
	.datab(\timer0|Equal0~1_combout ),
	.datac(\timer0|Equal0~3_combout ),
	.datad(\timer0|Add0~26_combout ),
	.cin(gnd),
	.combout(\timer0|Q_next[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Q_next[13]~0 .lut_mask = 16'h7F00;
defparam \timer0|Q_next[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N1
dffeas \timer0|Q_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Q_next[13]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[13] .is_wysiwyg = "true";
defparam \timer0|Q_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N30
cycloneive_lcell_comb \timer0|Add0~28 (
// Equation(s):
// \timer0|Add0~28_combout  = \timer0|Q_reg [14] $ (!\timer0|Add0~27 )

	.dataa(\timer0|Q_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\timer0|Add0~27 ),
	.combout(\timer0|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Add0~28 .lut_mask = 16'hA5A5;
defparam \timer0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N31
dffeas \timer0|Q_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[14] .is_wysiwyg = "true";
defparam \timer0|Q_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \timer0|Equal0~0 (
// Equation(s):
// \timer0|Equal0~0_combout  = (!\timer0|Q_reg [14] & (\timer0|Q_reg [13] & (!\timer0|Q_reg [12] & !\timer0|Q_reg [11])))

	.dataa(\timer0|Q_reg [14]),
	.datab(\timer0|Q_reg [13]),
	.datac(\timer0|Q_reg [12]),
	.datad(\timer0|Q_reg [11]),
	.cin(gnd),
	.combout(\timer0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~0 .lut_mask = 16'h0004;
defparam \timer0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \timer0|Q_next[9]~2 (
// Equation(s):
// \timer0|Q_next[9]~2_combout  = (\timer0|Add0~18_combout  & (((!\timer0|Equal0~3_combout ) # (!\timer0|Equal0~0_combout )) # (!\timer0|Equal0~1_combout )))

	.dataa(\timer0|Equal0~1_combout ),
	.datab(\timer0|Equal0~0_combout ),
	.datac(\timer0|Add0~18_combout ),
	.datad(\timer0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\timer0|Q_next[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Q_next[9]~2 .lut_mask = 16'h70F0;
defparam \timer0|Q_next[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \timer0|Q_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer0|Q_next[9]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer0|Q_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer0|Q_reg[9] .is_wysiwyg = "true";
defparam \timer0|Q_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \timer0|Equal0~1 (
// Equation(s):
// \timer0|Equal0~1_combout  = (\timer0|Q_reg [9] & (\timer0|Q_reg [10] & (\timer0|Q_reg [8] & !\timer0|Q_reg [7])))

	.dataa(\timer0|Q_reg [9]),
	.datab(\timer0|Q_reg [10]),
	.datac(\timer0|Q_reg [8]),
	.datad(\timer0|Q_reg [7]),
	.cin(gnd),
	.combout(\timer0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~1 .lut_mask = 16'h0080;
defparam \timer0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneive_lcell_comb \timer0|Equal0~4 (
// Equation(s):
// \timer0|Equal0~4_combout  = (\timer0|Equal0~1_combout  & (\timer0|Equal0~0_combout  & \timer0|Equal0~3_combout ))

	.dataa(\timer0|Equal0~1_combout ),
	.datab(gnd),
	.datac(\timer0|Equal0~0_combout ),
	.datad(\timer0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\timer0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer0|Equal0~4 .lut_mask = 16'hA000;
defparam \timer0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N21
dffeas \Q_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Q_reg[0]~21_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[0] .is_wysiwyg = "true";
defparam \Q_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \Q_reg[1]~7 (
// Equation(s):
// \Q_reg[1]~7_combout  = (Q_reg[0] & (Q_reg[1] $ (VCC))) # (!Q_reg[0] & (Q_reg[1] & VCC))
// \Q_reg[1]~8  = CARRY((Q_reg[0] & Q_reg[1]))

	.dataa(Q_reg[0]),
	.datab(Q_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Q_reg[1]~7_combout ),
	.cout(\Q_reg[1]~8 ));
// synopsys translate_off
defparam \Q_reg[1]~7 .lut_mask = 16'h6688;
defparam \Q_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \Q_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Q_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[1] .is_wysiwyg = "true";
defparam \Q_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \Q_reg[2]~9 (
// Equation(s):
// \Q_reg[2]~9_combout  = (Q_reg[2] & (!\Q_reg[1]~8 )) # (!Q_reg[2] & ((\Q_reg[1]~8 ) # (GND)))
// \Q_reg[2]~10  = CARRY((!\Q_reg[1]~8 ) # (!Q_reg[2]))

	.dataa(gnd),
	.datab(Q_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[1]~8 ),
	.combout(\Q_reg[2]~9_combout ),
	.cout(\Q_reg[2]~10 ));
// synopsys translate_off
defparam \Q_reg[2]~9 .lut_mask = 16'h3C3F;
defparam \Q_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N3
dffeas \Q_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Q_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[2] .is_wysiwyg = "true";
defparam \Q_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \Q_reg[3]~11 (
// Equation(s):
// \Q_reg[3]~11_combout  = (Q_reg[3] & (\Q_reg[2]~10  $ (GND))) # (!Q_reg[3] & (!\Q_reg[2]~10  & VCC))
// \Q_reg[3]~12  = CARRY((Q_reg[3] & !\Q_reg[2]~10 ))

	.dataa(gnd),
	.datab(Q_reg[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[2]~10 ),
	.combout(\Q_reg[3]~11_combout ),
	.cout(\Q_reg[3]~12 ));
// synopsys translate_off
defparam \Q_reg[3]~11 .lut_mask = 16'hC30C;
defparam \Q_reg[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \Q_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Q_reg[3]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[3] .is_wysiwyg = "true";
defparam \Q_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \Q_reg[4]~13 (
// Equation(s):
// \Q_reg[4]~13_combout  = (Q_reg[4] & (!\Q_reg[3]~12 )) # (!Q_reg[4] & ((\Q_reg[3]~12 ) # (GND)))
// \Q_reg[4]~14  = CARRY((!\Q_reg[3]~12 ) # (!Q_reg[4]))

	.dataa(Q_reg[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[3]~12 ),
	.combout(\Q_reg[4]~13_combout ),
	.cout(\Q_reg[4]~14 ));
// synopsys translate_off
defparam \Q_reg[4]~13 .lut_mask = 16'h5A5F;
defparam \Q_reg[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \Q_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Q_reg[4]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[4] .is_wysiwyg = "true";
defparam \Q_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneive_lcell_comb \Q_reg[5]~15 (
// Equation(s):
// \Q_reg[5]~15_combout  = (Q_reg[5] & (\Q_reg[4]~14  $ (GND))) # (!Q_reg[5] & (!\Q_reg[4]~14  & VCC))
// \Q_reg[5]~16  = CARRY((Q_reg[5] & !\Q_reg[4]~14 ))

	.dataa(gnd),
	.datab(Q_reg[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[4]~14 ),
	.combout(\Q_reg[5]~15_combout ),
	.cout(\Q_reg[5]~16 ));
// synopsys translate_off
defparam \Q_reg[5]~15 .lut_mask = 16'hC30C;
defparam \Q_reg[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \Q_reg[5]~feeder (
// Equation(s):
// \Q_reg[5]~feeder_combout  = \Q_reg[5]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Q_reg[5]~15_combout ),
	.cin(gnd),
	.combout(\Q_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Q_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \Q_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N27
dffeas \Q_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Q_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[5] .is_wysiwyg = "true";
defparam \Q_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \Q_reg[6]~17 (
// Equation(s):
// \Q_reg[6]~17_combout  = (Q_reg[6] & (!\Q_reg[5]~16 )) # (!Q_reg[6] & ((\Q_reg[5]~16 ) # (GND)))
// \Q_reg[6]~18  = CARRY((!\Q_reg[5]~16 ) # (!Q_reg[6]))

	.dataa(Q_reg[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[5]~16 ),
	.combout(\Q_reg[6]~17_combout ),
	.cout(\Q_reg[6]~18 ));
// synopsys translate_off
defparam \Q_reg[6]~17 .lut_mask = 16'h5A5F;
defparam \Q_reg[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \Q_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Q_reg[6]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[6] .is_wysiwyg = "true";
defparam \Q_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \Q_reg[7]~19 (
// Equation(s):
// \Q_reg[7]~19_combout  = \Q_reg[6]~18  $ (!Q_reg[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Q_reg[7]),
	.cin(\Q_reg[6]~18 ),
	.combout(\Q_reg[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Q_reg[7]~19 .lut_mask = 16'hF00F;
defparam \Q_reg[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \Q_reg[7]~feeder (
// Equation(s):
// \Q_reg[7]~feeder_combout  = \Q_reg[7]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Q_reg[7]~19_combout ),
	.cin(gnd),
	.combout(\Q_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Q_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \Q_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N29
dffeas \Q_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Q_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[7] .is_wysiwyg = "true";
defparam \Q_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \ciclo[6]~input (
	.i(ciclo[6]),
	.ibar(gnd),
	.o(\ciclo[6]~input_o ));
// synopsys translate_off
defparam \ciclo[6]~input .bus_hold = "false";
defparam \ciclo[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \ciclo[5]~input (
	.i(ciclo[5]),
	.ibar(gnd),
	.o(\ciclo[5]~input_o ));
// synopsys translate_off
defparam \ciclo[5]~input .bus_hold = "false";
defparam \ciclo[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \ciclo[4]~input (
	.i(ciclo[4]),
	.ibar(gnd),
	.o(\ciclo[4]~input_o ));
// synopsys translate_off
defparam \ciclo[4]~input .bus_hold = "false";
defparam \ciclo[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \ciclo[3]~input (
	.i(ciclo[3]),
	.ibar(gnd),
	.o(\ciclo[3]~input_o ));
// synopsys translate_off
defparam \ciclo[3]~input .bus_hold = "false";
defparam \ciclo[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \ciclo[2]~input (
	.i(ciclo[2]),
	.ibar(gnd),
	.o(\ciclo[2]~input_o ));
// synopsys translate_off
defparam \ciclo[2]~input .bus_hold = "false";
defparam \ciclo[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \ciclo[1]~input (
	.i(ciclo[1]),
	.ibar(gnd),
	.o(\ciclo[1]~input_o ));
// synopsys translate_off
defparam \ciclo[1]~input .bus_hold = "false";
defparam \ciclo[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \ciclo[0]~input (
	.i(ciclo[0]),
	.ibar(gnd),
	.o(\ciclo[0]~input_o ));
// synopsys translate_off
defparam \ciclo[0]~input .bus_hold = "false";
defparam \ciclo[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_cout  = CARRY((!Q_reg[0] & \ciclo[0]~input_o ))

	.dataa(Q_reg[0]),
	.datab(\ciclo[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan0~1_cout ));
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0044;
defparam \LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_cout  = CARRY((\ciclo[1]~input_o  & (Q_reg[1] & !\LessThan0~1_cout )) # (!\ciclo[1]~input_o  & ((Q_reg[1]) # (!\LessThan0~1_cout ))))

	.dataa(\ciclo[1]~input_o ),
	.datab(Q_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~1_cout ),
	.combout(),
	.cout(\LessThan0~3_cout ));
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h004D;
defparam \LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_cout  = CARRY((\ciclo[2]~input_o  & ((!\LessThan0~3_cout ) # (!Q_reg[2]))) # (!\ciclo[2]~input_o  & (!Q_reg[2] & !\LessThan0~3_cout )))

	.dataa(\ciclo[2]~input_o ),
	.datab(Q_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~3_cout ),
	.combout(),
	.cout(\LessThan0~5_cout ));
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h002B;
defparam \LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_cout  = CARRY((\ciclo[3]~input_o  & (Q_reg[3] & !\LessThan0~5_cout )) # (!\ciclo[3]~input_o  & ((Q_reg[3]) # (!\LessThan0~5_cout ))))

	.dataa(\ciclo[3]~input_o ),
	.datab(Q_reg[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~5_cout ),
	.combout(),
	.cout(\LessThan0~7_cout ));
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h004D;
defparam \LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_cout  = CARRY((Q_reg[4] & (\ciclo[4]~input_o  & !\LessThan0~7_cout )) # (!Q_reg[4] & ((\ciclo[4]~input_o ) # (!\LessThan0~7_cout ))))

	.dataa(Q_reg[4]),
	.datab(\ciclo[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~7_cout ),
	.combout(),
	.cout(\LessThan0~9_cout ));
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h004D;
defparam \LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_cout  = CARRY((\ciclo[5]~input_o  & (Q_reg[5] & !\LessThan0~9_cout )) # (!\ciclo[5]~input_o  & ((Q_reg[5]) # (!\LessThan0~9_cout ))))

	.dataa(\ciclo[5]~input_o ),
	.datab(Q_reg[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~9_cout ),
	.combout(),
	.cout(\LessThan0~11_cout ));
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = 16'h004D;
defparam \LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_cout  = CARRY((Q_reg[6] & (\ciclo[6]~input_o  & !\LessThan0~11_cout )) # (!Q_reg[6] & ((\ciclo[6]~input_o ) # (!\LessThan0~11_cout ))))

	.dataa(Q_reg[6]),
	.datab(\ciclo[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan0~11_cout ),
	.combout(),
	.cout(\LessThan0~13_cout ));
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = 16'h004D;
defparam \LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneive_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = (\ciclo[7]~input_o  & ((\LessThan0~13_cout ) # (!Q_reg[7]))) # (!\ciclo[7]~input_o  & (\LessThan0~13_cout  & !Q_reg[7]))

	.dataa(\ciclo[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(Q_reg[7]),
	.cin(\LessThan0~13_cout ),
	.combout(\LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~14 .lut_mask = 16'hA0FA;
defparam \LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \ciclo[8]~input (
	.i(ciclo[8]),
	.ibar(gnd),
	.o(\ciclo[8]~input_o ));
// synopsys translate_off
defparam \ciclo[8]~input .bus_hold = "false";
defparam \ciclo[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneive_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = (\LessThan0~14_combout ) # (\ciclo[8]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan0~14_combout ),
	.datad(\ciclo[8]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~16_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~16 .lut_mask = 16'hFFF0;
defparam \LessThan0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N15
dffeas d_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LessThan0~16_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam d_reg.is_wysiwyg = "true";
defparam d_reg.power_up = "low";
// synopsys translate_on

assign pwm_out = \pwm_out~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
