#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 23 20:27:05 2020
# Process ID: 18724
# Current directory: C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.runs/synth_1/TOP.vds
# Journal file: C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 835.168 ; gain = 234.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/TOP.vhd:16]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'ce_gen' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/ce_gen.vhd:27' bound to instance 'ce_gen_i' of component 'ce_gen' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/TOP.vhd:137]
INFO: [Synth 8-638] synthesizing module 'ce_gen' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/ce_gen.vhd:42]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ce_gen' (1#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/ce_gen.vhd:42]
	Parameter DEB_PERIOD bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in.vhd:5' bound to instance 'btn_in_inst' of component 'btn_in' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/TOP.vhd:151]
INFO: [Synth 8-638] synthesizing module 'btn_in' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in.vhd:20]
	Parameter DEB_PERIOD bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sync_reg' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/sync_reg.vhd:5' bound to instance 'sync_reg_i' of component 'sync_reg' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in.vhd:65]
INFO: [Synth 8-638] synthesizing module 'sync_reg' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/sync_reg.vhd:13]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/sync_reg.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/sync_reg.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/sync_reg.vhd:17]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/sync_reg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sync_reg' (2#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/sync_reg.vhd:13]
	Parameter DEB_PERIOD bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/debouncer.vhd:6' bound to instance 'debouncer_i' of component 'debouncer' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in.vhd:76]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/debouncer.vhd:18]
	Parameter DEB_PERIOD bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/debouncer.vhd:18]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/edge_detector.vhd:5' bound to instance 'edge_detector_i' of component 'edge_detector' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in.vhd:90]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/edge_detector.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in/edge_detector.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'btn_in' (5#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in.vhd:20]
	Parameter DEB_PERIOD bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/btn_in.vhd:5' bound to instance 'btn_in_inst' of component 'btn_in' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/TOP.vhd:151]
INFO: [Synth 8-3491] module 'stopwatch_FSM' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/stopwatch_FSM.vhd:6' bound to instance 'StopWatch_control_FSM_i' of component 'stopwatch_FSM' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/TOP.vhd:168]
INFO: [Synth 8-638] synthesizing module 'stopwatch_FSM' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/stopwatch_FSM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_FSM' (6#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/stopwatch_FSM.vhd:17]
INFO: [Synth 8-3491] module 'counter_BCD' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/counter_BCD.vhd:6' bound to instance 'citac_BCD_i' of component 'counter_BCD' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/TOP.vhd:180]
INFO: [Synth 8-638] synthesizing module 'counter_BCD' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/counter_BCD.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'counter_BCD' (7#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/counter_BCD.vhd:20]
INFO: [Synth 8-3491] module 'display_reg' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/display_reg.vhd:6' bound to instance 'disp_out_REG_i' of component 'display_reg' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/TOP.vhd:195]
INFO: [Synth 8-638] synthesizing module 'display_reg' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/display_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'display_reg' (8#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/display_reg.vhd:23]
INFO: [Synth 8-3491] module 'seg_disp_driver' declared at 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.runs/synth_1/.Xil/Vivado-18724-DELL_E6530/realtime/seg_disp_driver_stub.v:5' bound to instance 'seg_disp_driver_i' of component 'seg_disp_driver' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/TOP.vhd:224]
INFO: [Synth 8-6157] synthesizing module 'seg_disp_driver' [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.runs/synth_1/.Xil/Vivado-18724-DELL_E6530/realtime/seg_disp_driver_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'seg_disp_driver' (9#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.runs/synth_1/.Xil/Vivado-18724-DELL_E6530/realtime/seg_disp_driver_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'TOP' (10#1) [C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.srcs/sources_1/imports/SOURCES/TOP.vhd:16]
WARNING: [Synth 8-3331] design TOP has unconnected port btn_i[3]
WARNING: [Synth 8-3331] design TOP has unconnected port btn_i[2]
WARNING: [Synth 8-3331] design TOP has unconnected port sw_i[3]
WARNING: [Synth 8-3331] design TOP has unconnected port sw_i[2]
WARNING: [Synth 8-3331] design TOP has unconnected port sw_i[1]
WARNING: [Synth 8-3331] design TOP has unconnected port sw_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 908.652 ; gain = 307.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 911.418 ; gain = 310.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 911.418 ; gain = 310.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 911.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Uzivatel/Documents/_skola/MPLD/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/imports/Downloads/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_i'
Finished Parsing XDC File [C:/Users/Uzivatel/Documents/_skola/MPLD/cv05_stopwatch/cv05_stopwatch.srcs/sources_1/imports/Downloads/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_i'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1023.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pres_state_reg' in module 'stopwatch_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                            00001 |                              000
                  st_run |                            00010 |                              001
                 st_stop |                            00100 |                              100
                  st_lap |                            01000 |                              010
              st_refresh |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pres_state_reg' using encoding 'one-hot' in module 'stopwatch_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ce_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module sync_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module edge_detector 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module stopwatch_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module counter_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module display_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design TOP has unconnected port btn_i[3]
WARNING: [Synth 8-3331] design TOP has unconnected port btn_i[2]
WARNING: [Synth 8-3331] design TOP has unconnected port sw_i[3]
WARNING: [Synth 8-3331] design TOP has unconnected port sw_i[2]
WARNING: [Synth 8-3331] design TOP has unconnected port sw_i[1]
WARNING: [Synth 8-3331] design TOP has unconnected port sw_i[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |seg_disp_driver |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |seg_disp_driver |     1|
|2     |BUFG            |     1|
|3     |CARRY4          |     5|
|4     |LUT1            |     5|
|5     |LUT2            |     2|
|6     |LUT3            |     5|
|7     |LUT4            |    18|
|8     |LUT5            |     3|
|9     |LUT6            |     6|
|10    |FDRE            |    74|
|11    |IBUF            |     3|
|12    |OBUF            |    21|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------+----------------+------+
|      |Instance                      |Module          |Cells |
+------+------------------------------+----------------+------+
|1     |top                           |                |   156|
|2     |  StopWatch_control_FSM_i     |stopwatch_FSM   |    14|
|3     |  ce_gen_i                    |ce_gen          |    33|
|4     |  citac_BCD_i                 |counter_BCD     |    36|
|5     |  disp_out_REG_i              |display_reg     |    16|
|6     |  \gen_btn_in[0].btn_in_inst  |btn_in          |    11|
|7     |    debouncer_i               |debouncer_1     |     6|
|8     |    edge_detector_i           |edge_detector_2 |     2|
|9     |    sync_reg_i                |sync_reg_3      |     3|
|10    |  \gen_btn_in[1].btn_in_inst  |btn_in_0        |     8|
|11    |    debouncer_i               |debouncer       |     4|
|12    |    edge_detector_i           |edge_detector   |     1|
|13    |    sync_reg_i                |sync_reg        |     3|
+------+------------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1023.496 ; gain = 422.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1023.496 ; gain = 310.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1023.496 ; gain = 422.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1023.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1023.496 ; gain = 713.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.496 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Uzivatel/Documents/_skola/MPLD/pc6/cv6_btn_care/cv6_btn_care.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 20:28:00 2020...
