// Auto-generated by LibreLane
module Top(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input reset,
  input[7:0] A,
  input[7:0] B,
  output[15:0] Output
);
endmodule
