# MIPS-Processor
Implementation of a processor with the MIPS architecture and the HDL Verilog.

## Modules:
- [x] ALU.
- [x] ALU Control.
- [x] Register File.
- [x] Sign extend.
- [ ] Shift left 2 (1 from 2).
- [x] Instruction Memory.
- [x] Program Counter.
- [x] Main Control Unit.
- [x] Data Memory.
- [ ] MUX (3 from 4).
- [x] Adder(1 from 2). 
  

###### Participants:
- Gonzalo Alfaro Caso.
- Esteban Principe.
