// This code snippet is to calculate the sum of two numbers using a Verilog module

`timescale 1ns/1ps				// define the simulation time unit

module sum (input [7:0] num1,	// module declaration with two 8-bit inputs
  		 input [7:0] num2,
   		 output reg [8:0] result);	// and one 9-bit output

	always @(*) 				// combinational logic
	begin
		result = num1 + num2;	// adds the two inputs and assigns to result
	end

endmodule 						// end of module