// generated by newgenasym  Tue Mar 01 16:21:30 2011


module lan8710ai (\col/crs_dv/mode2 , crs, \led1/regoff , \led2/nintsel , mdc,
        mdio, \nint/txer/txd4 , nrst, pad, rbias, \rxclk/phyad1 ,
        \rxd0/mode0 , \rxd1/mode1 , \rxd2/rmiisel , \rxd3/phyad2 , rxdv,
        \rxer/rxd4/phyad0 , rxn, rxp, txclk, txd0, txd1, txd2, txd3,
        txen, txn, txp, vdd1a, vdd2a, vddcr, vddio, \xtal1/clkin ,
        xtal2);
    inout \col/crs_dv/mode2 ;
    inout crs;
    inout \led1/regoff ;
    inout \led2/nintsel ;
    inout mdc;
    inout mdio;
    inout \nint/txer/txd4 ;
    inout nrst;
    inout pad;
    inout rbias;
    inout \rxclk/phyad1 ;
    inout \rxd0/mode0 ;
    inout \rxd1/mode1 ;
    inout \rxd2/rmiisel ;
    inout \rxd3/phyad2 ;
    inout rxdv;
    inout \rxer/rxd4/phyad0 ;
    inout rxn;
    inout rxp;
    inout txclk;
    inout txd0;
    inout txd1;
    inout txd2;
    inout txd3;
    inout txen;
    inout txn;
    inout txp;
    inout vdd1a;
    inout vdd2a;
    inout vddcr;
    inout vddio;
    inout \xtal1/clkin ;
    inout xtal2;


    initial
        begin
        end

endmodule
