ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_TIM_Base_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_TIM_Base_MspInit:
  27              	.LVL0:
  28              	.LFB136:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** 
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 2


  30:Core/Src/tim.c **** /* TIM1 init function */
  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 84-1;
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim1.Init.Period = 3000-1;
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 3


  87:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 102:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 103:Core/Src/tim.c ****   {
 104:Core/Src/tim.c ****     Error_Handler();
 105:Core/Src/tim.c ****   }
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 109:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** }
 112:Core/Src/tim.c **** /* TIM2 init function */
 113:Core/Src/tim.c **** void MX_TIM2_Init(void)
 114:Core/Src/tim.c **** {
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 121:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 122:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 127:Core/Src/tim.c ****   htim2.Instance = TIM2;
 128:Core/Src/tim.c ****   htim2.Init.Prescaler = 168-1;
 129:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 130:Core/Src/tim.c ****   htim2.Init.Period = 20000-1;
 131:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 132:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 133:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****     Error_Handler();
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 138:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 143:Core/Src/tim.c ****   {
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 4


 144:Core/Src/tim.c ****     Error_Handler();
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 147:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 148:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 149:Core/Src/tim.c ****   {
 150:Core/Src/tim.c ****     Error_Handler();
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 153:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 154:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 155:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 156:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****     Error_Handler();
 159:Core/Src/tim.c ****   }
 160:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 163:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c **** }
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 168:Core/Src/tim.c **** {
  30              		.loc 1 168 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 168 1 is_stmt 0 view .LVU1
  36 0000 82B0     		sub	sp, sp, #8
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  39              		.loc 1 170 3 is_stmt 1 view .LVU2
  40              		.loc 1 170 20 is_stmt 0 view .LVU3
  41 0002 0368     		ldr	r3, [r0]
  42              		.loc 1 170 5 view .LVU4
  43 0004 104A     		ldr	r2, .L7
  44 0006 9342     		cmp	r3, r2
  45 0008 04D0     		beq	.L5
 171:Core/Src/tim.c ****   {
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 175:Core/Src/tim.c ****     /* TIM1 clock enable */
 176:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 180:Core/Src/tim.c ****   }
 181:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
  46              		.loc 1 181 8 is_stmt 1 view .LVU5
  47              		.loc 1 181 10 is_stmt 0 view .LVU6
  48 000a B3F1804F 		cmp	r3, #1073741824
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 5


  49 000e 0ED0     		beq	.L6
  50              	.L1:
 182:Core/Src/tim.c ****   {
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 186:Core/Src/tim.c ****     /* TIM2 clock enable */
 187:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 188:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 191:Core/Src/tim.c ****   }
 192:Core/Src/tim.c **** }
  51              		.loc 1 192 1 view .LVU7
  52 0010 02B0     		add	sp, sp, #8
  53              	.LCFI1:
  54              		.cfi_remember_state
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 0012 7047     		bx	lr
  58              	.L5:
  59              	.LCFI2:
  60              		.cfi_restore_state
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  61              		.loc 1 176 5 is_stmt 1 view .LVU8
  62              	.LBB2:
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  63              		.loc 1 176 5 view .LVU9
  64 0014 0023     		movs	r3, #0
  65 0016 0093     		str	r3, [sp]
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  66              		.loc 1 176 5 view .LVU10
  67 0018 0C4B     		ldr	r3, .L7+4
  68 001a 5A6C     		ldr	r2, [r3, #68]
  69 001c 42F00102 		orr	r2, r2, #1
  70 0020 5A64     		str	r2, [r3, #68]
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  71              		.loc 1 176 5 view .LVU11
  72 0022 5B6C     		ldr	r3, [r3, #68]
  73 0024 03F00103 		and	r3, r3, #1
  74 0028 0093     		str	r3, [sp]
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  75              		.loc 1 176 5 view .LVU12
  76 002a 009B     		ldr	r3, [sp]
  77              	.LBE2:
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  78              		.loc 1 176 5 view .LVU13
  79 002c F0E7     		b	.L1
  80              	.L6:
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  81              		.loc 1 187 5 view .LVU14
  82              	.LBB3:
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  83              		.loc 1 187 5 view .LVU15
  84 002e 0023     		movs	r3, #0
  85 0030 0193     		str	r3, [sp, #4]
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 6


  86              		.loc 1 187 5 view .LVU16
  87 0032 064B     		ldr	r3, .L7+4
  88 0034 1A6C     		ldr	r2, [r3, #64]
  89 0036 42F00102 		orr	r2, r2, #1
  90 003a 1A64     		str	r2, [r3, #64]
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  91              		.loc 1 187 5 view .LVU17
  92 003c 1B6C     		ldr	r3, [r3, #64]
  93 003e 03F00103 		and	r3, r3, #1
  94 0042 0193     		str	r3, [sp, #4]
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  95              		.loc 1 187 5 view .LVU18
  96 0044 019B     		ldr	r3, [sp, #4]
  97              	.LBE3:
 187:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  98              		.loc 1 187 5 view .LVU19
  99              		.loc 1 192 1 is_stmt 0 view .LVU20
 100 0046 E3E7     		b	.L1
 101              	.L8:
 102              		.align	2
 103              	.L7:
 104 0048 00000140 		.word	1073807360
 105 004c 00380240 		.word	1073887232
 106              		.cfi_endproc
 107              	.LFE136:
 109              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 110              		.align	1
 111              		.global	HAL_TIM_MspPostInit
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 116              	HAL_TIM_MspPostInit:
 117              	.LVL1:
 118              	.LFB137:
 193:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 194:Core/Src/tim.c **** {
 119              		.loc 1 194 1 is_stmt 1 view -0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 32
 122              		@ frame_needed = 0, uses_anonymous_args = 0
 123              		.loc 1 194 1 is_stmt 0 view .LVU22
 124 0000 00B5     		push	{lr}
 125              	.LCFI3:
 126              		.cfi_def_cfa_offset 4
 127              		.cfi_offset 14, -4
 128 0002 89B0     		sub	sp, sp, #36
 129              	.LCFI4:
 130              		.cfi_def_cfa_offset 40
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 131              		.loc 1 196 3 is_stmt 1 view .LVU23
 132              		.loc 1 196 20 is_stmt 0 view .LVU24
 133 0004 0023     		movs	r3, #0
 134 0006 0393     		str	r3, [sp, #12]
 135 0008 0493     		str	r3, [sp, #16]
 136 000a 0593     		str	r3, [sp, #20]
 137 000c 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 7


 138 000e 0793     		str	r3, [sp, #28]
 197:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 139              		.loc 1 197 3 is_stmt 1 view .LVU25
 140              		.loc 1 197 15 is_stmt 0 view .LVU26
 141 0010 0368     		ldr	r3, [r0]
 142              		.loc 1 197 5 view .LVU27
 143 0012 1C4A     		ldr	r2, .L15
 144 0014 9342     		cmp	r3, r2
 145 0016 05D0     		beq	.L13
 198:Core/Src/tim.c ****   {
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 202:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 203:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 204:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 205:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 206:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 207:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 208:Core/Src/tim.c ****     */
 209:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 210:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 211:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 213:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 214:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 146              		.loc 1 220 8 is_stmt 1 view .LVU28
 147              		.loc 1 220 10 is_stmt 0 view .LVU29
 148 0018 B3F1804F 		cmp	r3, #1073741824
 149 001c 1AD0     		beq	.L14
 150              	.LVL2:
 151              	.L9:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 227:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 228:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 229:Core/Src/tim.c ****     */
 230:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 231:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 233:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 235:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 8


 240:Core/Src/tim.c ****   }
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c **** }
 152              		.loc 1 242 1 view .LVU30
 153 001e 09B0     		add	sp, sp, #36
 154              	.LCFI5:
 155              		.cfi_remember_state
 156              		.cfi_def_cfa_offset 4
 157              		@ sp needed
 158 0020 5DF804FB 		ldr	pc, [sp], #4
 159              	.LVL3:
 160              	.L13:
 161              	.LCFI6:
 162              		.cfi_restore_state
 202:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 163              		.loc 1 202 5 is_stmt 1 view .LVU31
 164              	.LBB4:
 202:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 165              		.loc 1 202 5 view .LVU32
 166 0024 0023     		movs	r3, #0
 167 0026 0193     		str	r3, [sp, #4]
 202:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 168              		.loc 1 202 5 view .LVU33
 169 0028 174B     		ldr	r3, .L15+4
 170 002a 1A6B     		ldr	r2, [r3, #48]
 171 002c 42F00102 		orr	r2, r2, #1
 172 0030 1A63     		str	r2, [r3, #48]
 202:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 173              		.loc 1 202 5 view .LVU34
 174 0032 1B6B     		ldr	r3, [r3, #48]
 175 0034 03F00103 		and	r3, r3, #1
 176 0038 0193     		str	r3, [sp, #4]
 202:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 177              		.loc 1 202 5 view .LVU35
 178 003a 019B     		ldr	r3, [sp, #4]
 179              	.LBE4:
 202:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 180              		.loc 1 202 5 view .LVU36
 209:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181              		.loc 1 209 5 view .LVU37
 209:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182              		.loc 1 209 25 is_stmt 0 view .LVU38
 183 003c 4FF47063 		mov	r3, #3840
 184 0040 0393     		str	r3, [sp, #12]
 210:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 185              		.loc 1 210 5 is_stmt 1 view .LVU39
 210:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 210 26 is_stmt 0 view .LVU40
 187 0042 0223     		movs	r3, #2
 188 0044 0493     		str	r3, [sp, #16]
 211:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189              		.loc 1 211 5 is_stmt 1 view .LVU41
 212:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 190              		.loc 1 212 5 view .LVU42
 213:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 191              		.loc 1 213 5 view .LVU43
 213:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 9


 192              		.loc 1 213 31 is_stmt 0 view .LVU44
 193 0046 0123     		movs	r3, #1
 194 0048 0793     		str	r3, [sp, #28]
 214:Core/Src/tim.c **** 
 195              		.loc 1 214 5 is_stmt 1 view .LVU45
 196 004a 03A9     		add	r1, sp, #12
 197 004c 0F48     		ldr	r0, .L15+8
 198              	.LVL4:
 214:Core/Src/tim.c **** 
 199              		.loc 1 214 5 is_stmt 0 view .LVU46
 200 004e FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL5:
 202 0052 E4E7     		b	.L9
 203              	.LVL6:
 204              	.L14:
 226:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 205              		.loc 1 226 5 is_stmt 1 view .LVU47
 206              	.LBB5:
 226:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 207              		.loc 1 226 5 view .LVU48
 208 0054 0023     		movs	r3, #0
 209 0056 0293     		str	r3, [sp, #8]
 226:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 210              		.loc 1 226 5 view .LVU49
 211 0058 0B4B     		ldr	r3, .L15+4
 212 005a 1A6B     		ldr	r2, [r3, #48]
 213 005c 42F00202 		orr	r2, r2, #2
 214 0060 1A63     		str	r2, [r3, #48]
 226:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 215              		.loc 1 226 5 view .LVU50
 216 0062 1B6B     		ldr	r3, [r3, #48]
 217 0064 03F00203 		and	r3, r3, #2
 218 0068 0293     		str	r3, [sp, #8]
 226:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 219              		.loc 1 226 5 view .LVU51
 220 006a 029B     		ldr	r3, [sp, #8]
 221              	.LBE5:
 226:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 222              		.loc 1 226 5 view .LVU52
 230:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223              		.loc 1 230 5 view .LVU53
 230:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 224              		.loc 1 230 25 is_stmt 0 view .LVU54
 225 006c 0823     		movs	r3, #8
 226 006e 0393     		str	r3, [sp, #12]
 231:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 231 5 is_stmt 1 view .LVU55
 231:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228              		.loc 1 231 26 is_stmt 0 view .LVU56
 229 0070 0223     		movs	r3, #2
 230 0072 0493     		str	r3, [sp, #16]
 232:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 231              		.loc 1 232 5 is_stmt 1 view .LVU57
 233:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 232              		.loc 1 233 5 view .LVU58
 234:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 233              		.loc 1 234 5 view .LVU59
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 10


 234:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 234              		.loc 1 234 31 is_stmt 0 view .LVU60
 235 0074 0123     		movs	r3, #1
 236 0076 0793     		str	r3, [sp, #28]
 235:Core/Src/tim.c **** 
 237              		.loc 1 235 5 is_stmt 1 view .LVU61
 238 0078 03A9     		add	r1, sp, #12
 239 007a 0548     		ldr	r0, .L15+12
 240              	.LVL7:
 235:Core/Src/tim.c **** 
 241              		.loc 1 235 5 is_stmt 0 view .LVU62
 242 007c FFF7FEFF 		bl	HAL_GPIO_Init
 243              	.LVL8:
 244              		.loc 1 242 1 view .LVU63
 245 0080 CDE7     		b	.L9
 246              	.L16:
 247 0082 00BF     		.align	2
 248              	.L15:
 249 0084 00000140 		.word	1073807360
 250 0088 00380240 		.word	1073887232
 251 008c 00000240 		.word	1073872896
 252 0090 00040240 		.word	1073873920
 253              		.cfi_endproc
 254              	.LFE137:
 256              		.section	.text.MX_TIM1_Init,"ax",%progbits
 257              		.align	1
 258              		.global	MX_TIM1_Init
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	MX_TIM1_Init:
 264              	.LFB134:
  32:Core/Src/tim.c **** 
 265              		.loc 1 32 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 88
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 10B5     		push	{r4, lr}
 270              	.LCFI7:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 4, -8
 273              		.cfi_offset 14, -4
 274 0002 96B0     		sub	sp, sp, #88
 275              	.LCFI8:
 276              		.cfi_def_cfa_offset 96
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 277              		.loc 1 38 3 view .LVU65
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 278              		.loc 1 38 26 is_stmt 0 view .LVU66
 279 0004 0024     		movs	r4, #0
 280 0006 1294     		str	r4, [sp, #72]
 281 0008 1394     		str	r4, [sp, #76]
 282 000a 1494     		str	r4, [sp, #80]
 283 000c 1594     		str	r4, [sp, #84]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 284              		.loc 1 39 3 is_stmt 1 view .LVU67
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 11


 285              		.loc 1 39 27 is_stmt 0 view .LVU68
 286 000e 1094     		str	r4, [sp, #64]
 287 0010 1194     		str	r4, [sp, #68]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 288              		.loc 1 40 3 is_stmt 1 view .LVU69
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 289              		.loc 1 40 22 is_stmt 0 view .LVU70
 290 0012 0994     		str	r4, [sp, #36]
 291 0014 0A94     		str	r4, [sp, #40]
 292 0016 0B94     		str	r4, [sp, #44]
 293 0018 0C94     		str	r4, [sp, #48]
 294 001a 0D94     		str	r4, [sp, #52]
 295 001c 0E94     		str	r4, [sp, #56]
 296 001e 0F94     		str	r4, [sp, #60]
  41:Core/Src/tim.c **** 
 297              		.loc 1 41 3 is_stmt 1 view .LVU71
  41:Core/Src/tim.c **** 
 298              		.loc 1 41 34 is_stmt 0 view .LVU72
 299 0020 2022     		movs	r2, #32
 300 0022 2146     		mov	r1, r4
 301 0024 01A8     		add	r0, sp, #4
 302 0026 FFF7FEFF 		bl	memset
 303              	.LVL9:
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 84-1;
 304              		.loc 1 46 3 is_stmt 1 view .LVU73
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 84-1;
 305              		.loc 1 46 18 is_stmt 0 view .LVU74
 306 002a 3B48     		ldr	r0, .L37
 307 002c 3B4B     		ldr	r3, .L37+4
 308 002e 0360     		str	r3, [r0]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 309              		.loc 1 47 3 is_stmt 1 view .LVU75
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 310              		.loc 1 47 24 is_stmt 0 view .LVU76
 311 0030 5323     		movs	r3, #83
 312 0032 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.Period = 3000-1;
 313              		.loc 1 48 3 is_stmt 1 view .LVU77
  48:Core/Src/tim.c ****   htim1.Init.Period = 3000-1;
 314              		.loc 1 48 26 is_stmt 0 view .LVU78
 315 0034 8460     		str	r4, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 316              		.loc 1 49 3 is_stmt 1 view .LVU79
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 317              		.loc 1 49 21 is_stmt 0 view .LVU80
 318 0036 40F6B733 		movw	r3, #2999
 319 003a C360     		str	r3, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 320              		.loc 1 50 3 is_stmt 1 view .LVU81
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 321              		.loc 1 50 28 is_stmt 0 view .LVU82
 322 003c 0461     		str	r4, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 323              		.loc 1 51 3 is_stmt 1 view .LVU83
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 324              		.loc 1 51 32 is_stmt 0 view .LVU84
 325 003e 4461     		str	r4, [r0, #20]
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 12


  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 326              		.loc 1 52 3 is_stmt 1 view .LVU85
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 327              		.loc 1 52 32 is_stmt 0 view .LVU86
 328 0040 8461     		str	r4, [r0, #24]
  53:Core/Src/tim.c ****   {
 329              		.loc 1 53 3 is_stmt 1 view .LVU87
  53:Core/Src/tim.c ****   {
 330              		.loc 1 53 7 is_stmt 0 view .LVU88
 331 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 332              	.LVL10:
  53:Core/Src/tim.c ****   {
 333              		.loc 1 53 6 view .LVU89
 334 0046 0028     		cmp	r0, #0
 335 0048 4BD1     		bne	.L28
 336              	.L18:
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 337              		.loc 1 57 3 is_stmt 1 view .LVU90
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 338              		.loc 1 57 34 is_stmt 0 view .LVU91
 339 004a 4FF48053 		mov	r3, #4096
 340 004e 1293     		str	r3, [sp, #72]
  58:Core/Src/tim.c ****   {
 341              		.loc 1 58 3 is_stmt 1 view .LVU92
  58:Core/Src/tim.c ****   {
 342              		.loc 1 58 7 is_stmt 0 view .LVU93
 343 0050 12A9     		add	r1, sp, #72
 344 0052 3148     		ldr	r0, .L37
 345 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 346              	.LVL11:
  58:Core/Src/tim.c ****   {
 347              		.loc 1 58 6 view .LVU94
 348 0058 0028     		cmp	r0, #0
 349 005a 45D1     		bne	.L29
 350              	.L19:
  62:Core/Src/tim.c ****   {
 351              		.loc 1 62 3 is_stmt 1 view .LVU95
  62:Core/Src/tim.c ****   {
 352              		.loc 1 62 7 is_stmt 0 view .LVU96
 353 005c 2E48     		ldr	r0, .L37
 354 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 355              	.LVL12:
  62:Core/Src/tim.c ****   {
 356              		.loc 1 62 6 view .LVU97
 357 0062 0028     		cmp	r0, #0
 358 0064 43D1     		bne	.L30
 359              	.L20:
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 360              		.loc 1 66 3 is_stmt 1 view .LVU98
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 361              		.loc 1 66 37 is_stmt 0 view .LVU99
 362 0066 0023     		movs	r3, #0
 363 0068 1093     		str	r3, [sp, #64]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 364              		.loc 1 67 3 is_stmt 1 view .LVU100
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 365              		.loc 1 67 33 is_stmt 0 view .LVU101
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 13


 366 006a 1193     		str	r3, [sp, #68]
  68:Core/Src/tim.c ****   {
 367              		.loc 1 68 3 is_stmt 1 view .LVU102
  68:Core/Src/tim.c ****   {
 368              		.loc 1 68 7 is_stmt 0 view .LVU103
 369 006c 10A9     		add	r1, sp, #64
 370 006e 2A48     		ldr	r0, .L37
 371 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 372              	.LVL13:
  68:Core/Src/tim.c ****   {
 373              		.loc 1 68 6 view .LVU104
 374 0074 0028     		cmp	r0, #0
 375 0076 3DD1     		bne	.L31
 376              	.L21:
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 377              		.loc 1 72 3 is_stmt 1 view .LVU105
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 378              		.loc 1 72 20 is_stmt 0 view .LVU106
 379 0078 6023     		movs	r3, #96
 380 007a 0993     		str	r3, [sp, #36]
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 381              		.loc 1 73 3 is_stmt 1 view .LVU107
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 382              		.loc 1 73 19 is_stmt 0 view .LVU108
 383 007c 0022     		movs	r2, #0
 384 007e 0A92     		str	r2, [sp, #40]
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 385              		.loc 1 74 3 is_stmt 1 view .LVU109
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 386              		.loc 1 74 24 is_stmt 0 view .LVU110
 387 0080 0B92     		str	r2, [sp, #44]
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 388              		.loc 1 75 3 is_stmt 1 view .LVU111
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 389              		.loc 1 75 25 is_stmt 0 view .LVU112
 390 0082 0C92     		str	r2, [sp, #48]
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 391              		.loc 1 76 3 is_stmt 1 view .LVU113
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 392              		.loc 1 76 24 is_stmt 0 view .LVU114
 393 0084 0D92     		str	r2, [sp, #52]
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 394              		.loc 1 77 3 is_stmt 1 view .LVU115
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 395              		.loc 1 77 25 is_stmt 0 view .LVU116
 396 0086 0E92     		str	r2, [sp, #56]
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 397              		.loc 1 78 3 is_stmt 1 view .LVU117
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 398              		.loc 1 78 26 is_stmt 0 view .LVU118
 399 0088 0F92     		str	r2, [sp, #60]
  79:Core/Src/tim.c ****   {
 400              		.loc 1 79 3 is_stmt 1 view .LVU119
  79:Core/Src/tim.c ****   {
 401              		.loc 1 79 7 is_stmt 0 view .LVU120
 402 008a 09A9     		add	r1, sp, #36
 403 008c 2248     		ldr	r0, .L37
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 14


 404 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 405              	.LVL14:
  79:Core/Src/tim.c ****   {
 406              		.loc 1 79 6 view .LVU121
 407 0092 0028     		cmp	r0, #0
 408 0094 31D1     		bne	.L32
 409              	.L22:
  83:Core/Src/tim.c ****   {
 410              		.loc 1 83 3 is_stmt 1 view .LVU122
  83:Core/Src/tim.c ****   {
 411              		.loc 1 83 7 is_stmt 0 view .LVU123
 412 0096 0422     		movs	r2, #4
 413 0098 09A9     		add	r1, sp, #36
 414 009a 1F48     		ldr	r0, .L37
 415 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 416              	.LVL15:
  83:Core/Src/tim.c ****   {
 417              		.loc 1 83 6 view .LVU124
 418 00a0 70BB     		cbnz	r0, .L33
 419              	.L23:
  87:Core/Src/tim.c ****   {
 420              		.loc 1 87 3 is_stmt 1 view .LVU125
  87:Core/Src/tim.c ****   {
 421              		.loc 1 87 7 is_stmt 0 view .LVU126
 422 00a2 0822     		movs	r2, #8
 423 00a4 09A9     		add	r1, sp, #36
 424 00a6 1C48     		ldr	r0, .L37
 425 00a8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 426              	.LVL16:
  87:Core/Src/tim.c ****   {
 427              		.loc 1 87 6 view .LVU127
 428 00ac 58BB     		cbnz	r0, .L34
 429              	.L24:
  91:Core/Src/tim.c ****   {
 430              		.loc 1 91 3 is_stmt 1 view .LVU128
  91:Core/Src/tim.c ****   {
 431              		.loc 1 91 7 is_stmt 0 view .LVU129
 432 00ae 0C22     		movs	r2, #12
 433 00b0 09A9     		add	r1, sp, #36
 434 00b2 1948     		ldr	r0, .L37
 435 00b4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 436              	.LVL17:
  91:Core/Src/tim.c ****   {
 437              		.loc 1 91 6 view .LVU130
 438 00b8 40BB     		cbnz	r0, .L35
 439              	.L25:
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 440              		.loc 1 95 3 is_stmt 1 view .LVU131
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 441              		.loc 1 95 40 is_stmt 0 view .LVU132
 442 00ba 0023     		movs	r3, #0
 443 00bc 0193     		str	r3, [sp, #4]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 444              		.loc 1 96 3 is_stmt 1 view .LVU133
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 445              		.loc 1 96 41 is_stmt 0 view .LVU134
 446 00be 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 15


  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 447              		.loc 1 97 3 is_stmt 1 view .LVU135
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 448              		.loc 1 97 34 is_stmt 0 view .LVU136
 449 00c0 0393     		str	r3, [sp, #12]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 450              		.loc 1 98 3 is_stmt 1 view .LVU137
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 451              		.loc 1 98 33 is_stmt 0 view .LVU138
 452 00c2 0493     		str	r3, [sp, #16]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 453              		.loc 1 99 3 is_stmt 1 view .LVU139
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 454              		.loc 1 99 35 is_stmt 0 view .LVU140
 455 00c4 0593     		str	r3, [sp, #20]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 456              		.loc 1 100 3 is_stmt 1 view .LVU141
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 457              		.loc 1 100 38 is_stmt 0 view .LVU142
 458 00c6 4FF40052 		mov	r2, #8192
 459 00ca 0692     		str	r2, [sp, #24]
 101:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 460              		.loc 1 101 3 is_stmt 1 view .LVU143
 101:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 461              		.loc 1 101 40 is_stmt 0 view .LVU144
 462 00cc 0893     		str	r3, [sp, #32]
 102:Core/Src/tim.c ****   {
 463              		.loc 1 102 3 is_stmt 1 view .LVU145
 102:Core/Src/tim.c ****   {
 464              		.loc 1 102 7 is_stmt 0 view .LVU146
 465 00ce 01A9     		add	r1, sp, #4
 466 00d0 1148     		ldr	r0, .L37
 467 00d2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 468              	.LVL18:
 102:Core/Src/tim.c ****   {
 469              		.loc 1 102 6 view .LVU147
 470 00d6 E0B9     		cbnz	r0, .L36
 471              	.L26:
 109:Core/Src/tim.c **** 
 472              		.loc 1 109 3 is_stmt 1 view .LVU148
 473 00d8 0F48     		ldr	r0, .L37
 474 00da FFF7FEFF 		bl	HAL_TIM_MspPostInit
 475              	.LVL19:
 111:Core/Src/tim.c **** /* TIM2 init function */
 476              		.loc 1 111 1 is_stmt 0 view .LVU149
 477 00de 16B0     		add	sp, sp, #88
 478              	.LCFI9:
 479              		.cfi_remember_state
 480              		.cfi_def_cfa_offset 8
 481              		@ sp needed
 482 00e0 10BD     		pop	{r4, pc}
 483              	.L28:
 484              	.LCFI10:
 485              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
 486              		.loc 1 55 5 is_stmt 1 view .LVU150
 487 00e2 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 16


 488              	.LVL20:
 489 00e6 B0E7     		b	.L18
 490              	.L29:
  60:Core/Src/tim.c ****   }
 491              		.loc 1 60 5 view .LVU151
 492 00e8 FFF7FEFF 		bl	Error_Handler
 493              	.LVL21:
 494 00ec B6E7     		b	.L19
 495              	.L30:
  64:Core/Src/tim.c ****   }
 496              		.loc 1 64 5 view .LVU152
 497 00ee FFF7FEFF 		bl	Error_Handler
 498              	.LVL22:
 499 00f2 B8E7     		b	.L20
 500              	.L31:
  70:Core/Src/tim.c ****   }
 501              		.loc 1 70 5 view .LVU153
 502 00f4 FFF7FEFF 		bl	Error_Handler
 503              	.LVL23:
 504 00f8 BEE7     		b	.L21
 505              	.L32:
  81:Core/Src/tim.c ****   }
 506              		.loc 1 81 5 view .LVU154
 507 00fa FFF7FEFF 		bl	Error_Handler
 508              	.LVL24:
 509 00fe CAE7     		b	.L22
 510              	.L33:
  85:Core/Src/tim.c ****   }
 511              		.loc 1 85 5 view .LVU155
 512 0100 FFF7FEFF 		bl	Error_Handler
 513              	.LVL25:
 514 0104 CDE7     		b	.L23
 515              	.L34:
  89:Core/Src/tim.c ****   }
 516              		.loc 1 89 5 view .LVU156
 517 0106 FFF7FEFF 		bl	Error_Handler
 518              	.LVL26:
 519 010a D0E7     		b	.L24
 520              	.L35:
  93:Core/Src/tim.c ****   }
 521              		.loc 1 93 5 view .LVU157
 522 010c FFF7FEFF 		bl	Error_Handler
 523              	.LVL27:
 524 0110 D3E7     		b	.L25
 525              	.L36:
 104:Core/Src/tim.c ****   }
 526              		.loc 1 104 5 view .LVU158
 527 0112 FFF7FEFF 		bl	Error_Handler
 528              	.LVL28:
 529 0116 DFE7     		b	.L26
 530              	.L38:
 531              		.align	2
 532              	.L37:
 533 0118 00000000 		.word	.LANCHOR0
 534 011c 00000140 		.word	1073807360
 535              		.cfi_endproc
 536              	.LFE134:
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 17


 538              		.section	.text.MX_TIM2_Init,"ax",%progbits
 539              		.align	1
 540              		.global	MX_TIM2_Init
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	MX_TIM2_Init:
 546              	.LFB135:
 114:Core/Src/tim.c **** 
 547              		.loc 1 114 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 56
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551 0000 00B5     		push	{lr}
 552              	.LCFI11:
 553              		.cfi_def_cfa_offset 4
 554              		.cfi_offset 14, -4
 555 0002 8FB0     		sub	sp, sp, #60
 556              	.LCFI12:
 557              		.cfi_def_cfa_offset 64
 120:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 558              		.loc 1 120 3 view .LVU160
 120:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 559              		.loc 1 120 26 is_stmt 0 view .LVU161
 560 0004 0023     		movs	r3, #0
 561 0006 0A93     		str	r3, [sp, #40]
 562 0008 0B93     		str	r3, [sp, #44]
 563 000a 0C93     		str	r3, [sp, #48]
 564 000c 0D93     		str	r3, [sp, #52]
 121:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 565              		.loc 1 121 3 is_stmt 1 view .LVU162
 121:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 566              		.loc 1 121 27 is_stmt 0 view .LVU163
 567 000e 0893     		str	r3, [sp, #32]
 568 0010 0993     		str	r3, [sp, #36]
 122:Core/Src/tim.c **** 
 569              		.loc 1 122 3 is_stmt 1 view .LVU164
 122:Core/Src/tim.c **** 
 570              		.loc 1 122 22 is_stmt 0 view .LVU165
 571 0012 0193     		str	r3, [sp, #4]
 572 0014 0293     		str	r3, [sp, #8]
 573 0016 0393     		str	r3, [sp, #12]
 574 0018 0493     		str	r3, [sp, #16]
 575 001a 0593     		str	r3, [sp, #20]
 576 001c 0693     		str	r3, [sp, #24]
 577 001e 0793     		str	r3, [sp, #28]
 127:Core/Src/tim.c ****   htim2.Init.Prescaler = 168-1;
 578              		.loc 1 127 3 is_stmt 1 view .LVU166
 127:Core/Src/tim.c ****   htim2.Init.Prescaler = 168-1;
 579              		.loc 1 127 18 is_stmt 0 view .LVU167
 580 0020 2248     		ldr	r0, .L51
 581 0022 4FF08042 		mov	r2, #1073741824
 582 0026 0260     		str	r2, [r0]
 128:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 583              		.loc 1 128 3 is_stmt 1 view .LVU168
 128:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 584              		.loc 1 128 24 is_stmt 0 view .LVU169
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 18


 585 0028 A722     		movs	r2, #167
 586 002a 4260     		str	r2, [r0, #4]
 129:Core/Src/tim.c ****   htim2.Init.Period = 20000-1;
 587              		.loc 1 129 3 is_stmt 1 view .LVU170
 129:Core/Src/tim.c ****   htim2.Init.Period = 20000-1;
 588              		.loc 1 129 26 is_stmt 0 view .LVU171
 589 002c 8360     		str	r3, [r0, #8]
 130:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 590              		.loc 1 130 3 is_stmt 1 view .LVU172
 130:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 591              		.loc 1 130 21 is_stmt 0 view .LVU173
 592 002e 44F61F62 		movw	r2, #19999
 593 0032 C260     		str	r2, [r0, #12]
 131:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 594              		.loc 1 131 3 is_stmt 1 view .LVU174
 131:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 595              		.loc 1 131 28 is_stmt 0 view .LVU175
 596 0034 0361     		str	r3, [r0, #16]
 132:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 597              		.loc 1 132 3 is_stmt 1 view .LVU176
 132:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 598              		.loc 1 132 32 is_stmt 0 view .LVU177
 599 0036 8361     		str	r3, [r0, #24]
 133:Core/Src/tim.c ****   {
 600              		.loc 1 133 3 is_stmt 1 view .LVU178
 133:Core/Src/tim.c ****   {
 601              		.loc 1 133 7 is_stmt 0 view .LVU179
 602 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 603              	.LVL29:
 133:Core/Src/tim.c ****   {
 604              		.loc 1 133 6 view .LVU180
 605 003c 30BB     		cbnz	r0, .L46
 606              	.L40:
 137:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 607              		.loc 1 137 3 is_stmt 1 view .LVU181
 137:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 608              		.loc 1 137 34 is_stmt 0 view .LVU182
 609 003e 4FF48053 		mov	r3, #4096
 610 0042 0A93     		str	r3, [sp, #40]
 138:Core/Src/tim.c ****   {
 611              		.loc 1 138 3 is_stmt 1 view .LVU183
 138:Core/Src/tim.c ****   {
 612              		.loc 1 138 7 is_stmt 0 view .LVU184
 613 0044 0AA9     		add	r1, sp, #40
 614 0046 1948     		ldr	r0, .L51
 615 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 616              	.LVL30:
 138:Core/Src/tim.c ****   {
 617              		.loc 1 138 6 view .LVU185
 618 004c 08BB     		cbnz	r0, .L47
 619              	.L41:
 142:Core/Src/tim.c ****   {
 620              		.loc 1 142 3 is_stmt 1 view .LVU186
 142:Core/Src/tim.c ****   {
 621              		.loc 1 142 7 is_stmt 0 view .LVU187
 622 004e 1748     		ldr	r0, .L51
 623 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 19


 624              	.LVL31:
 142:Core/Src/tim.c ****   {
 625              		.loc 1 142 6 view .LVU188
 626 0054 00BB     		cbnz	r0, .L48
 627              	.L42:
 146:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 628              		.loc 1 146 3 is_stmt 1 view .LVU189
 146:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 629              		.loc 1 146 37 is_stmt 0 view .LVU190
 630 0056 0023     		movs	r3, #0
 631 0058 0893     		str	r3, [sp, #32]
 147:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 632              		.loc 1 147 3 is_stmt 1 view .LVU191
 147:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 633              		.loc 1 147 33 is_stmt 0 view .LVU192
 634 005a 0993     		str	r3, [sp, #36]
 148:Core/Src/tim.c ****   {
 635              		.loc 1 148 3 is_stmt 1 view .LVU193
 148:Core/Src/tim.c ****   {
 636              		.loc 1 148 7 is_stmt 0 view .LVU194
 637 005c 08A9     		add	r1, sp, #32
 638 005e 1348     		ldr	r0, .L51
 639 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 640              	.LVL32:
 148:Core/Src/tim.c ****   {
 641              		.loc 1 148 6 view .LVU195
 642 0064 D8B9     		cbnz	r0, .L49
 643              	.L43:
 152:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 644              		.loc 1 152 3 is_stmt 1 view .LVU196
 152:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 645              		.loc 1 152 20 is_stmt 0 view .LVU197
 646 0066 6023     		movs	r3, #96
 647 0068 0193     		str	r3, [sp, #4]
 153:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 648              		.loc 1 153 3 is_stmt 1 view .LVU198
 153:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 649              		.loc 1 153 19 is_stmt 0 view .LVU199
 650 006a 0023     		movs	r3, #0
 651 006c 0293     		str	r3, [sp, #8]
 154:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 652              		.loc 1 154 3 is_stmt 1 view .LVU200
 154:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 653              		.loc 1 154 24 is_stmt 0 view .LVU201
 654 006e 0393     		str	r3, [sp, #12]
 155:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 655              		.loc 1 155 3 is_stmt 1 view .LVU202
 155:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 656              		.loc 1 155 24 is_stmt 0 view .LVU203
 657 0070 0593     		str	r3, [sp, #20]
 156:Core/Src/tim.c ****   {
 658              		.loc 1 156 3 is_stmt 1 view .LVU204
 156:Core/Src/tim.c ****   {
 659              		.loc 1 156 7 is_stmt 0 view .LVU205
 660 0072 0422     		movs	r2, #4
 661 0074 0DEB0201 		add	r1, sp, r2
 662 0078 0C48     		ldr	r0, .L51
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 20


 663 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 664              	.LVL33:
 156:Core/Src/tim.c ****   {
 665              		.loc 1 156 6 view .LVU206
 666 007e 88B9     		cbnz	r0, .L50
 667              	.L44:
 163:Core/Src/tim.c **** 
 668              		.loc 1 163 3 is_stmt 1 view .LVU207
 669 0080 0A48     		ldr	r0, .L51
 670 0082 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 671              	.LVL34:
 165:Core/Src/tim.c **** 
 672              		.loc 1 165 1 is_stmt 0 view .LVU208
 673 0086 0FB0     		add	sp, sp, #60
 674              	.LCFI13:
 675              		.cfi_remember_state
 676              		.cfi_def_cfa_offset 4
 677              		@ sp needed
 678 0088 5DF804FB 		ldr	pc, [sp], #4
 679              	.L46:
 680              	.LCFI14:
 681              		.cfi_restore_state
 135:Core/Src/tim.c ****   }
 682              		.loc 1 135 5 is_stmt 1 view .LVU209
 683 008c FFF7FEFF 		bl	Error_Handler
 684              	.LVL35:
 685 0090 D5E7     		b	.L40
 686              	.L47:
 140:Core/Src/tim.c ****   }
 687              		.loc 1 140 5 view .LVU210
 688 0092 FFF7FEFF 		bl	Error_Handler
 689              	.LVL36:
 690 0096 DAE7     		b	.L41
 691              	.L48:
 144:Core/Src/tim.c ****   }
 692              		.loc 1 144 5 view .LVU211
 693 0098 FFF7FEFF 		bl	Error_Handler
 694              	.LVL37:
 695 009c DBE7     		b	.L42
 696              	.L49:
 150:Core/Src/tim.c ****   }
 697              		.loc 1 150 5 view .LVU212
 698 009e FFF7FEFF 		bl	Error_Handler
 699              	.LVL38:
 700 00a2 E0E7     		b	.L43
 701              	.L50:
 158:Core/Src/tim.c ****   }
 702              		.loc 1 158 5 view .LVU213
 703 00a4 FFF7FEFF 		bl	Error_Handler
 704              	.LVL39:
 705 00a8 EAE7     		b	.L44
 706              	.L52:
 707 00aa 00BF     		.align	2
 708              	.L51:
 709 00ac 00000000 		.word	.LANCHOR1
 710              		.cfi_endproc
 711              	.LFE135:
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 21


 713              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 714              		.align	1
 715              		.global	HAL_TIM_Base_MspDeInit
 716              		.syntax unified
 717              		.thumb
 718              		.thumb_func
 720              	HAL_TIM_Base_MspDeInit:
 721              	.LVL40:
 722              	.LFB138:
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 245:Core/Src/tim.c **** {
 723              		.loc 1 245 1 view -0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 0
 726              		@ frame_needed = 0, uses_anonymous_args = 0
 727              		@ link register save eliminated.
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 728              		.loc 1 247 3 view .LVU215
 729              		.loc 1 247 20 is_stmt 0 view .LVU216
 730 0000 0368     		ldr	r3, [r0]
 731              		.loc 1 247 5 view .LVU217
 732 0002 0A4A     		ldr	r2, .L58
 733 0004 9342     		cmp	r3, r2
 734 0006 03D0     		beq	.L56
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 252:Core/Src/tim.c ****     /* Peripheral clock disable */
 253:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 257:Core/Src/tim.c ****   }
 258:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 735              		.loc 1 258 8 is_stmt 1 view .LVU218
 736              		.loc 1 258 10 is_stmt 0 view .LVU219
 737 0008 B3F1804F 		cmp	r3, #1073741824
 738 000c 07D0     		beq	.L57
 739              	.L53:
 259:Core/Src/tim.c ****   {
 260:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 263:Core/Src/tim.c ****     /* Peripheral clock disable */
 264:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 268:Core/Src/tim.c ****   }
 269:Core/Src/tim.c **** }
 740              		.loc 1 269 1 view .LVU220
 741 000e 7047     		bx	lr
 742              	.L56:
 253:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 22


 743              		.loc 1 253 5 is_stmt 1 view .LVU221
 744 0010 02F59C32 		add	r2, r2, #79872
 745 0014 536C     		ldr	r3, [r2, #68]
 746 0016 23F00103 		bic	r3, r3, #1
 747 001a 5364     		str	r3, [r2, #68]
 748 001c 7047     		bx	lr
 749              	.L57:
 264:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 750              		.loc 1 264 5 view .LVU222
 751 001e 044A     		ldr	r2, .L58+4
 752 0020 136C     		ldr	r3, [r2, #64]
 753 0022 23F00103 		bic	r3, r3, #1
 754 0026 1364     		str	r3, [r2, #64]
 755              		.loc 1 269 1 is_stmt 0 view .LVU223
 756 0028 F1E7     		b	.L53
 757              	.L59:
 758 002a 00BF     		.align	2
 759              	.L58:
 760 002c 00000140 		.word	1073807360
 761 0030 00380240 		.word	1073887232
 762              		.cfi_endproc
 763              	.LFE138:
 765              		.global	htim2
 766              		.global	htim1
 767              		.section	.bss.htim1,"aw",%nobits
 768              		.align	2
 769              		.set	.LANCHOR0,. + 0
 772              	htim1:
 773 0000 00000000 		.space	72
 773      00000000 
 773      00000000 
 773      00000000 
 773      00000000 
 774              		.section	.bss.htim2,"aw",%nobits
 775              		.align	2
 776              		.set	.LANCHOR1,. + 0
 779              	htim2:
 780 0000 00000000 		.space	72
 780      00000000 
 780      00000000 
 780      00000000 
 780      00000000 
 781              		.text
 782              	.Letext0:
 783              		.file 2 "d:\\baidunetdiskdownload\\archive\\ec\\vscode_ozone\\gcc-arm-none-eabi-10.3-2021.10-win32
 784              		.file 3 "d:\\baidunetdiskdownload\\archive\\ec\\vscode_ozone\\gcc-arm-none-eabi-10.3-2021.10-win32
 785              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 786              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 787              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 788              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 789              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 790              		.file 9 "Core/Inc/tim.h"
 791              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 792              		.file 11 "Core/Inc/main.h"
 793              		.file 12 "<built-in>"
ARM GAS  C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:20     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:26     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:104    .text.HAL_TIM_Base_MspInit:00000048 $d
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:110    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:116    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:249    .text.HAL_TIM_MspPostInit:00000084 $d
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:257    .text.MX_TIM1_Init:00000000 $t
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:263    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:533    .text.MX_TIM1_Init:00000118 $d
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:539    .text.MX_TIM2_Init:00000000 $t
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:545    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:709    .text.MX_TIM2_Init:000000ac $d
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:714    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:720    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:760    .text.HAL_TIM_Base_MspDeInit:0000002c $d
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:779    .bss.htim2:00000000 htim2
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:772    .bss.htim1:00000000 htim1
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:768    .bss.htim1:00000000 $d
C:\Users\HUAWEI\AppData\Local\Temp\ccPqw5KO.s:775    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
