{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 14:45:04 2011 " "Info: Processing started: Mon Jun 13 14:45:04 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_Clock -c DE2_Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50Mhz " "Info: Assuming node \"clk_50Mhz\" is an undefined clock" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_400HZ " "Info: Detected ripple clock \"CLK_400HZ\" as buffer" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50Mhz register state.WRITE_CHAR3 register DATA_BUS_VALUE\[1\] 257.14 MHz 3.889 ns Internal " "Info: Clock \"clk_50Mhz\" has Internal fmax of 257.14 MHz between source register \"state.WRITE_CHAR3\" and destination register \"DATA_BUS_VALUE\[1\]\" (period= 3.889 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.690 ns + Longest register register " "Info: + Longest register to register delay is 3.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.WRITE_CHAR3 1 REG LCFF_X47_Y25_N19 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N19; Fanout = 18; REG Node = 'state.WRITE_CHAR3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.WRITE_CHAR3 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.150 ns) 1.499 ns Selector8~11 2 COMB LCCOMB_X46_Y22_N10 1 " "Info: 2: + IC(1.349 ns) + CELL(0.150 ns) = 1.499 ns; Loc. = LCCOMB_X46_Y22_N10; Fanout = 1; COMB Node = 'Selector8~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { state.WRITE_CHAR3 Selector8~11 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 2.197 ns Selector8~12 3 COMB LCCOMB_X46_Y22_N4 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 2.197 ns; Loc. = LCCOMB_X46_Y22_N4; Fanout = 1; COMB Node = 'Selector8~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { Selector8~11 Selector8~12 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.438 ns) 3.110 ns Selector8~15 4 COMB LCCOMB_X45_Y22_N4 1 " "Info: 4: + IC(0.475 ns) + CELL(0.438 ns) = 3.110 ns; Loc. = LCCOMB_X45_Y22_N4; Fanout = 1; COMB Node = 'Selector8~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Selector8~12 Selector8~15 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.242 ns) 3.606 ns Selector8~29 5 COMB LCCOMB_X45_Y22_N0 1 " "Info: 5: + IC(0.254 ns) + CELL(0.242 ns) = 3.606 ns; Loc. = LCCOMB_X45_Y22_N0; Fanout = 1; COMB Node = 'Selector8~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { Selector8~15 Selector8~29 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.690 ns DATA_BUS_VALUE\[1\] 6 REG LCFF_X45_Y22_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.690 ns; Loc. = LCFF_X45_Y22_N1; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector8~29 DATA_BUS_VALUE[1] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 36.64 % ) " "Info: Total cell delay = 1.352 ns ( 36.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.338 ns ( 63.36 % ) " "Info: Total interconnect delay = 2.338 ns ( 63.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { state.WRITE_CHAR3 Selector8~11 Selector8~12 Selector8~15 Selector8~29 DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { state.WRITE_CHAR3 {} Selector8~11 {} Selector8~12 {} Selector8~15 {} Selector8~29 {} DATA_BUS_VALUE[1] {} } { 0.000ns 1.349ns 0.260ns 0.475ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.438ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns - Smallest " "Info: - Smallest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 4.311 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50Mhz\" to destination register is 4.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N1 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G0 49 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 4.311 ns DATA_BUS_VALUE\[1\] 4 REG LCFF_X45_Y22_N1 2 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 4.311 ns; Loc. = LCFF_X45_Y22_N1; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLK_400HZ~clkctrl DATA_BUS_VALUE[1] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.89 % ) " "Info: Total cell delay = 2.323 ns ( 53.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.988 ns ( 46.11 % ) " "Info: Total interconnect delay = 1.988 ns ( 46.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.311 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.311 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 4.296 ns - Longest register " "Info: - Longest clock path from clock \"clk_50Mhz\" to source register is 4.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N1 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G0 49 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 4.296 ns state.WRITE_CHAR3 4 REG LCFF_X47_Y25_N19 18 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 4.296 ns; Loc. = LCFF_X47_Y25_N19; Fanout = 18; REG Node = 'state.WRITE_CHAR3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLK_400HZ~clkctrl state.WRITE_CHAR3 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.07 % ) " "Info: Total cell delay = 2.323 ns ( 54.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.973 ns ( 45.93 % ) " "Info: Total interconnect delay = 1.973 ns ( 45.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl state.WRITE_CHAR3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} state.WRITE_CHAR3 {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.311 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.311 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl state.WRITE_CHAR3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} state.WRITE_CHAR3 {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { state.WRITE_CHAR3 Selector8~11 Selector8~12 Selector8~15 Selector8~29 DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.690 ns" { state.WRITE_CHAR3 {} Selector8~11 {} Selector8~12 {} Selector8~15 {} Selector8~29 {} DATA_BUS_VALUE[1] {} } { 0.000ns 1.349ns 0.260ns 0.475ns 0.254ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.438ns 0.242ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.311 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.311 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl state.WRITE_CHAR3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} state.WRITE_CHAR3 {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DATA_BUS_VALUE\[6\] sel\[3\] clk_50Mhz 5.846 ns register " "Info: tsu for register \"DATA_BUS_VALUE\[6\]\" (data pin = \"sel\[3\]\", clock pin = \"clk_50Mhz\") is 5.846 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.184 ns + Longest pin register " "Info: + Longest pin to register delay is 10.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[3\] 1 PIN PIN_AE14 70 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 70; PIN Node = 'sel\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[3] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.812 ns) + CELL(0.371 ns) 4.182 ns DATA_BUS_VALUE~34 2 COMB LCCOMB_X47_Y24_N6 4 " "Info: 2: + IC(2.812 ns) + CELL(0.371 ns) = 4.182 ns; Loc. = LCCOMB_X47_Y24_N6; Fanout = 4; COMB Node = 'DATA_BUS_VALUE~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { sel[3] DATA_BUS_VALUE~34 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 5.215 ns DATA_BUS_VALUE~35 3 COMB LCCOMB_X48_Y21_N16 2 " "Info: 3: + IC(0.758 ns) + CELL(0.275 ns) = 5.215 ns; Loc. = LCCOMB_X48_Y21_N16; Fanout = 2; COMB Node = 'DATA_BUS_VALUE~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { DATA_BUS_VALUE~34 DATA_BUS_VALUE~35 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.245 ns) 5.717 ns DATA_BUS_VALUE~80 4 COMB LCCOMB_X48_Y21_N14 1 " "Info: 4: + IC(0.257 ns) + CELL(0.245 ns) = 5.717 ns; Loc. = LCCOMB_X48_Y21_N14; Fanout = 1; COMB Node = 'DATA_BUS_VALUE~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { DATA_BUS_VALUE~35 DATA_BUS_VALUE~80 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.420 ns) 7.145 ns DATA_BUS_VALUE~72 5 COMB LCCOMB_X46_Y25_N6 1 " "Info: 5: + IC(1.008 ns) + CELL(0.420 ns) = 7.145 ns; Loc. = LCCOMB_X46_Y25_N6; Fanout = 1; COMB Node = 'DATA_BUS_VALUE~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { DATA_BUS_VALUE~80 DATA_BUS_VALUE~72 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.438 ns) 8.545 ns DATA_BUS_VALUE~73 6 COMB LCCOMB_X47_Y24_N24 1 " "Info: 6: + IC(0.962 ns) + CELL(0.438 ns) = 8.545 ns; Loc. = LCCOMB_X47_Y24_N24; Fanout = 1; COMB Node = 'DATA_BUS_VALUE~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { DATA_BUS_VALUE~72 DATA_BUS_VALUE~73 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.271 ns) 9.703 ns Selector3~7 7 COMB LCCOMB_X47_Y24_N26 1 " "Info: 7: + IC(0.887 ns) + CELL(0.271 ns) = 9.703 ns; Loc. = LCCOMB_X47_Y24_N26; Fanout = 1; COMB Node = 'Selector3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { DATA_BUS_VALUE~73 Selector3~7 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.149 ns) 10.100 ns Selector3~13 8 COMB LCCOMB_X47_Y24_N12 1 " "Info: 8: + IC(0.248 ns) + CELL(0.149 ns) = 10.100 ns; Loc. = LCCOMB_X47_Y24_N12; Fanout = 1; COMB Node = 'Selector3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Selector3~7 Selector3~13 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.184 ns DATA_BUS_VALUE\[6\] 9 REG LCFF_X47_Y24_N13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 10.184 ns; Loc. = LCFF_X47_Y24_N13; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~13 DATA_BUS_VALUE[6] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 31.93 % ) " "Info: Total cell delay = 3.252 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.932 ns ( 68.07 % ) " "Info: Total interconnect delay = 6.932 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.184 ns" { sel[3] DATA_BUS_VALUE~34 DATA_BUS_VALUE~35 DATA_BUS_VALUE~80 DATA_BUS_VALUE~72 DATA_BUS_VALUE~73 Selector3~7 Selector3~13 DATA_BUS_VALUE[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.184 ns" { sel[3] {} sel[3]~combout {} DATA_BUS_VALUE~34 {} DATA_BUS_VALUE~35 {} DATA_BUS_VALUE~80 {} DATA_BUS_VALUE~72 {} DATA_BUS_VALUE~73 {} Selector3~7 {} Selector3~13 {} DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 2.812ns 0.758ns 0.257ns 1.008ns 0.962ns 0.887ns 0.248ns 0.000ns } { 0.000ns 0.999ns 0.371ns 0.275ns 0.245ns 0.420ns 0.438ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 4.302 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50Mhz\" to destination register is 4.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N1 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G0 49 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 4.302 ns DATA_BUS_VALUE\[6\] 4 REG LCFF_X47_Y24_N13 2 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 4.302 ns; Loc. = LCFF_X47_Y24_N13; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK_400HZ~clkctrl DATA_BUS_VALUE[6] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.00 % ) " "Info: Total cell delay = 2.323 ns ( 54.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.979 ns ( 46.00 % ) " "Info: Total interconnect delay = 1.979 ns ( 46.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.302 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.302 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.184 ns" { sel[3] DATA_BUS_VALUE~34 DATA_BUS_VALUE~35 DATA_BUS_VALUE~80 DATA_BUS_VALUE~72 DATA_BUS_VALUE~73 Selector3~7 Selector3~13 DATA_BUS_VALUE[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.184 ns" { sel[3] {} sel[3]~combout {} DATA_BUS_VALUE~34 {} DATA_BUS_VALUE~35 {} DATA_BUS_VALUE~80 {} DATA_BUS_VALUE~72 {} DATA_BUS_VALUE~73 {} Selector3~7 {} Selector3~13 {} DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 2.812ns 0.758ns 0.257ns 1.008ns 0.962ns 0.887ns 0.248ns 0.000ns } { 0.000ns 0.999ns 0.371ns 0.275ns 0.245ns 0.420ns 0.438ns 0.271ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.302 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.302 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50Mhz DATA_BUS\[5\] DATA_BUS_VALUE\[5\] 11.089 ns register " "Info: tco from clock \"clk_50Mhz\" to destination pin \"DATA_BUS\[5\]\" through register \"DATA_BUS_VALUE\[5\]\" is 11.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz source 4.302 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to source register is 4.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N1 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G0 49 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 4.302 ns DATA_BUS_VALUE\[5\] 4 REG LCFF_X47_Y24_N19 2 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 4.302 ns; Loc. = LCFF_X47_Y24_N19; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK_400HZ~clkctrl DATA_BUS_VALUE[5] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.00 % ) " "Info: Total cell delay = 2.323 ns ( 54.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.979 ns ( 46.00 % ) " "Info: Total interconnect delay = 1.979 ns ( 46.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.302 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.302 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[5] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.537 ns + Longest register pin " "Info: + Longest register to pin delay is 6.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA_BUS_VALUE\[5\] 1 REG LCFF_X47_Y24_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y24_N19; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS_VALUE[5] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.895 ns) + CELL(2.642 ns) 6.537 ns DATA_BUS\[5\] 2 PIN PIN_J3 0 " "Info: 2: + IC(3.895 ns) + CELL(2.642 ns) = 6.537 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'DATA_BUS\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { DATA_BUS_VALUE[5] DATA_BUS[5] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 40.42 % ) " "Info: Total cell delay = 2.642 ns ( 40.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.895 ns ( 59.58 % ) " "Info: Total interconnect delay = 3.895 ns ( 59.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { DATA_BUS_VALUE[5] DATA_BUS[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { DATA_BUS_VALUE[5] {} DATA_BUS[5] {} } { 0.000ns 3.895ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.302 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.302 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[5] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { DATA_BUS_VALUE[5] DATA_BUS[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { DATA_BUS_VALUE[5] {} DATA_BUS[5] {} } { 0.000ns 3.895ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DATA_BUS_VALUE\[2\] sel\[1\] clk_50Mhz 1.724 ns register " "Info: th for register \"DATA_BUS_VALUE\[2\]\" (data pin = \"sel\[1\]\", clock pin = \"clk_50Mhz\") is 1.724 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50Mhz destination 4.314 ns + Longest register " "Info: + Longest clock path from clock \"clk_50Mhz\" to destination register is 4.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50Mhz } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns CLK_400HZ 2 REG LCFF_X1_Y18_N1 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk_50Mhz CLK_400HZ } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns CLK_400HZ~clkctrl 3 COMB CLKCTRL_G0 49 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { CLK_400HZ CLK_400HZ~clkctrl } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.314 ns DATA_BUS_VALUE\[2\] 4 REG LCFF_X46_Y21_N29 2 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 4.314 ns; Loc. = LCFF_X46_Y21_N29; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK_400HZ~clkctrl DATA_BUS_VALUE[2] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.85 % ) " "Info: Total cell delay = 2.323 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.991 ns ( 46.15 % ) " "Info: Total interconnect delay = 1.991 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.856 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[1\] 1 PIN PIN_N26 80 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 80; PIN Node = 'sel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.271 ns) 2.377 ns Selector7~32 2 COMB LCCOMB_X46_Y21_N26 1 " "Info: 2: + IC(1.107 ns) + CELL(0.271 ns) = 2.377 ns; Loc. = LCCOMB_X46_Y21_N26; Fanout = 1; COMB Node = 'Selector7~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { sel[1] Selector7~32 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 2.772 ns Selector7~45 3 COMB LCCOMB_X46_Y21_N28 1 " "Info: 3: + IC(0.246 ns) + CELL(0.149 ns) = 2.772 ns; Loc. = LCCOMB_X46_Y21_N28; Fanout = 1; COMB Node = 'Selector7~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Selector7~32 Selector7~45 } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.856 ns DATA_BUS_VALUE\[2\] 4 REG LCFF_X46_Y21_N29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.856 ns; Loc. = LCFF_X46_Y21_N29; Fanout = 2; REG Node = 'DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector7~45 DATA_BUS_VALUE[2] } "NODE_NAME" } } { "DE2_CLOCK.vhd" "" { Text "E:/SDownload/de2_clock/DE2_CLOCK.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 52.63 % ) " "Info: Total cell delay = 1.503 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.353 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.353 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { sel[1] Selector7~32 Selector7~45 DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { sel[1] {} sel[1]~combout {} Selector7~32 {} Selector7~45 {} DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.107ns 0.246ns 0.000ns } { 0.000ns 0.999ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { clk_50Mhz CLK_400HZ CLK_400HZ~clkctrl DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { clk_50Mhz {} clk_50Mhz~combout {} CLK_400HZ {} CLK_400HZ~clkctrl {} DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { sel[1] Selector7~32 Selector7~45 DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { sel[1] {} sel[1]~combout {} Selector7~32 {} Selector7~45 {} DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.107ns 0.246ns 0.000ns } { 0.000ns 0.999ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 14:45:05 2011 " "Info: Processing ended: Mon Jun 13 14:45:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
