
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000939c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011e8  080094ac  080094ac  0000a4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a694  0800a694  0000c070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a694  0800a694  0000c070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a694  0800a694  0000c070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800a694  0800a694  0000b694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6a0  0800a6a0  0000b6a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800a6a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002140  20000070  0800a714  0000c070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021b0  0800a714  0000c1b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001af9f  00000000  00000000  0000c099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000466a  00000000  00000000  00027038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  0002b6a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012fc  00000000  00000000  0002cf48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d614  00000000  00000000  0002e244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002072a  00000000  00000000  0004b858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000979de  00000000  00000000  0006bf82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103960  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067e8  00000000  00000000  001039a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0010a18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08009494 	.word	0x08009494

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08009494 	.word	0x08009494

08000150 <display_init>:
/**
 * @brief C-callable function to initialize the display subsystem.
 * @note Called once from main.c before the RTOS scheduler starts.
 */
void display_init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    // Create the binary semaphore (it starts "empty")
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 8000154:	2203      	movs	r2, #3
 8000156:	2100      	movs	r1, #0
 8000158:	2001      	movs	r0, #1
 800015a:	f006 fac8 	bl	80066ee <xQueueGenericCreate>
 800015e:	4603      	mov	r3, r0
 8000160:	4a01      	ldr	r2, [pc, #4]	@ (8000168 <display_init+0x18>)
 8000162:	6013      	str	r3, [r2, #0]
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}
 8000168:	2000008c 	.word	0x2000008c

0800016c <display_task_entry>:
/**
 * @brief RTOS task entry function.
 * @note Called by freertos.c to start the display task.
 */
void display_task_entry(void *argument)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // Pass control to our C++ object's main task method
    g_display.task();
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <display_task_entry+0x18>)
 8000176:	f000 f893 	bl	80002a0 <_ZN9MyDisplay4taskEv>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	20000090 	.word	0x20000090

08000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
// --- C++ Class Implementation ---

/**
 * @brief Constructor for MyDisplay class.
 */
MyDisplay::MyDisplay(I2C_HandleTypeDef *hi2c)
 8000188:	b480      	push	{r7}
 800018a:	b083      	sub	sp, #12
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
 8000190:	6039      	str	r1, [r7, #0]
{
    // Initialize private member variables
    this->hi2c = hi2c;
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	683a      	ldr	r2, [r7, #0]
 8000196:	601a      	str	r2, [r3, #0]
    this->current_key = 0;      // '\0' means no key is active
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2200      	movs	r2, #0
 800019c:	711a      	strb	r2, [r3, #4]
    this->needs_update = true;  // Force a screen update on the first run
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2201      	movs	r2, #1
 80001a2:	715a      	strb	r2, [r3, #5]
}
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	4618      	mov	r0, r3
 80001a8:	370c      	adds	r7, #12
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr

080001b0 <_ZN9MyDisplay4initEv>:

/**
 * @brief Private method to initialize the SSD1306 controller.
 */
bool MyDisplay::init(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
    // Wait for the display to power on and stabilize
    vTaskDelay(pdMS_TO_TICKS(100));
 80001b8:	2064      	movs	r0, #100	@ 0x64
 80001ba:	f007 facf 	bl	800775c <vTaskDelay>
    return ssd1306_Init();
 80001be:	f000 fd2b 	bl	8000c18 <ssd1306_Init>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	bf14      	ite	ne
 80001c8:	2301      	movne	r3, #1
 80001ca:	2300      	moveq	r3, #0
 80001cc:	b2db      	uxtb	r3, r3
}
 80001ce:	4618      	mov	r0, r3
 80001d0:	3708      	adds	r7, #8
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}

080001d6 <_ZN9MyDisplay12on_key_pressEc>:

/**
 * @brief Public API called by the keypad task to report a key press.
 */
void MyDisplay::on_key_press(char key)
{
 80001d6:	b480      	push	{r7}
 80001d8:	b085      	sub	sp, #20
 80001da:	af00      	add	r7, sp, #0
 80001dc:	6078      	str	r0, [r7, #4]
 80001de:	460b      	mov	r3, r1
 80001e0:	70fb      	strb	r3, [r7, #3]
    // '*' key acts as a 'clear' command
    char new_key_state = (key == '*') ? 0 : key;
 80001e2:	78fb      	ldrb	r3, [r7, #3]
 80001e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80001e6:	d001      	beq.n	80001ec <_ZN9MyDisplay12on_key_pressEc+0x16>
 80001e8:	78fb      	ldrb	r3, [r7, #3]
 80001ea:	e000      	b.n	80001ee <_ZN9MyDisplay12on_key_pressEc+0x18>
 80001ec:	2300      	movs	r3, #0
 80001ee:	73fb      	strb	r3, [r7, #15]

    if (this->current_key != new_key_state) {
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	791b      	ldrb	r3, [r3, #4]
 80001f4:	7bfa      	ldrb	r2, [r7, #15]
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d005      	beq.n	8000206 <_ZN9MyDisplay12on_key_pressEc+0x30>
        // Only update if the state has actually changed
        this->current_key = new_key_state;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	7bfa      	ldrb	r2, [r7, #15]
 80001fe:	711a      	strb	r2, [r3, #4]
        this->needs_update = true; // Set the flag to trigger a redraw
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	2201      	movs	r2, #1
 8000204:	715a      	strb	r2, [r3, #5]
    }
}
 8000206:	bf00      	nop
 8000208:	3714      	adds	r7, #20
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr

08000210 <_ZN9MyDisplay13update_screenEv>:
 */
/**
 * @brief Renders the 2-zone UI to the buffer and sends it via DMA.
 */
void MyDisplay::update_screen(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
    // 1. Clear the entire buffer
    ssd1306_Fill(Black);
 8000218:	2000      	movs	r0, #0
 800021a:	f000 fde3 	bl	8000de4 <ssd1306_Fill>

    // --- Zone 1: Status Bar (Top 16 pixels) ---

    // Set cursor to the top-left for the status text
    ssd1306_SetCursor(0, 0);
 800021e:	2100      	movs	r1, #0
 8000220:	2000      	movs	r0, #0
 8000222:	f000 fe4b 	bl	8000ebc <ssd1306_SetCursor>

    if (this->current_key == 0) {
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	791b      	ldrb	r3, [r3, #4]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d105      	bne.n	800023a <_ZN9MyDisplay13update_screenEv+0x2a>
        // No key pressed, show "Press a key"
        ssd1306_WriteString("Press a key", &Font_6x8, White);
 800022e:	2201      	movs	r2, #1
 8000230:	4916      	ldr	r1, [pc, #88]	@ (800028c <_ZN9MyDisplay13update_screenEv+0x7c>)
 8000232:	4817      	ldr	r0, [pc, #92]	@ (8000290 <_ZN9MyDisplay13update_screenEv+0x80>)
 8000234:	f000 feda 	bl	8000fec <ssd1306_WriteString>
 8000238:	e004      	b.n	8000244 <_ZN9MyDisplay13update_screenEv+0x34>
    } else {
        // A key is active, show "Key:"
        ssd1306_WriteString("Key:", &Font_6x8, White);
 800023a:	2201      	movs	r2, #1
 800023c:	4913      	ldr	r1, [pc, #76]	@ (800028c <_ZN9MyDisplay13update_screenEv+0x7c>)
 800023e:	4815      	ldr	r0, [pc, #84]	@ (8000294 <_ZN9MyDisplay13update_screenEv+0x84>)
 8000240:	f000 fed4 	bl	8000fec <ssd1306_WriteString>
    // ssd1306_WriteString("[SND]", &Font_6x8, White);


    // --- Zone 2: Main Area (Bottom 48 pixels) ---

    if (this->current_key != 0) {
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	791b      	ldrb	r3, [r3, #4]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d00f      	beq.n	800026c <_ZN9MyDisplay13update_screenEv+0x5c>
        // A key is pressed, draw it big!

        // Center the large character
        // 128 (screen width) - 11 (font width) = 117. 117 / 2 = 58
        // 16 (status bar height) + ( (64-16) / 2 ) - (18 / 2) = 16 + 24 - 9 = 31
        ssd1306_SetCursor(58, 31);
 800024c:	211f      	movs	r1, #31
 800024e:	203a      	movs	r0, #58	@ 0x3a
 8000250:	f000 fe34 	bl	8000ebc <ssd1306_SetCursor>

        // Create a 2-char string to print the single key
        char str[2] = {this->current_key, '\0'};
 8000254:	2300      	movs	r3, #0
 8000256:	81bb      	strh	r3, [r7, #12]
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	791b      	ldrb	r3, [r3, #4]
 800025c:	733b      	strb	r3, [r7, #12]
        ssd1306_WriteString_Large(str, &Font_11x18, White);
 800025e:	f107 030c 	add.w	r3, r7, #12
 8000262:	2201      	movs	r2, #1
 8000264:	490c      	ldr	r1, [pc, #48]	@ (8000298 <_ZN9MyDisplay13update_screenEv+0x88>)
 8000266:	4618      	mov	r0, r3
 8000268:	f000 ffae 	bl	80011c8 <ssd1306_WriteString_Large>
    }

    // 4. Start the non-blocking DMA transfer
    ssd1306_UpdateScreenDMA();
 800026c:	f000 ff14 	bl	8001098 <ssd1306_UpdateScreenDMA>

    // 5. Wait for the transfer to complete.
    xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 8000270:	4b0a      	ldr	r3, [pc, #40]	@ (800029c <_ZN9MyDisplay13update_screenEv+0x8c>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	2164      	movs	r1, #100	@ 0x64
 8000276:	4618      	mov	r0, r3
 8000278:	f006 fdaa 	bl	8006dd0 <xQueueSemaphoreTake>

    // 6. Clear the flag
    this->needs_update = false;
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2200      	movs	r2, #0
 8000280:	715a      	strb	r2, [r3, #5]
}
 8000282:	bf00      	nop
 8000284:	3710      	adds	r7, #16
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	20000000 	.word	0x20000000
 8000290:	080094ac 	.word	0x080094ac
 8000294:	080094b8 	.word	0x080094b8
 8000298:	20000008 	.word	0x20000008
 800029c:	2000008c 	.word	0x2000008c

080002a0 <_ZN9MyDisplay4taskEv>:

/**
 * @brief The main, infinite loop for the display RTOS task.
 */
void MyDisplay::task(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
    // 1. Turn off the onboard LED (PC13)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002ae:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <_ZN9MyDisplay4taskEv+0x44>)
 80002b0:	f002 f81e 	bl	80022f0 <HAL_GPIO_WritePin>

    // Initialize the display
    if (!this->init()) {
 80002b4:	6878      	ldr	r0, [r7, #4]
 80002b6:	f7ff ff7b 	bl	80001b0 <_ZN9MyDisplay4initEv>
 80002ba:	4603      	mov	r3, r0
 80002bc:	f083 0301 	eor.w	r3, r3, #1
 80002c0:	b2db      	uxtb	r3, r3
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d002      	beq.n	80002cc <_ZN9MyDisplay4taskEv+0x2c>
        vTaskDelete(NULL); // Initialization failed, kill the task
 80002c6:	2000      	movs	r0, #0
 80002c8:	f007 f9d4 	bl	8007674 <vTaskDelete>
    // Main task loop
    while (1)
    {
        // We no longer read the keypad here.
        // We only check if the keypad task has "told" us to redraw.
        if (this->needs_update)
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	795b      	ldrb	r3, [r3, #5]
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d002      	beq.n	80002da <_ZN9MyDisplay4taskEv+0x3a>
        {
            this->update_screen();
 80002d4:	6878      	ldr	r0, [r7, #4]
 80002d6:	f7ff ff9b 	bl	8000210 <_ZN9MyDisplay13update_screenEv>
        }

        // Sleep to yield CPU time.
        // The display will only update as fast as the keypad sends events.
        vTaskDelay(pdMS_TO_TICKS(50));
 80002da:	2032      	movs	r0, #50	@ 0x32
 80002dc:	f007 fa3e 	bl	800775c <vTaskDelay>
        if (this->needs_update)
 80002e0:	e7f4      	b.n	80002cc <_ZN9MyDisplay4taskEv+0x2c>
 80002e2:	bf00      	nop
 80002e4:	40011000 	.word	0x40011000

080002e8 <_Z41__static_initialization_and_destruction_0v>:
    }
}
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
MyDisplay g_display(&hi2c1);
 80002ec:	4902      	ldr	r1, [pc, #8]	@ (80002f8 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80002ee:	4803      	ldr	r0, [pc, #12]	@ (80002fc <_Z41__static_initialization_and_destruction_0v+0x14>)
 80002f0:	f7ff ff4a 	bl	8000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
}
 80002f4:	bf00      	nop
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	2000009c 	.word	0x2000009c
 80002fc:	20000090 	.word	0x20000090

08000300 <_GLOBAL__sub_I_g_i2c_tx_done_sem>:
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
 8000304:	f7ff fff0 	bl	80002e8 <_Z41__static_initialization_and_destruction_0v>
 8000308:	bd80      	pop	{r7, pc}
	...

0800030c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000312:	4b14      	ldr	r3, [pc, #80]	@ (8000364 <MX_DMA_Init+0x58>)
 8000314:	695b      	ldr	r3, [r3, #20]
 8000316:	4a13      	ldr	r2, [pc, #76]	@ (8000364 <MX_DMA_Init+0x58>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	6153      	str	r3, [r2, #20]
 800031e:	4b11      	ldr	r3, [pc, #68]	@ (8000364 <MX_DMA_Init+0x58>)
 8000320:	695b      	ldr	r3, [r3, #20]
 8000322:	f003 0301 	and.w	r3, r3, #1
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800032a:	2200      	movs	r2, #0
 800032c:	2105      	movs	r1, #5
 800032e:	200c      	movs	r0, #12
 8000330:	f001 f9e6 	bl	8001700 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000334:	200c      	movs	r0, #12
 8000336:	f001 fa0f 	bl	8001758 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800033a:	2200      	movs	r2, #0
 800033c:	2105      	movs	r1, #5
 800033e:	200d      	movs	r0, #13
 8000340:	f001 f9de 	bl	8001700 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000344:	200d      	movs	r0, #13
 8000346:	f001 fa07 	bl	8001758 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800034a:	2200      	movs	r2, #0
 800034c:	2105      	movs	r1, #5
 800034e:	2010      	movs	r0, #16
 8000350:	f001 f9d6 	bl	8001700 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000354:	2010      	movs	r0, #16
 8000356:	f001 f9ff 	bl	8001758 <HAL_NVIC_EnableIRQ>

}
 800035a:	bf00      	nop
 800035c:	3708      	adds	r7, #8
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	40021000 	.word	0x40021000

08000368 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	// Створюємо нашу задачу дисплея
	  xTaskCreate(display_task_entry,        // Функція задачі
 800036e:	2300      	movs	r3, #0
 8000370:	9301      	str	r3, [sp, #4]
 8000372:	2318      	movs	r3, #24
 8000374:	9300      	str	r3, [sp, #0]
 8000376:	2300      	movs	r3, #0
 8000378:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800037c:	490c      	ldr	r1, [pc, #48]	@ (80003b0 <MX_FREERTOS_Init+0x48>)
 800037e:	480d      	ldr	r0, [pc, #52]	@ (80003b4 <MX_FREERTOS_Init+0x4c>)
 8000380:	f007 f81a 	bl	80073b8 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 8000384:	2300      	movs	r3, #0
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	2318      	movs	r3, #24
 800038a:	9300      	str	r3, [sp, #0]
 800038c:	2300      	movs	r3, #0
 800038e:	2280      	movs	r2, #128	@ 0x80
 8000390:	4909      	ldr	r1, [pc, #36]	@ (80003b8 <MX_FREERTOS_Init+0x50>)
 8000392:	480a      	ldr	r0, [pc, #40]	@ (80003bc <MX_FREERTOS_Init+0x54>)
 8000394:	f007 f810 	bl	80073b8 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000398:	4a09      	ldr	r2, [pc, #36]	@ (80003c0 <MX_FREERTOS_Init+0x58>)
 800039a:	2100      	movs	r1, #0
 800039c:	4809      	ldr	r0, [pc, #36]	@ (80003c4 <MX_FREERTOS_Init+0x5c>)
 800039e:	f005 ff2f 	bl	8006200 <osThreadNew>
 80003a2:	4603      	mov	r3, r0
 80003a4:	4a08      	ldr	r2, [pc, #32]	@ (80003c8 <MX_FREERTOS_Init+0x60>)
 80003a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	080094cc 	.word	0x080094cc
 80003b4:	0800016d 	.word	0x0800016d
 80003b8:	080094d8 	.word	0x080094d8
 80003bc:	080007e5 	.word	0x080007e5
 80003c0:	0800a644 	.word	0x0800a644
 80003c4:	080003cd 	.word	0x080003cd
 80003c8:	20000098 	.word	0x20000098

080003cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80003d4:	2001      	movs	r0, #1
 80003d6:	f005 ffa5 	bl	8006324 <osDelay>
 80003da:	e7fb      	b.n	80003d4 <StartDefaultTask+0x8>

080003dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b088      	sub	sp, #32
 80003e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e2:	f107 0310 	add.w	r3, r7, #16
 80003e6:	2200      	movs	r2, #0
 80003e8:	601a      	str	r2, [r3, #0]
 80003ea:	605a      	str	r2, [r3, #4]
 80003ec:	609a      	str	r2, [r3, #8]
 80003ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003f0:	4b45      	ldr	r3, [pc, #276]	@ (8000508 <MX_GPIO_Init+0x12c>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a44      	ldr	r2, [pc, #272]	@ (8000508 <MX_GPIO_Init+0x12c>)
 80003f6:	f043 0310 	orr.w	r3, r3, #16
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b42      	ldr	r3, [pc, #264]	@ (8000508 <MX_GPIO_Init+0x12c>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0310 	and.w	r3, r3, #16
 8000404:	60fb      	str	r3, [r7, #12]
 8000406:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000408:	4b3f      	ldr	r3, [pc, #252]	@ (8000508 <MX_GPIO_Init+0x12c>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a3e      	ldr	r2, [pc, #248]	@ (8000508 <MX_GPIO_Init+0x12c>)
 800040e:	f043 0320 	orr.w	r3, r3, #32
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b3c      	ldr	r3, [pc, #240]	@ (8000508 <MX_GPIO_Init+0x12c>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0320 	and.w	r3, r3, #32
 800041c:	60bb      	str	r3, [r7, #8]
 800041e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000420:	4b39      	ldr	r3, [pc, #228]	@ (8000508 <MX_GPIO_Init+0x12c>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a38      	ldr	r2, [pc, #224]	@ (8000508 <MX_GPIO_Init+0x12c>)
 8000426:	f043 0304 	orr.w	r3, r3, #4
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b36      	ldr	r3, [pc, #216]	@ (8000508 <MX_GPIO_Init+0x12c>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0304 	and.w	r3, r3, #4
 8000434:	607b      	str	r3, [r7, #4]
 8000436:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000438:	4b33      	ldr	r3, [pc, #204]	@ (8000508 <MX_GPIO_Init+0x12c>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a32      	ldr	r2, [pc, #200]	@ (8000508 <MX_GPIO_Init+0x12c>)
 800043e:	f043 0308 	orr.w	r3, r3, #8
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b30      	ldr	r3, [pc, #192]	@ (8000508 <MX_GPIO_Init+0x12c>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0308 	and.w	r3, r3, #8
 800044c:	603b      	str	r3, [r7, #0]
 800044e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8000456:	482d      	ldr	r0, [pc, #180]	@ (800050c <MX_GPIO_Init+0x130>)
 8000458:	f001 ff4a 	bl	80022f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	2110      	movs	r1, #16
 8000460:	482b      	ldr	r0, [pc, #172]	@ (8000510 <MX_GPIO_Init+0x134>)
 8000462:	f001 ff45 	bl	80022f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800046c:	4829      	ldr	r0, [pc, #164]	@ (8000514 <MX_GPIO_Init+0x138>)
 800046e:	f001 ff3f 	bl	80022f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 8000472:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000478:	2301      	movs	r3, #1
 800047a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047c:	2300      	movs	r3, #0
 800047e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000480:	2302      	movs	r3, #2
 8000482:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000484:	f107 0310 	add.w	r3, r7, #16
 8000488:	4619      	mov	r1, r3
 800048a:	4820      	ldr	r0, [pc, #128]	@ (800050c <MX_GPIO_Init+0x130>)
 800048c:	f001 fca2 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000490:	2310      	movs	r3, #16
 8000492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000494:	2301      	movs	r3, #1
 8000496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	2300      	movs	r3, #0
 800049a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049c:	2302      	movs	r3, #2
 800049e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a0:	f107 0310 	add.w	r3, r7, #16
 80004a4:	4619      	mov	r1, r3
 80004a6:	481a      	ldr	r0, [pc, #104]	@ (8000510 <MX_GPIO_Init+0x134>)
 80004a8:	f001 fc94 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin;
 80004ac:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80004b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b2:	2301      	movs	r3, #1
 80004b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b6:	2300      	movs	r3, #0
 80004b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ba:	2302      	movs	r3, #2
 80004bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004be:	f107 0310 	add.w	r3, r7, #16
 80004c2:	4619      	mov	r1, r3
 80004c4:	4813      	ldr	r0, [pc, #76]	@ (8000514 <MX_GPIO_Init+0x138>)
 80004c6:	f001 fc85 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin;
 80004ca:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80004ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d0:	2300      	movs	r3, #0
 80004d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004d4:	2301      	movs	r3, #1
 80004d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d8:	f107 0310 	add.w	r3, r7, #16
 80004dc:	4619      	mov	r1, r3
 80004de:	480c      	ldr	r0, [pc, #48]	@ (8000510 <MX_GPIO_Init+0x134>)
 80004e0:	f001 fc78 	bl	8001dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_3_Pin;
 80004e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004ea:	2300      	movs	r3, #0
 80004ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ee:	2300      	movs	r3, #0
 80004f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(KEY_ROW_3_GPIO_Port, &GPIO_InitStruct);
 80004f2:	f107 0310 	add.w	r3, r7, #16
 80004f6:	4619      	mov	r1, r3
 80004f8:	4805      	ldr	r0, [pc, #20]	@ (8000510 <MX_GPIO_Init+0x134>)
 80004fa:	f001 fc6b 	bl	8001dd4 <HAL_GPIO_Init>

}
 80004fe:	bf00      	nop
 8000500:	3720      	adds	r7, #32
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000
 800050c:	40011000 	.word	0x40011000
 8000510:	40010800 	.word	0x40010800
 8000514:	40010c00 	.word	0x40010c00

08000518 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800051c:	4b12      	ldr	r3, [pc, #72]	@ (8000568 <MX_I2C1_Init+0x50>)
 800051e:	4a13      	ldr	r2, [pc, #76]	@ (800056c <MX_I2C1_Init+0x54>)
 8000520:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000522:	4b11      	ldr	r3, [pc, #68]	@ (8000568 <MX_I2C1_Init+0x50>)
 8000524:	4a12      	ldr	r2, [pc, #72]	@ (8000570 <MX_I2C1_Init+0x58>)
 8000526:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000528:	4b0f      	ldr	r3, [pc, #60]	@ (8000568 <MX_I2C1_Init+0x50>)
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800052e:	4b0e      	ldr	r3, [pc, #56]	@ (8000568 <MX_I2C1_Init+0x50>)
 8000530:	2200      	movs	r2, #0
 8000532:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000534:	4b0c      	ldr	r3, [pc, #48]	@ (8000568 <MX_I2C1_Init+0x50>)
 8000536:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800053a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800053c:	4b0a      	ldr	r3, [pc, #40]	@ (8000568 <MX_I2C1_Init+0x50>)
 800053e:	2200      	movs	r2, #0
 8000540:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000542:	4b09      	ldr	r3, [pc, #36]	@ (8000568 <MX_I2C1_Init+0x50>)
 8000544:	2200      	movs	r2, #0
 8000546:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000548:	4b07      	ldr	r3, [pc, #28]	@ (8000568 <MX_I2C1_Init+0x50>)
 800054a:	2200      	movs	r2, #0
 800054c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800054e:	4b06      	ldr	r3, [pc, #24]	@ (8000568 <MX_I2C1_Init+0x50>)
 8000550:	2200      	movs	r2, #0
 8000552:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000554:	4804      	ldr	r0, [pc, #16]	@ (8000568 <MX_I2C1_Init+0x50>)
 8000556:	f001 fef7 	bl	8002348 <HAL_I2C_Init>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d001      	beq.n	8000564 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000560:	f000 fa5c 	bl	8000a1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000564:	bf00      	nop
 8000566:	bd80      	pop	{r7, pc}
 8000568:	2000009c 	.word	0x2000009c
 800056c:	40005400 	.word	0x40005400
 8000570:	000186a0 	.word	0x000186a0

08000574 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800057c:	f107 0310 	add.w	r3, r7, #16
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
 8000588:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a30      	ldr	r2, [pc, #192]	@ (8000650 <HAL_I2C_MspInit+0xdc>)
 8000590:	4293      	cmp	r3, r2
 8000592:	d159      	bne.n	8000648 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000594:	4b2f      	ldr	r3, [pc, #188]	@ (8000654 <HAL_I2C_MspInit+0xe0>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a2e      	ldr	r2, [pc, #184]	@ (8000654 <HAL_I2C_MspInit+0xe0>)
 800059a:	f043 0308 	orr.w	r3, r3, #8
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b2c      	ldr	r3, [pc, #176]	@ (8000654 <HAL_I2C_MspInit+0xe0>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f003 0308 	and.w	r3, r3, #8
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80005ac:	23c0      	movs	r3, #192	@ 0xc0
 80005ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005b0:	2312      	movs	r3, #18
 80005b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005b4:	2303      	movs	r3, #3
 80005b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005b8:	f107 0310 	add.w	r3, r7, #16
 80005bc:	4619      	mov	r1, r3
 80005be:	4826      	ldr	r0, [pc, #152]	@ (8000658 <HAL_I2C_MspInit+0xe4>)
 80005c0:	f001 fc08 	bl	8001dd4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005c4:	4b23      	ldr	r3, [pc, #140]	@ (8000654 <HAL_I2C_MspInit+0xe0>)
 80005c6:	69db      	ldr	r3, [r3, #28]
 80005c8:	4a22      	ldr	r2, [pc, #136]	@ (8000654 <HAL_I2C_MspInit+0xe0>)
 80005ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005ce:	61d3      	str	r3, [r2, #28]
 80005d0:	4b20      	ldr	r3, [pc, #128]	@ (8000654 <HAL_I2C_MspInit+0xe0>)
 80005d2:	69db      	ldr	r3, [r3, #28]
 80005d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005d8:	60bb      	str	r3, [r7, #8]
 80005da:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80005dc:	4b1f      	ldr	r3, [pc, #124]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 80005de:	4a20      	ldr	r2, [pc, #128]	@ (8000660 <HAL_I2C_MspInit+0xec>)
 80005e0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005e2:	4b1e      	ldr	r3, [pc, #120]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 80005e4:	2210      	movs	r2, #16
 80005e6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80005e8:	4b1c      	ldr	r3, [pc, #112]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80005ee:	4b1b      	ldr	r3, [pc, #108]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 80005f0:	2280      	movs	r2, #128	@ 0x80
 80005f2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80005f4:	4b19      	ldr	r3, [pc, #100]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80005fa:	4b18      	ldr	r3, [pc, #96]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000600:	4b16      	ldr	r3, [pc, #88]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 8000602:	2200      	movs	r2, #0
 8000604:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000606:	4b15      	ldr	r3, [pc, #84]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 8000608:	2200      	movs	r2, #0
 800060a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800060c:	4813      	ldr	r0, [pc, #76]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 800060e:	f001 f8bb 	bl	8001788 <HAL_DMA_Init>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000618:	f000 fa00 	bl	8000a1c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4a0f      	ldr	r2, [pc, #60]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 8000620:	635a      	str	r2, [r3, #52]	@ 0x34
 8000622:	4a0e      	ldr	r2, [pc, #56]	@ (800065c <HAL_I2C_MspInit+0xe8>)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000628:	2200      	movs	r2, #0
 800062a:	2105      	movs	r1, #5
 800062c:	201f      	movs	r0, #31
 800062e:	f001 f867 	bl	8001700 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000632:	201f      	movs	r0, #31
 8000634:	f001 f890 	bl	8001758 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000638:	2200      	movs	r2, #0
 800063a:	2105      	movs	r1, #5
 800063c:	2020      	movs	r0, #32
 800063e:	f001 f85f 	bl	8001700 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000642:	2020      	movs	r0, #32
 8000644:	f001 f888 	bl	8001758 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000648:	bf00      	nop
 800064a:	3720      	adds	r7, #32
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	40005400 	.word	0x40005400
 8000654:	40021000 	.word	0x40021000
 8000658:	40010c00 	.word	0x40010c00
 800065c:	200000f0 	.word	0x200000f0
 8000660:	4002006c 	.word	0x4002006c

08000664 <_ZN8MyKeypadC1Ev>:
 */
static MyKeypad g_keypad;

// --- C++ Class Implementation ---

MyKeypad::MyKeypad() {}
 8000664:	b4b0      	push	{r4, r5, r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a17      	ldr	r2, [pc, #92]	@ (80006cc <_ZN8MyKeypadC1Ev+0x68>)
 8000670:	461c      	mov	r4, r3
 8000672:	4615      	mov	r5, r2
 8000674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000676:	6020      	str	r0, [r4, #0]
 8000678:	6061      	str	r1, [r4, #4]
 800067a:	60a2      	str	r2, [r4, #8]
 800067c:	60e3      	str	r3, [r4, #12]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4913      	ldr	r1, [pc, #76]	@ (80006d0 <_ZN8MyKeypadC1Ev+0x6c>)
 8000682:	f103 0210 	add.w	r2, r3, #16
 8000686:	460b      	mov	r3, r1
 8000688:	cb03      	ldmia	r3!, {r0, r1}
 800068a:	6010      	str	r0, [r2, #0]
 800068c:	6051      	str	r1, [r2, #4]
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4910      	ldr	r1, [pc, #64]	@ (80006d4 <_ZN8MyKeypadC1Ev+0x70>)
 8000692:	f103 0218 	add.w	r2, r3, #24
 8000696:	460b      	mov	r3, r1
 8000698:	cb03      	ldmia	r3!, {r0, r1}
 800069a:	6010      	str	r0, [r2, #0]
 800069c:	6051      	str	r1, [r2, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	8b1a      	ldrh	r2, [r3, #24]
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	8b5b      	ldrh	r3, [r3, #26]
 80006a6:	4313      	orrs	r3, r2
 80006a8:	b29a      	uxth	r2, r3
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	8b9b      	ldrh	r3, [r3, #28]
 80006ae:	4313      	orrs	r3, r2
 80006b0:	b29a      	uxth	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	8bdb      	ldrh	r3, [r3, #30]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	841a      	strh	r2, [r3, #32]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4618      	mov	r0, r3
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bcb0      	pop	{r4, r5, r7}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	080094e4 	.word	0x080094e4
 80006d0:	080094f4 	.word	0x080094f4
 80006d4:	080094fc 	.word	0x080094fc

080006d8 <_ZN8MyKeypad4initEv>:

/**
 * @brief Initializes the keypad GPIOs to a default (idle) state.
 */
void MyKeypad::init(void) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
    // Set all columns to LOW (idle state)
    // Using the 'all_col_pins' constant from keypad.h
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	8c1b      	ldrh	r3, [r3, #32]
 80006e4:	2200      	movs	r2, #0
 80006e6:	4619      	mov	r1, r3
 80006e8:	4803      	ldr	r0, [pc, #12]	@ (80006f8 <_ZN8MyKeypad4initEv+0x20>)
 80006ea:	f001 fe01 	bl	80022f0 <HAL_GPIO_WritePin>
}
 80006ee:	bf00      	nop
 80006f0:	3708      	adds	r7, #8
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40010c00 	.word	0x40010c00

080006fc <_ZN8MyKeypad13scan_no_delayEv>:

/**
 * @brief Performs a single, non-blocking scan based on the proven C logic.
 * @return The character of the first key found, or '\0' if none.
 */
char MyKeypad::scan_no_delay(void) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
    // 1. Set all columns to HIGH (inactive state for pull-up logic)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_SET);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	8c1b      	ldrh	r3, [r3, #32]
 8000708:	2201      	movs	r2, #1
 800070a:	4619      	mov	r1, r3
 800070c:	4833      	ldr	r0, [pc, #204]	@ (80007dc <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 800070e:	f001 fdef 	bl	80022f0 <HAL_GPIO_WritePin>

    // Micro-delay for signal stabilization
    for(volatile int i=0; i<500; i++);
 8000712:	2300      	movs	r3, #0
 8000714:	60bb      	str	r3, [r7, #8]
 8000716:	e002      	b.n	800071e <_ZN8MyKeypad13scan_no_delayEv+0x22>
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	3301      	adds	r3, #1
 800071c:	60bb      	str	r3, [r7, #8]
 800071e:	68bb      	ldr	r3, [r7, #8]
 8000720:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000724:	4293      	cmp	r3, r2
 8000726:	bfd4      	ite	le
 8000728:	2301      	movle	r3, #1
 800072a:	2300      	movgt	r3, #0
 800072c:	b2db      	uxtb	r3, r3
 800072e:	2b00      	cmp	r3, #0
 8000730:	d1f2      	bne.n	8000718 <_ZN8MyKeypad13scan_no_delayEv+0x1c>

    // 2. Iterate through columns
    for (int c = 0; c < 4; c++) {
 8000732:	2300      	movs	r3, #0
 8000734:	617b      	str	r3, [r7, #20]
 8000736:	e041      	b.n	80007bc <_ZN8MyKeypad13scan_no_delayEv+0xc0>
        // Activate the current column (set LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	697a      	ldr	r2, [r7, #20]
 800073c:	320c      	adds	r2, #12
 800073e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000742:	2200      	movs	r2, #0
 8000744:	4619      	mov	r1, r3
 8000746:	4825      	ldr	r0, [pc, #148]	@ (80007dc <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000748:	f001 fdd2 	bl	80022f0 <HAL_GPIO_WritePin>

        // 3. Read all rows
        for (int r = 0; r < 4; r++) {
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
 8000750:	e024      	b.n	800079c <_ZN8MyKeypad13scan_no_delayEv+0xa0>
            // Check if the pull-up input pin is pulled LOW
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	693a      	ldr	r2, [r7, #16]
 8000756:	3208      	adds	r2, #8
 8000758:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800075c:	4619      	mov	r1, r3
 800075e:	4820      	ldr	r0, [pc, #128]	@ (80007e0 <_ZN8MyKeypad13scan_no_delayEv+0xe4>)
 8000760:	f001 fda6 	bl	80022b0 <HAL_GPIO_ReadPin>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	bf0c      	ite	eq
 800076a:	2301      	moveq	r3, #1
 800076c:	2300      	movne	r3, #0
 800076e:	b2db      	uxtb	r3, r3
 8000770:	2b00      	cmp	r3, #0
 8000772:	d010      	beq.n	8000796 <_ZN8MyKeypad13scan_no_delayEv+0x9a>
                char key = key_map[r][c];
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	441a      	add	r2, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	4413      	add	r3, r2
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	73fb      	strb	r3, [r7, #15]

                // 4. Return all columns to idle state (LOW)
                HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	8c1b      	ldrh	r3, [r3, #32]
 8000788:	2200      	movs	r2, #0
 800078a:	4619      	mov	r1, r3
 800078c:	4813      	ldr	r0, [pc, #76]	@ (80007dc <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 800078e:	f001 fdaf 	bl	80022f0 <HAL_GPIO_WritePin>
                return key;
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	e01d      	b.n	80007d2 <_ZN8MyKeypad13scan_no_delayEv+0xd6>
        for (int r = 0; r < 4; r++) {
 8000796:	693b      	ldr	r3, [r7, #16]
 8000798:	3301      	adds	r3, #1
 800079a:	613b      	str	r3, [r7, #16]
 800079c:	693b      	ldr	r3, [r7, #16]
 800079e:	2b03      	cmp	r3, #3
 80007a0:	ddd7      	ble.n	8000752 <_ZN8MyKeypad13scan_no_delayEv+0x56>
            }
        }
        // Deactivate the current column (set HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	697a      	ldr	r2, [r7, #20]
 80007a6:	320c      	adds	r2, #12
 80007a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007ac:	2201      	movs	r2, #1
 80007ae:	4619      	mov	r1, r3
 80007b0:	480a      	ldr	r0, [pc, #40]	@ (80007dc <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007b2:	f001 fd9d 	bl	80022f0 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	3301      	adds	r3, #1
 80007ba:	617b      	str	r3, [r7, #20]
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	2b03      	cmp	r3, #3
 80007c0:	ddba      	ble.n	8000738 <_ZN8MyKeypad13scan_no_delayEv+0x3c>
    }

    // 5. Return all columns to idle state (LOW)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	8c1b      	ldrh	r3, [r3, #32]
 80007c6:	2200      	movs	r2, #0
 80007c8:	4619      	mov	r1, r3
 80007ca:	4804      	ldr	r0, [pc, #16]	@ (80007dc <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007cc:	f001 fd90 	bl	80022f0 <HAL_GPIO_WritePin>
    return '\0';
 80007d0:	2300      	movs	r3, #0
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	3718      	adds	r7, #24
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40010c00 	.word	0x40010c00
 80007e0:	40010800 	.word	0x40010800

080007e4 <keypad_task>:
 * @brief RTOS task for handling the keypad.
 * @note This task performs the scan and all debounce logic,
 * then communicates the result to the display task.
 */
void keypad_task(void* argument)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b088      	sub	sp, #32
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 80007ec:	481e      	ldr	r0, [pc, #120]	@ (8000868 <keypad_task+0x84>)
 80007ee:	f7ff ff73 	bl	80006d8 <_ZN8MyKeypad4initEv>

    // State variables for the debounce logic
    char last_key_seen = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	77fb      	strb	r3, [r7, #31]
    uint32_t press_time = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	61bb      	str	r3, [r7, #24]
    bool key_reported = false; // Flag to prevent key spamming
 80007fa:	2300      	movs	r3, #0
 80007fc:	75fb      	strb	r3, [r7, #23]

    const uint32_t DEBOUNCE_TIME_MS = 50; // 50ms for a stable press
 80007fe:	2332      	movs	r3, #50	@ 0x32
 8000800:	613b      	str	r3, [r7, #16]

    while (1)
    {
        char key = g_keypad.scan_no_delay(); // Poll the hardware
 8000802:	4819      	ldr	r0, [pc, #100]	@ (8000868 <keypad_task+0x84>)
 8000804:	f7ff ff7a 	bl	80006fc <_ZN8MyKeypad13scan_no_delayEv>
 8000808:	4603      	mov	r3, r0
 800080a:	73fb      	strb	r3, [r7, #15]
        uint32_t now = xTaskGetTickCount() * portTICK_PERIOD_MS;
 800080c:	f007 f8f8 	bl	8007a00 <xTaskGetTickCount>
 8000810:	60b8      	str	r0, [r7, #8]

        if (key != 0) {
 8000812:	7bfb      	ldrb	r3, [r7, #15]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d01f      	beq.n	8000858 <keypad_task+0x74>
            // A key is physically pressed
            if (key != last_key_seen) {
 8000818:	7bfa      	ldrb	r2, [r7, #15]
 800081a:	7ffb      	ldrb	r3, [r7, #31]
 800081c:	429a      	cmp	r2, r3
 800081e:	d006      	beq.n	800082e <keypad_task+0x4a>
                // This is a new key press
                last_key_seen = key;
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	77fb      	strb	r3, [r7, #31]
                press_time = now;
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	61bb      	str	r3, [r7, #24]
                key_reported = false; // Reset the "reported" flag
 8000828:	2300      	movs	r3, #0
 800082a:	75fb      	strb	r3, [r7, #23]
 800082c:	e018      	b.n	8000860 <keypad_task+0x7c>
            } else if (now - press_time > DEBOUNCE_TIME_MS && !key_reported) {
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	69bb      	ldr	r3, [r7, #24]
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	2b32      	cmp	r3, #50	@ 0x32
 8000836:	d913      	bls.n	8000860 <keypad_task+0x7c>
 8000838:	7dfb      	ldrb	r3, [r7, #23]
 800083a:	f083 0301 	eor.w	r3, r3, #1
 800083e:	b2db      	uxtb	r3, r3
 8000840:	2b00      	cmp	r3, #0
 8000842:	d00d      	beq.n	8000860 <keypad_task+0x7c>
                // The key has been held for > 50ms and we haven't reported it yet

                // --- Main Logic ---
                g_display.on_key_press(key); // Report to display
 8000844:	7bfb      	ldrb	r3, [r7, #15]
 8000846:	4619      	mov	r1, r3
 8000848:	4808      	ldr	r0, [pc, #32]	@ (800086c <keypad_task+0x88>)
 800084a:	f7ff fcc4 	bl	80001d6 <_ZN9MyDisplay12on_key_pressEc>
                key_reported = true;         // Mark as reported
 800084e:	2301      	movs	r3, #1
 8000850:	75fb      	strb	r3, [r7, #23]
                UI_Blink_Once();             // Blink the LED
 8000852:	f000 fe03 	bl	800145c <UI_Blink_Once>
 8000856:	e003      	b.n	8000860 <keypad_task+0x7c>
            }
        } else {
            // No key is pressed
            last_key_seen = 0;
 8000858:	2300      	movs	r3, #0
 800085a:	77fb      	strb	r3, [r7, #31]
            key_reported = false;
 800085c:	2300      	movs	r3, #0
 800085e:	75fb      	strb	r3, [r7, #23]
        }

        vTaskDelay(pdMS_TO_TICKS(10)); // Poll every 10ms
 8000860:	200a      	movs	r0, #10
 8000862:	f006 ff7b 	bl	800775c <vTaskDelay>
    }
 8000866:	e7cc      	b.n	8000802 <keypad_task+0x1e>
 8000868:	20000134 	.word	0x20000134
 800086c:	20000090 	.word	0x20000090

08000870 <_Z41__static_initialization_and_destruction_0v>:
}


} // extern "C"
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 8000874:	4802      	ldr	r0, [pc, #8]	@ (8000880 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000876:	f7ff fef5 	bl	8000664 <_ZN8MyKeypadC1Ev>
} // extern "C"
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000134 	.word	0x20000134

08000884 <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
 8000888:	f7ff fff2 	bl	8000870 <_Z41__static_initialization_and_destruction_0v>
 800088c:	bd80      	pop	{r7, pc}

0800088e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800088e:	b580      	push	{r7, lr}
 8000890:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000892:	f000 fe15 	bl	80014c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000896:	f000 f812 	bl	80008be <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800089a:	f7ff fd9f 	bl	80003dc <MX_GPIO_Init>
  MX_DMA_Init();
 800089e:	f7ff fd35 	bl	800030c <MX_DMA_Init>
  MX_I2C1_Init();
 80008a2:	f7ff fe39 	bl	8000518 <MX_I2C1_Init>
  MX_SPI1_Init();
 80008a6:	f000 f8c9 	bl	8000a3c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_init(); // Initialize our display subsystem (creates semaphore)
 80008aa:	f7ff fc51 	bl	8000150 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80008ae:	f005 fc5f 	bl	8006170 <osKernelInitialize>
  MX_FREERTOS_Init();
 80008b2:	f7ff fd59 	bl	8000368 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008b6:	f005 fc7d 	bl	80061b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008ba:	bf00      	nop
 80008bc:	e7fd      	b.n	80008ba <main+0x2c>

080008be <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b090      	sub	sp, #64	@ 0x40
 80008c2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008c4:	f107 0318 	add.w	r3, r7, #24
 80008c8:	2228      	movs	r2, #40	@ 0x28
 80008ca:	2100      	movs	r1, #0
 80008cc:	4618      	mov	r0, r3
 80008ce:	f008 fcf3 	bl	80092b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	605a      	str	r2, [r3, #4]
 80008da:	609a      	str	r2, [r3, #8]
 80008dc:	60da      	str	r2, [r3, #12]
 80008de:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008e0:	2301      	movs	r3, #1
 80008e2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008e8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008ea:	2300      	movs	r3, #0
 80008ec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ee:	2301      	movs	r3, #1
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f2:	2302      	movs	r3, #2
 80008f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008fc:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000900:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000902:	f107 0318 	add.w	r3, r7, #24
 8000906:	4618      	mov	r0, r3
 8000908:	f004 f9ca 	bl	8004ca0 <HAL_RCC_OscConfig>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000912:	f000 f883 	bl	8000a1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000916:	230f      	movs	r3, #15
 8000918:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800091a:	2302      	movs	r3, #2
 800091c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000922:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000926:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2102      	movs	r1, #2
 8000930:	4618      	mov	r0, r3
 8000932:	f004 fd23 	bl	800537c <HAL_RCC_ClockConfig>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800093c:	f000 f86e 	bl	8000a1c <Error_Handler>
  }
}
 8000940:	bf00      	nop
 8000942:	3740      	adds	r7, #64	@ 0x40
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}

08000948 <HAL_I2C_MemTxCpltCallback>:
/**
  * @brief  I2C DMA Transfer Complete (Success) Callback.
  * @note   This is triggered by the I2C Event Interrupt when DMA finishes.
  */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  // Check if this is our I2C1 peripheral
  if (hi2c->Instance == hi2c1.Instance)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <HAL_I2C_MemTxCpltCallback+0x48>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	429a      	cmp	r2, r3
 800095a:	d114      	bne.n	8000986 <HAL_I2C_MemTxCpltCallback+0x3e>
  {
    // Give the semaphore to unblock the display_task
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800095c:	2300      	movs	r3, #0
 800095e:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000960:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <HAL_I2C_MemTxCpltCallback+0x4c>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f107 020c 	add.w	r2, r7, #12
 8000968:	4611      	mov	r1, r2
 800096a:	4618      	mov	r0, r3
 800096c:	f006 f8be 	bl	8006aec <xQueueGiveFromISR>

    // If giving the semaphore woke up a higher-priority task,
    // force a context switch immediately.
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d007      	beq.n	8000986 <HAL_I2C_MemTxCpltCallback+0x3e>
 8000976:	4b08      	ldr	r3, [pc, #32]	@ (8000998 <HAL_I2C_MemTxCpltCallback+0x50>)
 8000978:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	f3bf 8f4f 	dsb	sy
 8000982:	f3bf 8f6f 	isb	sy
  }
}
 8000986:	bf00      	nop
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	2000009c 	.word	0x2000009c
 8000994:	2000008c 	.word	0x2000008c
 8000998:	e000ed04 	.word	0xe000ed04

0800099c <HAL_I2C_ErrorCallback>:
/**
  * @brief  I2C Error Callback.
  * @note   This is triggered by the I2C Error Interrupt.
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <HAL_I2C_ErrorCallback+0x50>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d118      	bne.n	80009e2 <HAL_I2C_ErrorCallback+0x46>
  {
    // 1. Manually reset the HAL state to HAL_I2C_STATE_READY.
    // This is our "elegant fix" to clear the HAL_BUSY state.
    hi2c->State = HAL_I2C_STATE_READY;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2220      	movs	r2, #32
 80009b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. Also give the semaphore to unblock the display_task,
    //    so it doesn't get stuck on xSemaphoreTake().
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80009b8:	2300      	movs	r3, #0
 80009ba:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 80009bc:	4b0c      	ldr	r3, [pc, #48]	@ (80009f0 <HAL_I2C_ErrorCallback+0x54>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f107 020c 	add.w	r2, r7, #12
 80009c4:	4611      	mov	r1, r2
 80009c6:	4618      	mov	r0, r3
 80009c8:	f006 f890 	bl	8006aec <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d007      	beq.n	80009e2 <HAL_I2C_ErrorCallback+0x46>
 80009d2:	4b08      	ldr	r3, [pc, #32]	@ (80009f4 <HAL_I2C_ErrorCallback+0x58>)
 80009d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80009d8:	601a      	str	r2, [r3, #0]
 80009da:	f3bf 8f4f 	dsb	sy
 80009de:	f3bf 8f6f 	isb	sy
  }
}
 80009e2:	bf00      	nop
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	2000009c 	.word	0x2000009c
 80009f0:	2000008c 	.word	0x2000008c
 80009f4:	e000ed04 	.word	0xe000ed04

080009f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a04      	ldr	r2, [pc, #16]	@ (8000a18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d101      	bne.n	8000a0e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a0a:	f000 fd6f 	bl	80014ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40012c00 	.word	0x40012c00

08000a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a20:	b672      	cpsid	i
}
 8000a22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <Error_Handler+0x8>

08000a28 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bc80      	pop	{r7}
 8000a3a:	4770      	bx	lr

08000a3c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000a40:	4b17      	ldr	r3, [pc, #92]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a42:	4a18      	ldr	r2, [pc, #96]	@ (8000aa4 <MX_SPI1_Init+0x68>)
 8000a44:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a46:	4b16      	ldr	r3, [pc, #88]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a4c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a4e:	4b14      	ldr	r3, [pc, #80]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a54:	4b12      	ldr	r3, [pc, #72]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a5a:	4b11      	ldr	r3, [pc, #68]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a60:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a66:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a6c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a70:	2210      	movs	r2, #16
 8000a72:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a74:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a7a:	4b09      	ldr	r3, [pc, #36]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a80:	4b07      	ldr	r3, [pc, #28]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a86:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a88:	220a      	movs	r2, #10
 8000a8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a8c:	4804      	ldr	r0, [pc, #16]	@ (8000aa0 <MX_SPI1_Init+0x64>)
 8000a8e:	f004 feeb 	bl	8005868 <HAL_SPI_Init>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a98:	f7ff ffc0 	bl	8000a1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a9c:	bf00      	nop
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	20000158 	.word	0x20000158
 8000aa4:	40013000 	.word	0x40013000

08000aa8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b088      	sub	sp, #32
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab0:	f107 0310 	add.w	r3, r7, #16
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a41      	ldr	r2, [pc, #260]	@ (8000bc8 <HAL_SPI_MspInit+0x120>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d17b      	bne.n	8000bc0 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ac8:	4b40      	ldr	r3, [pc, #256]	@ (8000bcc <HAL_SPI_MspInit+0x124>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	4a3f      	ldr	r2, [pc, #252]	@ (8000bcc <HAL_SPI_MspInit+0x124>)
 8000ace:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b3d      	ldr	r3, [pc, #244]	@ (8000bcc <HAL_SPI_MspInit+0x124>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae0:	4b3a      	ldr	r3, [pc, #232]	@ (8000bcc <HAL_SPI_MspInit+0x124>)
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	4a39      	ldr	r2, [pc, #228]	@ (8000bcc <HAL_SPI_MspInit+0x124>)
 8000ae6:	f043 0304 	orr.w	r3, r3, #4
 8000aea:	6193      	str	r3, [r2, #24]
 8000aec:	4b37      	ldr	r3, [pc, #220]	@ (8000bcc <HAL_SPI_MspInit+0x124>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	f003 0304 	and.w	r3, r3, #4
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000af8:	23a0      	movs	r3, #160	@ 0xa0
 8000afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afc:	2302      	movs	r3, #2
 8000afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b00:	2303      	movs	r3, #3
 8000b02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b04:	f107 0310 	add.w	r3, r7, #16
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4831      	ldr	r0, [pc, #196]	@ (8000bd0 <HAL_SPI_MspInit+0x128>)
 8000b0c:	f001 f962 	bl	8001dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b10:	2340      	movs	r3, #64	@ 0x40
 8000b12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1c:	f107 0310 	add.w	r3, r7, #16
 8000b20:	4619      	mov	r1, r3
 8000b22:	482b      	ldr	r0, [pc, #172]	@ (8000bd0 <HAL_SPI_MspInit+0x128>)
 8000b24:	f001 f956 	bl	8001dd4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000b28:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b2a:	4a2b      	ldr	r2, [pc, #172]	@ (8000bd8 <HAL_SPI_MspInit+0x130>)
 8000b2c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b2e:	4b29      	ldr	r3, [pc, #164]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b30:	2210      	movs	r2, #16
 8000b32:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b34:	4b27      	ldr	r3, [pc, #156]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b3a:	4b26      	ldr	r3, [pc, #152]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b3c:	2280      	movs	r2, #128	@ 0x80
 8000b3e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b40:	4b24      	ldr	r3, [pc, #144]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b46:	4b23      	ldr	r3, [pc, #140]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000b4c:	4b21      	ldr	r3, [pc, #132]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b52:	4b20      	ldr	r3, [pc, #128]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000b58:	481e      	ldr	r0, [pc, #120]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b5a:	f000 fe15 	bl	8001788 <HAL_DMA_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8000b64:	f7ff ff5a 	bl	8000a1c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4a1a      	ldr	r2, [pc, #104]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b6c:	649a      	str	r2, [r3, #72]	@ 0x48
 8000b6e:	4a19      	ldr	r2, [pc, #100]	@ (8000bd4 <HAL_SPI_MspInit+0x12c>)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000b74:	4b19      	ldr	r3, [pc, #100]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000b76:	4a1a      	ldr	r2, [pc, #104]	@ (8000be0 <HAL_SPI_MspInit+0x138>)
 8000b78:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b7a:	4b18      	ldr	r3, [pc, #96]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b80:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b86:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000b88:	2280      	movs	r2, #128	@ 0x80
 8000b8a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b8c:	4b13      	ldr	r3, [pc, #76]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b92:	4b12      	ldr	r3, [pc, #72]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000b98:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000ba4:	480d      	ldr	r0, [pc, #52]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000ba6:	f000 fdef 	bl	8001788 <HAL_DMA_Init>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000bb0:	f7ff ff34 	bl	8000a1c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4a09      	ldr	r2, [pc, #36]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000bb8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000bba:	4a08      	ldr	r2, [pc, #32]	@ (8000bdc <HAL_SPI_MspInit+0x134>)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000bc0:	bf00      	nop
 8000bc2:	3720      	adds	r7, #32
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40013000 	.word	0x40013000
 8000bcc:	40021000 	.word	0x40021000
 8000bd0:	40010800 	.word	0x40010800
 8000bd4:	200001b0 	.word	0x200001b0
 8000bd8:	40020030 	.word	0x40020030
 8000bdc:	200001f4 	.word	0x200001f4
 8000be0:	4002001c 	.word	0x4002001c

08000be4 <ssd1306_WriteCommand>:
 * @note This is a blocking function.
 * @param cmd The command byte to send.
 * @return HAL status.
 */
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b086      	sub	sp, #24
 8000be8:	af04      	add	r7, sp, #16
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
    // Uses 0x00 as the "Memory Address" to signify a command
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, HAL_MAX_DELAY);
 8000bee:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf2:	9302      	str	r3, [sp, #8]
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	9301      	str	r3, [sp, #4]
 8000bf8:	1dfb      	adds	r3, r7, #7
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2178      	movs	r1, #120	@ 0x78
 8000c02:	4804      	ldr	r0, [pc, #16]	@ (8000c14 <ssd1306_WriteCommand+0x30>)
 8000c04:	f001 fd76 	bl	80026f4 <HAL_I2C_Mem_Write>
 8000c08:	4603      	mov	r3, r0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	2000009c 	.word	0x2000009c

08000c18 <ssd1306_Init>:
/**
 * @brief Initializes the SSD1306 controller (for 128x64).
 * @return 1 on success, 0 on failure.
 */
uint8_t ssd1306_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
    // Power-on delay
    HAL_Delay(100);
 8000c1c:	2064      	movs	r0, #100	@ 0x64
 8000c1e:	f000 fc81 	bl	8001524 <HAL_Delay>

    // --- Initialization Sequence for 128x64 ---
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 8000c22:	20ae      	movs	r0, #174	@ 0xae
 8000c24:	f7ff ffde 	bl	8000be4 <ssd1306_WriteCommand>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <ssd1306_Init+0x1a>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e0d5      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 8000c32:	2020      	movs	r0, #32
 8000c34:	f7ff ffd6 	bl	8000be4 <ssd1306_WriteCommand>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <ssd1306_Init+0x2a>
 8000c3e:	2300      	movs	r3, #0
 8000c40:	e0cd      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 8000c42:	2000      	movs	r0, #0
 8000c44:	f7ff ffce 	bl	8000be4 <ssd1306_WriteCommand>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <ssd1306_Init+0x3a>
 8000c4e:	2300      	movs	r3, #0
 8000c50:	e0c5      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address
 8000c52:	20b0      	movs	r0, #176	@ 0xb0
 8000c54:	f7ff ffc6 	bl	8000be4 <ssd1306_WriteCommand>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <ssd1306_Init+0x4a>
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e0bd      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 8000c62:	20c8      	movs	r0, #200	@ 0xc8
 8000c64:	f7ff ffbe 	bl	8000be4 <ssd1306_WriteCommand>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <ssd1306_Init+0x5a>
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e0b5      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 8000c72:	2000      	movs	r0, #0
 8000c74:	f7ff ffb6 	bl	8000be4 <ssd1306_WriteCommand>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <ssd1306_Init+0x6a>
 8000c7e:	2300      	movs	r3, #0
 8000c80:	e0ad      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 8000c82:	2010      	movs	r0, #16
 8000c84:	f7ff ffae 	bl	8000be4 <ssd1306_WriteCommand>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <ssd1306_Init+0x7a>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	e0a5      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 8000c92:	2040      	movs	r0, #64	@ 0x40
 8000c94:	f7ff ffa6 	bl	8000be4 <ssd1306_WriteCommand>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <ssd1306_Init+0x8a>
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e09d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 8000ca2:	2081      	movs	r0, #129	@ 0x81
 8000ca4:	f7ff ff9e 	bl	8000be4 <ssd1306_WriteCommand>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <ssd1306_Init+0x9a>
 8000cae:	2300      	movs	r3, #0
 8000cb0:	e095      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0; // Max contrast
 8000cb2:	20ff      	movs	r0, #255	@ 0xff
 8000cb4:	f7ff ff96 	bl	8000be4 <ssd1306_WriteCommand>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <ssd1306_Init+0xaa>
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	e08d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 8000cc2:	20a1      	movs	r0, #161	@ 0xa1
 8000cc4:	f7ff ff8e 	bl	8000be4 <ssd1306_WriteCommand>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <ssd1306_Init+0xba>
 8000cce:	2300      	movs	r3, #0
 8000cd0:	e085      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 8000cd2:	20a6      	movs	r0, #166	@ 0xa6
 8000cd4:	f7ff ff86 	bl	8000be4 <ssd1306_WriteCommand>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <ssd1306_Init+0xca>
 8000cde:	2300      	movs	r3, #0
 8000ce0:	e07d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 8000ce2:	20a8      	movs	r0, #168	@ 0xa8
 8000ce4:	f7ff ff7e 	bl	8000be4 <ssd1306_WriteCommand>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <ssd1306_Init+0xda>
 8000cee:	2300      	movs	r3, #0
 8000cf0:	e075      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x3F) != HAL_OK) return 0; // 1/64 duty (for 128x64)
 8000cf2:	203f      	movs	r0, #63	@ 0x3f
 8000cf4:	f7ff ff76 	bl	8000be4 <ssd1306_WriteCommand>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <ssd1306_Init+0xea>
 8000cfe:	2300      	movs	r3, #0
 8000d00:	e06d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 8000d02:	20d3      	movs	r0, #211	@ 0xd3
 8000d04:	f7ff ff6e 	bl	8000be4 <ssd1306_WriteCommand>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <ssd1306_Init+0xfa>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	e065      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 8000d12:	2000      	movs	r0, #0
 8000d14:	f7ff ff66 	bl	8000be4 <ssd1306_WriteCommand>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <ssd1306_Init+0x10a>
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e05d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 8000d22:	20d5      	movs	r0, #213	@ 0xd5
 8000d24:	f7ff ff5e 	bl	8000be4 <ssd1306_WriteCommand>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <ssd1306_Init+0x11a>
 8000d2e:	2300      	movs	r3, #0
 8000d30:	e055      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 8000d32:	2080      	movs	r0, #128	@ 0x80
 8000d34:	f7ff ff56 	bl	8000be4 <ssd1306_WriteCommand>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <ssd1306_Init+0x12a>
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e04d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 8000d42:	20d9      	movs	r0, #217	@ 0xd9
 8000d44:	f7ff ff4e 	bl	8000be4 <ssd1306_WriteCommand>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <ssd1306_Init+0x13a>
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e045      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 8000d52:	20f1      	movs	r0, #241	@ 0xf1
 8000d54:	f7ff ff46 	bl	8000be4 <ssd1306_WriteCommand>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <ssd1306_Init+0x14a>
 8000d5e:	2300      	movs	r3, #0
 8000d60:	e03d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 8000d62:	20da      	movs	r0, #218	@ 0xda
 8000d64:	f7ff ff3e 	bl	8000be4 <ssd1306_WriteCommand>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <ssd1306_Init+0x15a>
 8000d6e:	2300      	movs	r3, #0
 8000d70:	e035      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x12) != HAL_OK) return 0; // (for 128x64)
 8000d72:	2012      	movs	r0, #18
 8000d74:	f7ff ff36 	bl	8000be4 <ssd1306_WriteCommand>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <ssd1306_Init+0x16a>
 8000d7e:	2300      	movs	r3, #0
 8000d80:	e02d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 8000d82:	20db      	movs	r0, #219	@ 0xdb
 8000d84:	f7ff ff2e 	bl	8000be4 <ssd1306_WriteCommand>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <ssd1306_Init+0x17a>
 8000d8e:	2300      	movs	r3, #0
 8000d90:	e025      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 8000d92:	2040      	movs	r0, #64	@ 0x40
 8000d94:	f7ff ff26 	bl	8000be4 <ssd1306_WriteCommand>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <ssd1306_Init+0x18a>
 8000d9e:	2300      	movs	r3, #0
 8000da0:	e01d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 8000da2:	208d      	movs	r0, #141	@ 0x8d
 8000da4:	f7ff ff1e 	bl	8000be4 <ssd1306_WriteCommand>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <ssd1306_Init+0x19a>
 8000dae:	2300      	movs	r3, #0
 8000db0:	e015      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 8000db2:	2014      	movs	r0, #20
 8000db4:	f7ff ff16 	bl	8000be4 <ssd1306_WriteCommand>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <ssd1306_Init+0x1aa>
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e00d      	b.n	8000dde <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 8000dc2:	20af      	movs	r0, #175	@ 0xaf
 8000dc4:	f7ff ff0e 	bl	8000be4 <ssd1306_WriteCommand>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <ssd1306_Init+0x1ba>
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e005      	b.n	8000dde <ssd1306_Init+0x1c6>

    // Clear buffer
    ssd1306_Fill(Black);
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f000 f806 	bl	8000de4 <ssd1306_Fill>

    // Update screen (blocking method) for the first time
    ssd1306_UpdateScreen();
 8000dd8:	f000 f944 	bl	8001064 <ssd1306_UpdateScreen>

    return 1; // Success
 8000ddc:	2301      	movs	r3, #1
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <ssd1306_Fill>:

/**
 * @brief Fills the entire screen buffer with a color.
 */
void ssd1306_Fill(uint8_t color)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	71fb      	strb	r3, [r7, #7]
    // Set all bytes in the buffer to 0x00 (Black) or 0xFF (White)
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d101      	bne.n	8000df8 <ssd1306_Fill+0x14>
 8000df4:	2300      	movs	r3, #0
 8000df6:	e000      	b.n	8000dfa <ssd1306_Fill+0x16>
 8000df8:	23ff      	movs	r3, #255	@ 0xff
 8000dfa:	73fb      	strb	r3, [r7, #15]
    memset(SSD1306_Buffer, fill_val, sizeof(SSD1306_Buffer));
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e02:	4619      	mov	r1, r3
 8000e04:	4803      	ldr	r0, [pc, #12]	@ (8000e14 <ssd1306_Fill+0x30>)
 8000e06:	f008 fa57 	bl	80092b8 <memset>
}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000238 	.word	0x20000238

08000e18 <ssd1306_DrawPixel>:

/**
 * @brief Draws a single pixel in the screen buffer.
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
 8000e22:	460b      	mov	r3, r1
 8000e24:	71bb      	strb	r3, [r7, #6]
 8000e26:	4613      	mov	r3, r2
 8000e28:	717b      	strb	r3, [r7, #5]
    // Check boundaries
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db3d      	blt.n	8000eae <ssd1306_DrawPixel+0x96>
 8000e32:	79bb      	ldrb	r3, [r7, #6]
 8000e34:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e36:	d83a      	bhi.n	8000eae <ssd1306_DrawPixel+0x96>
        return;
    }

    // Set or clear the specific bit for the pixel
    if (color == White) {
 8000e38:	797b      	ldrb	r3, [r7, #5]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d11a      	bne.n	8000e74 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8000e3e:	79fa      	ldrb	r2, [r7, #7]
 8000e40:	79bb      	ldrb	r3, [r7, #6]
 8000e42:	08db      	lsrs	r3, r3, #3
 8000e44:	b2d8      	uxtb	r0, r3
 8000e46:	4603      	mov	r3, r0
 8000e48:	01db      	lsls	r3, r3, #7
 8000e4a:	4413      	add	r3, r2
 8000e4c:	4a1a      	ldr	r2, [pc, #104]	@ (8000eb8 <ssd1306_DrawPixel+0xa0>)
 8000e4e:	5cd3      	ldrb	r3, [r2, r3]
 8000e50:	b25a      	sxtb	r2, r3
 8000e52:	79bb      	ldrb	r3, [r7, #6]
 8000e54:	f003 0307 	and.w	r3, r3, #7
 8000e58:	2101      	movs	r1, #1
 8000e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e5e:	b25b      	sxtb	r3, r3
 8000e60:	4313      	orrs	r3, r2
 8000e62:	b259      	sxtb	r1, r3
 8000e64:	79fa      	ldrb	r2, [r7, #7]
 8000e66:	4603      	mov	r3, r0
 8000e68:	01db      	lsls	r3, r3, #7
 8000e6a:	4413      	add	r3, r2
 8000e6c:	b2c9      	uxtb	r1, r1
 8000e6e:	4a12      	ldr	r2, [pc, #72]	@ (8000eb8 <ssd1306_DrawPixel+0xa0>)
 8000e70:	54d1      	strb	r1, [r2, r3]
 8000e72:	e01d      	b.n	8000eb0 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000e74:	79fa      	ldrb	r2, [r7, #7]
 8000e76:	79bb      	ldrb	r3, [r7, #6]
 8000e78:	08db      	lsrs	r3, r3, #3
 8000e7a:	b2d8      	uxtb	r0, r3
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	01db      	lsls	r3, r3, #7
 8000e80:	4413      	add	r3, r2
 8000e82:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb8 <ssd1306_DrawPixel+0xa0>)
 8000e84:	5cd3      	ldrb	r3, [r2, r3]
 8000e86:	b25a      	sxtb	r2, r3
 8000e88:	79bb      	ldrb	r3, [r7, #6]
 8000e8a:	f003 0307 	and.w	r3, r3, #7
 8000e8e:	2101      	movs	r1, #1
 8000e90:	fa01 f303 	lsl.w	r3, r1, r3
 8000e94:	b25b      	sxtb	r3, r3
 8000e96:	43db      	mvns	r3, r3
 8000e98:	b25b      	sxtb	r3, r3
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	b259      	sxtb	r1, r3
 8000e9e:	79fa      	ldrb	r2, [r7, #7]
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	01db      	lsls	r3, r3, #7
 8000ea4:	4413      	add	r3, r2
 8000ea6:	b2c9      	uxtb	r1, r1
 8000ea8:	4a03      	ldr	r2, [pc, #12]	@ (8000eb8 <ssd1306_DrawPixel+0xa0>)
 8000eaa:	54d1      	strb	r1, [r2, r3]
 8000eac:	e000      	b.n	8000eb0 <ssd1306_DrawPixel+0x98>
        return;
 8000eae:	bf00      	nop
    }
}
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr
 8000eb8:	20000238 	.word	0x20000238

08000ebc <ssd1306_SetCursor>:

/**
 * @brief Sets the text cursor position.
 */
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	460a      	mov	r2, r1
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8000ecc:	4a05      	ldr	r2, [pc, #20]	@ (8000ee4 <ssd1306_SetCursor+0x28>)
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	7013      	strb	r3, [r2, #0]
    current_y = y;
 8000ed2:	4a05      	ldr	r2, [pc, #20]	@ (8000ee8 <ssd1306_SetCursor+0x2c>)
 8000ed4:	79bb      	ldrb	r3, [r7, #6]
 8000ed6:	7013      	strb	r3, [r2, #0]
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bc80      	pop	{r7}
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	20000638 	.word	0x20000638
 8000ee8:	20000639 	.word	0x20000639

08000eec <ssd1306_WriteChar>:

/**
 * @brief Draws a single character (8-bit font).
 */
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	6039      	str	r1, [r7, #0]
 8000ef6:	71fb      	strb	r3, [r7, #7]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000efc:	4b39      	ldr	r3, [pc, #228]	@ (8000fe4 <ssd1306_WriteChar+0xf8>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	461a      	mov	r2, r3
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	4413      	add	r3, r2
 8000f08:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f0a:	dc07      	bgt.n	8000f1c <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8000f0c:	4b36      	ldr	r3, [pc, #216]	@ (8000fe8 <ssd1306_WriteChar+0xfc>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	461a      	mov	r2, r3
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	785b      	ldrb	r3, [r3, #1]
 8000f16:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000f18:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f1a:	dd01      	ble.n	8000f20 <ssd1306_WriteChar+0x34>
    {
        return 0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	e05c      	b.n	8000fda <ssd1306_WriteChar+0xee>
    }

    // Draw character column by column
    for (i = 0; i < Font->FontWidth; i++) {
 8000f20:	2300      	movs	r3, #0
 8000f22:	617b      	str	r3, [r7, #20]
 8000f24:	e04a      	b.n	8000fbc <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685a      	ldr	r2, [r3, #4]
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	3b20      	subs	r3, #32
 8000f2e:	6839      	ldr	r1, [r7, #0]
 8000f30:	7809      	ldrb	r1, [r1, #0]
 8000f32:	fb01 f303 	mul.w	r3, r1, r3
 8000f36:	4619      	mov	r1, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	440b      	add	r3, r1
 8000f3c:	4413      	add	r3, r2
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]
 8000f46:	e030      	b.n	8000faa <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8000f48:	7bfa      	ldrb	r2, [r7, #15]
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	fa42 f303 	asr.w	r3, r2, r3
 8000f50:	f003 0301 	and.w	r3, r3, #1
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d010      	beq.n	8000f7a <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	4b21      	ldr	r3, [pc, #132]	@ (8000fe4 <ssd1306_WriteChar+0xf8>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	4413      	add	r3, r2
 8000f62:	b2d8      	uxtb	r0, r3
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe8 <ssd1306_WriteChar+0xfc>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	79ba      	ldrb	r2, [r7, #6]
 8000f72:	4619      	mov	r1, r3
 8000f74:	f7ff ff50 	bl	8000e18 <ssd1306_DrawPixel>
 8000f78:	e014      	b.n	8000fa4 <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4b19      	ldr	r3, [pc, #100]	@ (8000fe4 <ssd1306_WriteChar+0xf8>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	4413      	add	r3, r2
 8000f84:	b2d8      	uxtb	r0, r3
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4b17      	ldr	r3, [pc, #92]	@ (8000fe8 <ssd1306_WriteChar+0xfc>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	4413      	add	r3, r2
 8000f90:	b2d9      	uxtb	r1, r3
 8000f92:	79bb      	ldrb	r3, [r7, #6]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	bf0c      	ite	eq
 8000f98:	2301      	moveq	r3, #1
 8000f9a:	2300      	movne	r3, #0
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	f7ff ff3a 	bl	8000e18 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	613b      	str	r3, [r7, #16]
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	785b      	ldrb	r3, [r3, #1]
 8000fae:	461a      	mov	r2, r3
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d3c8      	bcc.n	8000f48 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d3ae      	bcc.n	8000f26 <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	781a      	ldrb	r2, [r3, #0]
 8000fcc:	4b05      	ldr	r3, [pc, #20]	@ (8000fe4 <ssd1306_WriteChar+0xf8>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	4b03      	ldr	r3, [pc, #12]	@ (8000fe4 <ssd1306_WriteChar+0xf8>)
 8000fd6:	701a      	strb	r2, [r3, #0]
    return ch;
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3718      	adds	r7, #24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000638 	.word	0x20000638
 8000fe8:	20000639 	.word	0x20000639

08000fec <ssd1306_WriteString>:

/**
 * @brief Draws a string (8-bit font).
 */
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8000ffa:	e012      	b.n	8001022 <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	79fa      	ldrb	r2, [r7, #7]
 8001002:	68b9      	ldr	r1, [r7, #8]
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff ff71 	bl	8000eec <ssd1306_WriteChar>
 800100a:	4603      	mov	r3, r0
 800100c:	461a      	mov	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	429a      	cmp	r2, r3
 8001014:	d002      	beq.n	800101c <ssd1306_WriteString+0x30>
            return *str; // Error
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	e008      	b.n	800102e <ssd1306_WriteString+0x42>
        }
        str++;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	3301      	adds	r3, #1
 8001020:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d1e8      	bne.n	8000ffc <ssd1306_WriteString+0x10>
    }
    return *str; // Success
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	781b      	ldrb	r3, [r3, #0]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <ssd1306_SetFullAddressWindow>:
/**
 * @brief Private function to set the display's memory "window" to fullscreen.
 * @note This is your refactor to remove code duplication.
 */
static void ssd1306_SetFullAddressWindow(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	af00      	add	r7, sp, #0
	ssd1306_WriteCommand(0x21); // Set column address
 800103a:	2021      	movs	r0, #33	@ 0x21
 800103c:	f7ff fdd2 	bl	8000be4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 8001040:	2000      	movs	r0, #0
 8001042:	f7ff fdcf 	bl	8000be4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8001046:	207f      	movs	r0, #127	@ 0x7f
 8001048:	f7ff fdcc 	bl	8000be4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); // Set page address
 800104c:	2022      	movs	r0, #34	@ 0x22
 800104e:	f7ff fdc9 	bl	8000be4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff fdc6 	bl	8000be4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (now 7 for 64px)
 8001058:	2007      	movs	r0, #7
 800105a:	f7ff fdc3 	bl	8000be4 <ssd1306_WriteCommand>
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
	...

08001064 <ssd1306_UpdateScreen>:

/**
 * @brief Updates the screen using a blocking I2C write.
 */
void ssd1306_UpdateScreen(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af04      	add	r7, sp, #16
	ssd1306_SetFullAddressWindow();
 800106a:	f7ff ffe4 	bl	8001036 <ssd1306_SetFullAddressWindow>

    // Send buffer (blocking method)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	9302      	str	r3, [sp, #8]
 8001074:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001078:	9301      	str	r3, [sp, #4]
 800107a:	4b05      	ldr	r3, [pc, #20]	@ (8001090 <ssd1306_UpdateScreen+0x2c>)
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	2301      	movs	r3, #1
 8001080:	2240      	movs	r2, #64	@ 0x40
 8001082:	2178      	movs	r1, #120	@ 0x78
 8001084:	4803      	ldr	r0, [pc, #12]	@ (8001094 <ssd1306_UpdateScreen+0x30>)
 8001086:	f001 fb35 	bl	80026f4 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), HAL_MAX_DELAY);
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000238 	.word	0x20000238
 8001094:	2000009c 	.word	0x2000009c

08001098 <ssd1306_UpdateScreenDMA>:

/**
 * @brief Updates the screen using a non-blocking DMA transfer.
 */
HAL_StatusTypeDef ssd1306_UpdateScreenDMA(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af02      	add	r7, sp, #8
    // 1. Set memory window
	ssd1306_SetFullAddressWindow();
 800109e:	f7ff ffca 	bl	8001036 <ssd1306_SetFullAddressWindow>

    // 2. Start DMA transfer and return its initiation status
    return HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 80010a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010a6:	9301      	str	r3, [sp, #4]
 80010a8:	4b05      	ldr	r3, [pc, #20]	@ (80010c0 <ssd1306_UpdateScreenDMA+0x28>)
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2301      	movs	r3, #1
 80010ae:	2240      	movs	r2, #64	@ 0x40
 80010b0:	2178      	movs	r1, #120	@ 0x78
 80010b2:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <ssd1306_UpdateScreenDMA+0x2c>)
 80010b4:	f001 fc24 	bl	8002900 <HAL_I2C_Mem_Write_DMA>
 80010b8:	4603      	mov	r3, r0
                                    0x40,
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer,
                                    sizeof(SSD1306_Buffer));
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000238 	.word	0x20000238
 80010c4:	2000009c 	.word	0x2000009c

080010c8 <ssd1306_WriteChar_Large>:
/**
 * @brief Private function to draw a single 16-bit character (like 11x18).
 * @note  This is separate from WriteChar (which is for 8-bit fonts).
 */
static char ssd1306_WriteChar_Large(char ch, FontDef_t* Font, uint8_t color)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
 80010d4:	4613      	mov	r3, r2
 80010d6:	71bb      	strb	r3, [r7, #6]
    uint32_t i, b, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80010d8:	4b39      	ldr	r3, [pc, #228]	@ (80011c0 <ssd1306_WriteChar_Large+0xf8>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	4413      	add	r3, r2
 80010e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80010e6:	dc07      	bgt.n	80010f8 <ssd1306_WriteChar_Large+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 80010e8:	4b36      	ldr	r3, [pc, #216]	@ (80011c4 <ssd1306_WriteChar_Large+0xfc>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	461a      	mov	r2, r3
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	785b      	ldrb	r3, [r3, #1]
 80010f2:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80010f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80010f6:	dd01      	ble.n	80010fc <ssd1306_WriteChar_Large+0x34>
    {
        return 0; // Error
 80010f8:	2300      	movs	r3, #0
 80010fa:	e05d      	b.n	80011b8 <ssd1306_WriteChar_Large+0xf0>
    }

    // Draw the character
    for (i = 0; i < Font->FontHeight; i++) {
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
 8001100:	e04b      	b.n	800119a <ssd1306_WriteChar_Large+0xd2>
        b = Font->data[(ch - 32) * Font->FontHeight + i]; // Get 16-bit data for row
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685a      	ldr	r2, [r3, #4]
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	3b20      	subs	r3, #32
 800110a:	6839      	ldr	r1, [r7, #0]
 800110c:	7849      	ldrb	r1, [r1, #1]
 800110e:	fb01 f303 	mul.w	r3, r1, r3
 8001112:	4619      	mov	r1, r3
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	440b      	add	r3, r1
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4413      	add	r3, r2
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < Font->FontWidth; j++) {
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	e030      	b.n	8001188 <ssd1306_WriteChar_Large+0xc0>
            // Check bits from left (MSB) to right
            if ((b << j) & 0x8000) {
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d010      	beq.n	8001158 <ssd1306_WriteChar_Large+0x90>
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t) color);
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4b21      	ldr	r3, [pc, #132]	@ (80011c0 <ssd1306_WriteChar_Large+0xf8>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	4413      	add	r3, r2
 8001140:	b2d8      	uxtb	r0, r3
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	b2da      	uxtb	r2, r3
 8001146:	4b1f      	ldr	r3, [pc, #124]	@ (80011c4 <ssd1306_WriteChar_Large+0xfc>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	4413      	add	r3, r2
 800114c:	b2db      	uxtb	r3, r3
 800114e:	79ba      	ldrb	r2, [r7, #6]
 8001150:	4619      	mov	r1, r3
 8001152:	f7ff fe61 	bl	8000e18 <ssd1306_DrawPixel>
 8001156:	e014      	b.n	8001182 <ssd1306_WriteChar_Large+0xba>
            } else {
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t)!color);
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	b2da      	uxtb	r2, r3
 800115c:	4b18      	ldr	r3, [pc, #96]	@ (80011c0 <ssd1306_WriteChar_Large+0xf8>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	4413      	add	r3, r2
 8001162:	b2d8      	uxtb	r0, r3
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	b2da      	uxtb	r2, r3
 8001168:	4b16      	ldr	r3, [pc, #88]	@ (80011c4 <ssd1306_WriteChar_Large+0xfc>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	4413      	add	r3, r2
 800116e:	b2d9      	uxtb	r1, r3
 8001170:	79bb      	ldrb	r3, [r7, #6]
 8001172:	2b00      	cmp	r3, #0
 8001174:	bf0c      	ite	eq
 8001176:	2301      	moveq	r3, #1
 8001178:	2300      	movne	r3, #0
 800117a:	b2db      	uxtb	r3, r3
 800117c:	461a      	mov	r2, r3
 800117e:	f7ff fe4b 	bl	8000e18 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontWidth; j++) {
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	3301      	adds	r3, #1
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	4293      	cmp	r3, r2
 8001192:	d3c8      	bcc.n	8001126 <ssd1306_WriteChar_Large+0x5e>
    for (i = 0; i < Font->FontHeight; i++) {
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	3301      	adds	r3, #1
 8001198:	617b      	str	r3, [r7, #20]
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	785b      	ldrb	r3, [r3, #1]
 800119e:	461a      	mov	r2, r3
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d3ad      	bcc.n	8001102 <ssd1306_WriteChar_Large+0x3a>
            }
        }
    }

    current_x += Font->FontWidth; // Move cursor
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	781a      	ldrb	r2, [r3, #0]
 80011aa:	4b05      	ldr	r3, [pc, #20]	@ (80011c0 <ssd1306_WriteChar_Large+0xf8>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	4413      	add	r3, r2
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4b03      	ldr	r3, [pc, #12]	@ (80011c0 <ssd1306_WriteChar_Large+0xf8>)
 80011b4:	701a      	strb	r2, [r3, #0]
    return ch;
 80011b6:	79fb      	ldrb	r3, [r7, #7]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3718      	adds	r7, #24
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000638 	.word	0x20000638
 80011c4:	20000639 	.word	0x20000639

080011c8 <ssd1306_WriteString_Large>:

/**
 * @brief Public function to draw a string (16-bit font).
 */
char ssd1306_WriteString_Large(const char* str, FontDef_t* Font, uint8_t color)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	4613      	mov	r3, r2
 80011d4:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 80011d6:	e019      	b.n	800120c <ssd1306_WriteString_Large+0x44>
        // Check if font data exists (not NULL)
        if (Font->data == NULL) {
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d102      	bne.n	80011e6 <ssd1306_WriteString_Large+0x1e>
            return *str; // Error: Font data is missing
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	e018      	b.n	8001218 <ssd1306_WriteString_Large+0x50>
        }

        if (ssd1306_WriteChar_Large(*str, Font, color) != *str) {
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	79fa      	ldrb	r2, [r7, #7]
 80011ec:	68b9      	ldr	r1, [r7, #8]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff6a 	bl	80010c8 <ssd1306_WriteChar_Large>
 80011f4:	4603      	mov	r3, r0
 80011f6:	461a      	mov	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d002      	beq.n	8001206 <ssd1306_WriteString_Large+0x3e>
            return *str; // Error
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	e008      	b.n	8001218 <ssd1306_WriteString_Large+0x50>
        }
        str++;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	3301      	adds	r3, #1
 800120a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1e1      	bne.n	80011d8 <ssd1306_WriteString_Large+0x10>
    }
    return *str; // Success
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	781b      	ldrb	r3, [r3, #0]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001226:	4b18      	ldr	r3, [pc, #96]	@ (8001288 <HAL_MspInit+0x68>)
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <HAL_MspInit+0x68>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6193      	str	r3, [r2, #24]
 8001232:	4b15      	ldr	r3, [pc, #84]	@ (8001288 <HAL_MspInit+0x68>)
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	4b12      	ldr	r3, [pc, #72]	@ (8001288 <HAL_MspInit+0x68>)
 8001240:	69db      	ldr	r3, [r3, #28]
 8001242:	4a11      	ldr	r2, [pc, #68]	@ (8001288 <HAL_MspInit+0x68>)
 8001244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001248:	61d3      	str	r3, [r2, #28]
 800124a:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <HAL_MspInit+0x68>)
 800124c:	69db      	ldr	r3, [r3, #28]
 800124e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	210f      	movs	r1, #15
 800125a:	f06f 0001 	mvn.w	r0, #1
 800125e:	f000 fa4f 	bl	8001700 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001262:	4b0a      	ldr	r3, [pc, #40]	@ (800128c <HAL_MspInit+0x6c>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	4a04      	ldr	r2, [pc, #16]	@ (800128c <HAL_MspInit+0x6c>)
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000
 800128c:	40010000 	.word	0x40010000

08001290 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08c      	sub	sp, #48	@ 0x30
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001298:	2300      	movs	r3, #0
 800129a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80012a0:	2300      	movs	r3, #0
 80012a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80012a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001360 <HAL_InitTick+0xd0>)
 80012a8:	699b      	ldr	r3, [r3, #24]
 80012aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001360 <HAL_InitTick+0xd0>)
 80012ac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012b0:	6193      	str	r3, [r2, #24]
 80012b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001360 <HAL_InitTick+0xd0>)
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80012ba:	60bb      	str	r3, [r7, #8]
 80012bc:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012be:	f107 020c 	add.w	r2, r7, #12
 80012c2:	f107 0310 	add.w	r3, r7, #16
 80012c6:	4611      	mov	r1, r2
 80012c8:	4618      	mov	r0, r3
 80012ca:	f004 fa6d 	bl	80057a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80012ce:	f004 fa57 	bl	8005780 <HAL_RCC_GetPCLK2Freq>
 80012d2:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012d6:	4a23      	ldr	r2, [pc, #140]	@ (8001364 <HAL_InitTick+0xd4>)
 80012d8:	fba2 2303 	umull	r2, r3, r2, r3
 80012dc:	0c9b      	lsrs	r3, r3, #18
 80012de:	3b01      	subs	r3, #1
 80012e0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80012e2:	4b21      	ldr	r3, [pc, #132]	@ (8001368 <HAL_InitTick+0xd8>)
 80012e4:	4a21      	ldr	r2, [pc, #132]	@ (800136c <HAL_InitTick+0xdc>)
 80012e6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80012e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001368 <HAL_InitTick+0xd8>)
 80012ea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012ee:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80012f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001368 <HAL_InitTick+0xd8>)
 80012f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80012f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001368 <HAL_InitTick+0xd8>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001368 <HAL_InitTick+0xd8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001302:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <HAL_InitTick+0xd8>)
 8001304:	2200      	movs	r2, #0
 8001306:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001308:	4817      	ldr	r0, [pc, #92]	@ (8001368 <HAL_InitTick+0xd8>)
 800130a:	f004 fc2b 	bl	8005b64 <HAL_TIM_Base_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001314:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001318:	2b00      	cmp	r3, #0
 800131a:	d11b      	bne.n	8001354 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800131c:	4812      	ldr	r0, [pc, #72]	@ (8001368 <HAL_InitTick+0xd8>)
 800131e:	f004 fce3 	bl	8005ce8 <HAL_TIM_Base_Start_IT>
 8001322:	4603      	mov	r3, r0
 8001324:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001328:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800132c:	2b00      	cmp	r3, #0
 800132e:	d111      	bne.n	8001354 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001330:	2019      	movs	r0, #25
 8001332:	f000 fa11 	bl	8001758 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2b0f      	cmp	r3, #15
 800133a:	d808      	bhi.n	800134e <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 800133c:	2200      	movs	r2, #0
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	2019      	movs	r0, #25
 8001342:	f000 f9dd 	bl	8001700 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001346:	4a0a      	ldr	r2, [pc, #40]	@ (8001370 <HAL_InitTick+0xe0>)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6013      	str	r3, [r2, #0]
 800134c:	e002      	b.n	8001354 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001354:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001358:	4618      	mov	r0, r3
 800135a:	3730      	adds	r7, #48	@ 0x30
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40021000 	.word	0x40021000
 8001364:	431bde83 	.word	0x431bde83
 8001368:	2000063c 	.word	0x2000063c
 800136c:	40012c00 	.word	0x40012c00
 8001370:	20000014 	.word	0x20000014

08001374 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <NMI_Handler+0x4>

0800137c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001380:	bf00      	nop
 8001382:	e7fd      	b.n	8001380 <HardFault_Handler+0x4>

08001384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001388:	bf00      	nop
 800138a:	e7fd      	b.n	8001388 <MemManage_Handler+0x4>

0800138c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001390:	bf00      	nop
 8001392:	e7fd      	b.n	8001390 <BusFault_Handler+0x4>

08001394 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001398:	bf00      	nop
 800139a:	e7fd      	b.n	8001398 <UsageFault_Handler+0x4>

0800139c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr

080013a8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80013ac:	4802      	ldr	r0, [pc, #8]	@ (80013b8 <DMA1_Channel2_IRQHandler+0x10>)
 80013ae:	f000 fbd1 	bl	8001b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200001f4 	.word	0x200001f4

080013bc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80013c0:	4802      	ldr	r0, [pc, #8]	@ (80013cc <DMA1_Channel3_IRQHandler+0x10>)
 80013c2:	f000 fbc7 	bl	8001b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200001b0 	.word	0x200001b0

080013d0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80013d4:	4802      	ldr	r0, [pc, #8]	@ (80013e0 <DMA1_Channel6_IRQHandler+0x10>)
 80013d6:	f000 fbbd 	bl	8001b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200000f0 	.word	0x200000f0

080013e4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013e8:	4802      	ldr	r0, [pc, #8]	@ (80013f4 <TIM1_UP_IRQHandler+0x10>)
 80013ea:	f004 fce9 	bl	8005dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2000063c 	.word	0x2000063c

080013f8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80013fc:	4802      	ldr	r0, [pc, #8]	@ (8001408 <I2C1_EV_IRQHandler+0x10>)
 80013fe:	f001 fbe3 	bl	8002bc8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	2000009c 	.word	0x2000009c

0800140c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001410:	4802      	ldr	r0, [pc, #8]	@ (800141c <I2C1_ER_IRQHandler+0x10>)
 8001412:	f001 fd4a 	bl	8002eaa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	2000009c 	.word	0x2000009c

08001420 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr

0800142c <UI_Blink_Start>:

/**
 * @brief Turns on the LED for feedback (blink start).
 */
static void UI_Blink_Start(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  // Turn ON the LED (set pin to '0' for Blue Pill)
  // NOTE: This will fail to compile if 'LED_BUILTIN' is not a User Label for PC13
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001436:	4802      	ldr	r0, [pc, #8]	@ (8001440 <UI_Blink_Start+0x14>)
 8001438:	f000 ff5a 	bl	80022f0 <HAL_GPIO_WritePin>
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40011000 	.word	0x40011000

08001444 <UI_Blink_End>:

/**
 * @brief Turns off the LED for feedback (blink end).
 */
static void UI_Blink_End(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
    // Turn OFF the LED (set pin to '1' for Blue Pill)
    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8001448:	2201      	movs	r2, #1
 800144a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800144e:	4802      	ldr	r0, [pc, #8]	@ (8001458 <UI_Blink_End+0x14>)
 8001450:	f000 ff4e 	bl	80022f0 <HAL_GPIO_WritePin>
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40011000 	.word	0x40011000

0800145c <UI_Blink_Once>:
/**
 * @brief Performs a single, non-blocking 50ms UI blink.
 * @note This function MUST be called from an RTOS task context.
 */
void UI_Blink_Once(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	UI_Blink_Start();
 8001460:	f7ff ffe4 	bl	800142c <UI_Blink_Start>
	vTaskDelay(pdMS_TO_TICKS(50));
 8001464:	2032      	movs	r0, #50	@ 0x32
 8001466:	f006 f979 	bl	800775c <vTaskDelay>
	UI_Blink_End();
 800146a:	f7ff ffeb 	bl	8001444 <UI_Blink_End>
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001474:	f7ff ffd4 	bl	8001420 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001478:	480b      	ldr	r0, [pc, #44]	@ (80014a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800147a:	490c      	ldr	r1, [pc, #48]	@ (80014ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800147c:	4a0c      	ldr	r2, [pc, #48]	@ (80014b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001480:	e002      	b.n	8001488 <LoopCopyDataInit>

08001482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001486:	3304      	adds	r3, #4

08001488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800148a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800148c:	d3f9      	bcc.n	8001482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148e:	4a09      	ldr	r2, [pc, #36]	@ (80014b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001490:	4c09      	ldr	r4, [pc, #36]	@ (80014b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001494:	e001      	b.n	800149a <LoopFillZerobss>

08001496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001498:	3204      	adds	r2, #4

0800149a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800149a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800149c:	d3fb      	bcc.n	8001496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800149e:	f007 ff71 	bl	8009384 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014a2:	f7ff f9f4 	bl	800088e <main>
  bx lr
 80014a6:	4770      	bx	lr
  ldr r0, =_sdata
 80014a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014ac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80014b0:	0800a6a4 	.word	0x0800a6a4
  ldr r2, =_sbss
 80014b4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80014b8:	200021b0 	.word	0x200021b0

080014bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014bc:	e7fe      	b.n	80014bc <ADC1_2_IRQHandler>
	...

080014c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014c4:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <HAL_Init+0x28>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a07      	ldr	r2, [pc, #28]	@ (80014e8 <HAL_Init+0x28>)
 80014ca:	f043 0310 	orr.w	r3, r3, #16
 80014ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014d0:	2003      	movs	r0, #3
 80014d2:	f000 f8f5 	bl	80016c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014d6:	200f      	movs	r0, #15
 80014d8:	f7ff feda 	bl	8001290 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014dc:	f7ff fea0 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40022000 	.word	0x40022000

080014ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f0:	4b05      	ldr	r3, [pc, #20]	@ (8001508 <HAL_IncTick+0x1c>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b05      	ldr	r3, [pc, #20]	@ (800150c <HAL_IncTick+0x20>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4413      	add	r3, r2
 80014fc:	4a03      	ldr	r2, [pc, #12]	@ (800150c <HAL_IncTick+0x20>)
 80014fe:	6013      	str	r3, [r2, #0]
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	20000018 	.word	0x20000018
 800150c:	20000684 	.word	0x20000684

08001510 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return uwTick;
 8001514:	4b02      	ldr	r3, [pc, #8]	@ (8001520 <HAL_GetTick+0x10>)
 8001516:	681b      	ldr	r3, [r3, #0]
}
 8001518:	4618      	mov	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	20000684 	.word	0x20000684

08001524 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800152c:	f7ff fff0 	bl	8001510 <HAL_GetTick>
 8001530:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800153c:	d005      	beq.n	800154a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800153e:	4b0a      	ldr	r3, [pc, #40]	@ (8001568 <HAL_Delay+0x44>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	461a      	mov	r2, r3
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4413      	add	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800154a:	bf00      	nop
 800154c:	f7ff ffe0 	bl	8001510 <HAL_GetTick>
 8001550:	4602      	mov	r2, r0
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	429a      	cmp	r2, r3
 800155a:	d8f7      	bhi.n	800154c <HAL_Delay+0x28>
  {
  }
}
 800155c:	bf00      	nop
 800155e:	bf00      	nop
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000018 	.word	0x20000018

0800156c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800156c:	b480      	push	{r7}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f003 0307 	and.w	r3, r3, #7
 800157a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800157c:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <__NVIC_SetPriorityGrouping+0x44>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001582:	68ba      	ldr	r2, [r7, #8]
 8001584:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001588:	4013      	ands	r3, r2
 800158a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001594:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800159c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800159e:	4a04      	ldr	r2, [pc, #16]	@ (80015b0 <__NVIC_SetPriorityGrouping+0x44>)
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	60d3      	str	r3, [r2, #12]
}
 80015a4:	bf00      	nop
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015b8:	4b04      	ldr	r3, [pc, #16]	@ (80015cc <__NVIC_GetPriorityGrouping+0x18>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	0a1b      	lsrs	r3, r3, #8
 80015be:	f003 0307 	and.w	r3, r3, #7
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	db0b      	blt.n	80015fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	f003 021f 	and.w	r2, r3, #31
 80015e8:	4906      	ldr	r1, [pc, #24]	@ (8001604 <__NVIC_EnableIRQ+0x34>)
 80015ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ee:	095b      	lsrs	r3, r3, #5
 80015f0:	2001      	movs	r0, #1
 80015f2:	fa00 f202 	lsl.w	r2, r0, r2
 80015f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr
 8001604:	e000e100 	.word	0xe000e100

08001608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	6039      	str	r1, [r7, #0]
 8001612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db0a      	blt.n	8001632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	b2da      	uxtb	r2, r3
 8001620:	490c      	ldr	r1, [pc, #48]	@ (8001654 <__NVIC_SetPriority+0x4c>)
 8001622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001626:	0112      	lsls	r2, r2, #4
 8001628:	b2d2      	uxtb	r2, r2
 800162a:	440b      	add	r3, r1
 800162c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001630:	e00a      	b.n	8001648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	4908      	ldr	r1, [pc, #32]	@ (8001658 <__NVIC_SetPriority+0x50>)
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	f003 030f 	and.w	r3, r3, #15
 800163e:	3b04      	subs	r3, #4
 8001640:	0112      	lsls	r2, r2, #4
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	440b      	add	r3, r1
 8001646:	761a      	strb	r2, [r3, #24]
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000e100 	.word	0xe000e100
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800165c:	b480      	push	{r7}
 800165e:	b089      	sub	sp, #36	@ 0x24
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f1c3 0307 	rsb	r3, r3, #7
 8001676:	2b04      	cmp	r3, #4
 8001678:	bf28      	it	cs
 800167a:	2304      	movcs	r3, #4
 800167c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	3304      	adds	r3, #4
 8001682:	2b06      	cmp	r3, #6
 8001684:	d902      	bls.n	800168c <NVIC_EncodePriority+0x30>
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	3b03      	subs	r3, #3
 800168a:	e000      	b.n	800168e <NVIC_EncodePriority+0x32>
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	f04f 32ff 	mov.w	r2, #4294967295
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	43da      	mvns	r2, r3
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	401a      	ands	r2, r3
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a4:	f04f 31ff 	mov.w	r1, #4294967295
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	43d9      	mvns	r1, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	4313      	orrs	r3, r2
         );
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3724      	adds	r7, #36	@ 0x24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr

080016c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b07      	cmp	r3, #7
 80016cc:	d00f      	beq.n	80016ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b06      	cmp	r3, #6
 80016d2:	d00c      	beq.n	80016ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b05      	cmp	r3, #5
 80016d8:	d009      	beq.n	80016ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2b04      	cmp	r3, #4
 80016de:	d006      	beq.n	80016ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	d003      	beq.n	80016ee <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016e6:	2191      	movs	r1, #145	@ 0x91
 80016e8:	4804      	ldr	r0, [pc, #16]	@ (80016fc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80016ea:	f7ff f99d 	bl	8000a28 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff ff3c 	bl	800156c <__NVIC_SetPriorityGrouping>
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	08009504 	.word	0x08009504

08001700 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
 800170c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b0f      	cmp	r3, #15
 8001716:	d903      	bls.n	8001720 <HAL_NVIC_SetPriority+0x20>
 8001718:	21a9      	movs	r1, #169	@ 0xa9
 800171a:	480e      	ldr	r0, [pc, #56]	@ (8001754 <HAL_NVIC_SetPriority+0x54>)
 800171c:	f7ff f984 	bl	8000a28 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	2b0f      	cmp	r3, #15
 8001724:	d903      	bls.n	800172e <HAL_NVIC_SetPriority+0x2e>
 8001726:	21aa      	movs	r1, #170	@ 0xaa
 8001728:	480a      	ldr	r0, [pc, #40]	@ (8001754 <HAL_NVIC_SetPriority+0x54>)
 800172a:	f7ff f97d 	bl	8000a28 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800172e:	f7ff ff41 	bl	80015b4 <__NVIC_GetPriorityGrouping>
 8001732:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	68b9      	ldr	r1, [r7, #8]
 8001738:	6978      	ldr	r0, [r7, #20]
 800173a:	f7ff ff8f 	bl	800165c <NVIC_EncodePriority>
 800173e:	4602      	mov	r2, r0
 8001740:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001744:	4611      	mov	r1, r2
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff ff5e 	bl	8001608 <__NVIC_SetPriority>
}
 800174c:	bf00      	nop
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	08009504 	.word	0x08009504

08001758 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001766:	2b00      	cmp	r3, #0
 8001768:	da03      	bge.n	8001772 <HAL_NVIC_EnableIRQ+0x1a>
 800176a:	21bd      	movs	r1, #189	@ 0xbd
 800176c:	4805      	ldr	r0, [pc, #20]	@ (8001784 <HAL_NVIC_EnableIRQ+0x2c>)
 800176e:	f7ff f95b 	bl	8000a28 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff ff2a 	bl	80015d0 <__NVIC_EnableIRQ>
}
 800177c:	bf00      	nop
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	08009504 	.word	0x08009504

08001788 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d101      	bne.n	800179e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e0da      	b.n	8001954 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a6e      	ldr	r2, [pc, #440]	@ (800195c <HAL_DMA_Init+0x1d4>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d021      	beq.n	80017ec <HAL_DMA_Init+0x64>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a6c      	ldr	r2, [pc, #432]	@ (8001960 <HAL_DMA_Init+0x1d8>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d01c      	beq.n	80017ec <HAL_DMA_Init+0x64>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a6b      	ldr	r2, [pc, #428]	@ (8001964 <HAL_DMA_Init+0x1dc>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d017      	beq.n	80017ec <HAL_DMA_Init+0x64>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a69      	ldr	r2, [pc, #420]	@ (8001968 <HAL_DMA_Init+0x1e0>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d012      	beq.n	80017ec <HAL_DMA_Init+0x64>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a68      	ldr	r2, [pc, #416]	@ (800196c <HAL_DMA_Init+0x1e4>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d00d      	beq.n	80017ec <HAL_DMA_Init+0x64>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a66      	ldr	r2, [pc, #408]	@ (8001970 <HAL_DMA_Init+0x1e8>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d008      	beq.n	80017ec <HAL_DMA_Init+0x64>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a65      	ldr	r2, [pc, #404]	@ (8001974 <HAL_DMA_Init+0x1ec>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d003      	beq.n	80017ec <HAL_DMA_Init+0x64>
 80017e4:	2199      	movs	r1, #153	@ 0x99
 80017e6:	4864      	ldr	r0, [pc, #400]	@ (8001978 <HAL_DMA_Init+0x1f0>)
 80017e8:	f7ff f91e 	bl	8000a28 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00c      	beq.n	800180e <HAL_DMA_Init+0x86>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b10      	cmp	r3, #16
 80017fa:	d008      	beq.n	800180e <HAL_DMA_Init+0x86>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001804:	d003      	beq.n	800180e <HAL_DMA_Init+0x86>
 8001806:	219a      	movs	r1, #154	@ 0x9a
 8001808:	485b      	ldr	r0, [pc, #364]	@ (8001978 <HAL_DMA_Init+0x1f0>)
 800180a:	f7ff f90d 	bl	8000a28 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	2b40      	cmp	r3, #64	@ 0x40
 8001814:	d007      	beq.n	8001826 <HAL_DMA_Init+0x9e>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <HAL_DMA_Init+0x9e>
 800181e:	219b      	movs	r1, #155	@ 0x9b
 8001820:	4855      	ldr	r0, [pc, #340]	@ (8001978 <HAL_DMA_Init+0x1f0>)
 8001822:	f7ff f901 	bl	8000a28 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	2b80      	cmp	r3, #128	@ 0x80
 800182c:	d007      	beq.n	800183e <HAL_DMA_Init+0xb6>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <HAL_DMA_Init+0xb6>
 8001836:	219c      	movs	r1, #156	@ 0x9c
 8001838:	484f      	ldr	r0, [pc, #316]	@ (8001978 <HAL_DMA_Init+0x1f0>)
 800183a:	f7ff f8f5 	bl	8000a28 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	691b      	ldr	r3, [r3, #16]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d00d      	beq.n	8001862 <HAL_DMA_Init+0xda>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	691b      	ldr	r3, [r3, #16]
 800184a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800184e:	d008      	beq.n	8001862 <HAL_DMA_Init+0xda>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	691b      	ldr	r3, [r3, #16]
 8001854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001858:	d003      	beq.n	8001862 <HAL_DMA_Init+0xda>
 800185a:	219d      	movs	r1, #157	@ 0x9d
 800185c:	4846      	ldr	r0, [pc, #280]	@ (8001978 <HAL_DMA_Init+0x1f0>)
 800185e:	f7ff f8e3 	bl	8000a28 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d00d      	beq.n	8001886 <HAL_DMA_Init+0xfe>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001872:	d008      	beq.n	8001886 <HAL_DMA_Init+0xfe>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	695b      	ldr	r3, [r3, #20]
 8001878:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800187c:	d003      	beq.n	8001886 <HAL_DMA_Init+0xfe>
 800187e:	219e      	movs	r1, #158	@ 0x9e
 8001880:	483d      	ldr	r0, [pc, #244]	@ (8001978 <HAL_DMA_Init+0x1f0>)
 8001882:	f7ff f8d1 	bl	8000a28 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d007      	beq.n	800189e <HAL_DMA_Init+0x116>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	2b20      	cmp	r3, #32
 8001894:	d003      	beq.n	800189e <HAL_DMA_Init+0x116>
 8001896:	219f      	movs	r1, #159	@ 0x9f
 8001898:	4837      	ldr	r0, [pc, #220]	@ (8001978 <HAL_DMA_Init+0x1f0>)
 800189a:	f7ff f8c5 	bl	8000a28 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d012      	beq.n	80018cc <HAL_DMA_Init+0x144>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018ae:	d00d      	beq.n	80018cc <HAL_DMA_Init+0x144>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69db      	ldr	r3, [r3, #28]
 80018b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80018b8:	d008      	beq.n	80018cc <HAL_DMA_Init+0x144>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80018c2:	d003      	beq.n	80018cc <HAL_DMA_Init+0x144>
 80018c4:	21a0      	movs	r1, #160	@ 0xa0
 80018c6:	482c      	ldr	r0, [pc, #176]	@ (8001978 <HAL_DMA_Init+0x1f0>)
 80018c8:	f7ff f8ae 	bl	8000a28 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	461a      	mov	r2, r3
 80018d2:	4b2a      	ldr	r3, [pc, #168]	@ (800197c <HAL_DMA_Init+0x1f4>)
 80018d4:	4413      	add	r3, r2
 80018d6:	4a2a      	ldr	r2, [pc, #168]	@ (8001980 <HAL_DMA_Init+0x1f8>)
 80018d8:	fba2 2303 	umull	r2, r3, r2, r3
 80018dc:	091b      	lsrs	r3, r3, #4
 80018de:	009a      	lsls	r2, r3, #2
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a27      	ldr	r2, [pc, #156]	@ (8001984 <HAL_DMA_Init+0x1fc>)
 80018e8:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2202      	movs	r2, #2
 80018ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001900:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001904:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800190e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800191a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001926:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	69db      	ldr	r3, [r3, #28]
 800192c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800192e:	68fa      	ldr	r2, [r7, #12]
 8001930:	4313      	orrs	r3, r2
 8001932:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2200      	movs	r2, #0
 800194e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001952:	2300      	movs	r3, #0
}
 8001954:	4618      	mov	r0, r3
 8001956:	3710      	adds	r7, #16
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40020008 	.word	0x40020008
 8001960:	4002001c 	.word	0x4002001c
 8001964:	40020030 	.word	0x40020030
 8001968:	40020044 	.word	0x40020044
 800196c:	40020058 	.word	0x40020058
 8001970:	4002006c 	.word	0x4002006c
 8001974:	40020080 	.word	0x40020080
 8001978:	08009540 	.word	0x08009540
 800197c:	bffdfff8 	.word	0xbffdfff8
 8001980:	cccccccd 	.word	0xcccccccd
 8001984:	40020000 	.word	0x40020000

08001988 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
 8001994:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001996:	2300      	movs	r3, #0
 8001998:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d003      	beq.n	80019a8 <HAL_DMA_Start_IT+0x20>
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019a6:	d304      	bcc.n	80019b2 <HAL_DMA_Start_IT+0x2a>
 80019a8:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 80019ac:	482c      	ldr	r0, [pc, #176]	@ (8001a60 <HAL_DMA_Start_IT+0xd8>)
 80019ae:	f7ff f83b 	bl	8000a28 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d101      	bne.n	80019c0 <HAL_DMA_Start_IT+0x38>
 80019bc:	2302      	movs	r3, #2
 80019be:	e04b      	b.n	8001a58 <HAL_DMA_Start_IT+0xd0>
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d13a      	bne.n	8001a4a <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2202      	movs	r2, #2
 80019d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2200      	movs	r2, #0
 80019e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 0201 	bic.w	r2, r2, #1
 80019f0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	68b9      	ldr	r1, [r7, #8]
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f000 f9be 	bl	8001d7a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d008      	beq.n	8001a18 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f042 020e 	orr.w	r2, r2, #14
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	e00f      	b.n	8001a38 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f022 0204 	bic.w	r2, r2, #4
 8001a26:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f042 020a 	orr.w	r2, r2, #10
 8001a36:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f042 0201 	orr.w	r2, r2, #1
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	e005      	b.n	8001a56 <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a52:	2302      	movs	r3, #2
 8001a54:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	08009540 	.word	0x08009540

08001a64 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d005      	beq.n	8001a88 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2204      	movs	r2, #4
 8001a80:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	73fb      	strb	r3, [r7, #15]
 8001a86:	e051      	b.n	8001b2c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f022 020e 	bic.w	r2, r2, #14
 8001a96:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f022 0201 	bic.w	r2, r2, #1
 8001aa6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a22      	ldr	r2, [pc, #136]	@ (8001b38 <HAL_DMA_Abort_IT+0xd4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d029      	beq.n	8001b06 <HAL_DMA_Abort_IT+0xa2>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a21      	ldr	r2, [pc, #132]	@ (8001b3c <HAL_DMA_Abort_IT+0xd8>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d022      	beq.n	8001b02 <HAL_DMA_Abort_IT+0x9e>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b40 <HAL_DMA_Abort_IT+0xdc>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d01a      	beq.n	8001afc <HAL_DMA_Abort_IT+0x98>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a1e      	ldr	r2, [pc, #120]	@ (8001b44 <HAL_DMA_Abort_IT+0xe0>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d012      	beq.n	8001af6 <HAL_DMA_Abort_IT+0x92>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8001b48 <HAL_DMA_Abort_IT+0xe4>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d00a      	beq.n	8001af0 <HAL_DMA_Abort_IT+0x8c>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a1b      	ldr	r2, [pc, #108]	@ (8001b4c <HAL_DMA_Abort_IT+0xe8>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d102      	bne.n	8001aea <HAL_DMA_Abort_IT+0x86>
 8001ae4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001ae8:	e00e      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001aea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001aee:	e00b      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001af0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001af4:	e008      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001af6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001afa:	e005      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001afc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b00:	e002      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001b02:	2310      	movs	r3, #16
 8001b04:	e000      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001b06:	2301      	movs	r3, #1
 8001b08:	4a11      	ldr	r2, [pc, #68]	@ (8001b50 <HAL_DMA_Abort_IT+0xec>)
 8001b0a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	4798      	blx	r3
    } 
  }
  return status;
 8001b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40020008 	.word	0x40020008
 8001b3c:	4002001c 	.word	0x4002001c
 8001b40:	40020030 	.word	0x40020030
 8001b44:	40020044 	.word	0x40020044
 8001b48:	40020058 	.word	0x40020058
 8001b4c:	4002006c 	.word	0x4002006c
 8001b50:	40020000 	.word	0x40020000

08001b54 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	2204      	movs	r2, #4
 8001b72:	409a      	lsls	r2, r3
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	4013      	ands	r3, r2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d04f      	beq.n	8001c1c <HAL_DMA_IRQHandler+0xc8>
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	f003 0304 	and.w	r3, r3, #4
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d04a      	beq.n	8001c1c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0320 	and.w	r3, r3, #32
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d107      	bne.n	8001ba4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f022 0204 	bic.w	r2, r2, #4
 8001ba2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a66      	ldr	r2, [pc, #408]	@ (8001d44 <HAL_DMA_IRQHandler+0x1f0>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d029      	beq.n	8001c02 <HAL_DMA_IRQHandler+0xae>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a65      	ldr	r2, [pc, #404]	@ (8001d48 <HAL_DMA_IRQHandler+0x1f4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d022      	beq.n	8001bfe <HAL_DMA_IRQHandler+0xaa>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a63      	ldr	r2, [pc, #396]	@ (8001d4c <HAL_DMA_IRQHandler+0x1f8>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d01a      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0xa4>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a62      	ldr	r2, [pc, #392]	@ (8001d50 <HAL_DMA_IRQHandler+0x1fc>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d012      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0x9e>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a60      	ldr	r2, [pc, #384]	@ (8001d54 <HAL_DMA_IRQHandler+0x200>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d00a      	beq.n	8001bec <HAL_DMA_IRQHandler+0x98>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a5f      	ldr	r2, [pc, #380]	@ (8001d58 <HAL_DMA_IRQHandler+0x204>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d102      	bne.n	8001be6 <HAL_DMA_IRQHandler+0x92>
 8001be0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001be4:	e00e      	b.n	8001c04 <HAL_DMA_IRQHandler+0xb0>
 8001be6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001bea:	e00b      	b.n	8001c04 <HAL_DMA_IRQHandler+0xb0>
 8001bec:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001bf0:	e008      	b.n	8001c04 <HAL_DMA_IRQHandler+0xb0>
 8001bf2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001bf6:	e005      	b.n	8001c04 <HAL_DMA_IRQHandler+0xb0>
 8001bf8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bfc:	e002      	b.n	8001c04 <HAL_DMA_IRQHandler+0xb0>
 8001bfe:	2340      	movs	r3, #64	@ 0x40
 8001c00:	e000      	b.n	8001c04 <HAL_DMA_IRQHandler+0xb0>
 8001c02:	2304      	movs	r3, #4
 8001c04:	4a55      	ldr	r2, [pc, #340]	@ (8001d5c <HAL_DMA_IRQHandler+0x208>)
 8001c06:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f000 8094 	beq.w	8001d3a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001c1a:	e08e      	b.n	8001d3a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c20:	2202      	movs	r2, #2
 8001c22:	409a      	lsls	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4013      	ands	r3, r2
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d056      	beq.n	8001cda <HAL_DMA_IRQHandler+0x186>
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d051      	beq.n	8001cda <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0320 	and.w	r3, r3, #32
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d10b      	bne.n	8001c5c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f022 020a 	bic.w	r2, r2, #10
 8001c52:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2201      	movs	r2, #1
 8001c58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a38      	ldr	r2, [pc, #224]	@ (8001d44 <HAL_DMA_IRQHandler+0x1f0>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d029      	beq.n	8001cba <HAL_DMA_IRQHandler+0x166>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a37      	ldr	r2, [pc, #220]	@ (8001d48 <HAL_DMA_IRQHandler+0x1f4>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d022      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x162>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a35      	ldr	r2, [pc, #212]	@ (8001d4c <HAL_DMA_IRQHandler+0x1f8>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d01a      	beq.n	8001cb0 <HAL_DMA_IRQHandler+0x15c>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a34      	ldr	r2, [pc, #208]	@ (8001d50 <HAL_DMA_IRQHandler+0x1fc>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d012      	beq.n	8001caa <HAL_DMA_IRQHandler+0x156>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a32      	ldr	r2, [pc, #200]	@ (8001d54 <HAL_DMA_IRQHandler+0x200>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d00a      	beq.n	8001ca4 <HAL_DMA_IRQHandler+0x150>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a31      	ldr	r2, [pc, #196]	@ (8001d58 <HAL_DMA_IRQHandler+0x204>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d102      	bne.n	8001c9e <HAL_DMA_IRQHandler+0x14a>
 8001c98:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001c9c:	e00e      	b.n	8001cbc <HAL_DMA_IRQHandler+0x168>
 8001c9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ca2:	e00b      	b.n	8001cbc <HAL_DMA_IRQHandler+0x168>
 8001ca4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ca8:	e008      	b.n	8001cbc <HAL_DMA_IRQHandler+0x168>
 8001caa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cae:	e005      	b.n	8001cbc <HAL_DMA_IRQHandler+0x168>
 8001cb0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cb4:	e002      	b.n	8001cbc <HAL_DMA_IRQHandler+0x168>
 8001cb6:	2320      	movs	r3, #32
 8001cb8:	e000      	b.n	8001cbc <HAL_DMA_IRQHandler+0x168>
 8001cba:	2302      	movs	r3, #2
 8001cbc:	4a27      	ldr	r2, [pc, #156]	@ (8001d5c <HAL_DMA_IRQHandler+0x208>)
 8001cbe:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d034      	beq.n	8001d3a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001cd8:	e02f      	b.n	8001d3a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	2208      	movs	r2, #8
 8001ce0:	409a      	lsls	r2, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d028      	beq.n	8001d3c <HAL_DMA_IRQHandler+0x1e8>
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d023      	beq.n	8001d3c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f022 020e 	bic.w	r2, r2, #14
 8001d02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2201      	movs	r2, #1
 8001d18:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d004      	beq.n	8001d3c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	4798      	blx	r3
    }
  }
  return;
 8001d3a:	bf00      	nop
 8001d3c:	bf00      	nop
}
 8001d3e:	3710      	adds	r7, #16
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40020008 	.word	0x40020008
 8001d48:	4002001c 	.word	0x4002001c
 8001d4c:	40020030 	.word	0x40020030
 8001d50:	40020044 	.word	0x40020044
 8001d54:	40020058 	.word	0x40020058
 8001d58:	4002006c 	.word	0x4002006c
 8001d5c:	40020000 	.word	0x40020000

08001d60 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d6e:	b2db      	uxtb	r3, r3
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr

08001d7a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b085      	sub	sp, #20
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	60f8      	str	r0, [r7, #12]
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
 8001d86:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d90:	2101      	movs	r1, #1
 8001d92:	fa01 f202 	lsl.w	r2, r1, r2
 8001d96:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	2b10      	cmp	r3, #16
 8001da6:	d108      	bne.n	8001dba <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001db8:	e007      	b.n	8001dca <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	60da      	str	r2, [r3, #12]
}
 8001dca:	bf00      	nop
 8001dcc:	3714      	adds	r7, #20
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr

08001dd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	@ 0x28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dde:	2300      	movs	r3, #0
 8001de0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001de2:	2300      	movs	r3, #0
 8001de4:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a96      	ldr	r2, [pc, #600]	@ (8002044 <HAL_GPIO_Init+0x270>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d013      	beq.n	8001e16 <HAL_GPIO_Init+0x42>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a95      	ldr	r2, [pc, #596]	@ (8002048 <HAL_GPIO_Init+0x274>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d00f      	beq.n	8001e16 <HAL_GPIO_Init+0x42>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a94      	ldr	r2, [pc, #592]	@ (800204c <HAL_GPIO_Init+0x278>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d00b      	beq.n	8001e16 <HAL_GPIO_Init+0x42>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a93      	ldr	r2, [pc, #588]	@ (8002050 <HAL_GPIO_Init+0x27c>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d007      	beq.n	8001e16 <HAL_GPIO_Init+0x42>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a92      	ldr	r2, [pc, #584]	@ (8002054 <HAL_GPIO_Init+0x280>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d003      	beq.n	8001e16 <HAL_GPIO_Init+0x42>
 8001e0e:	21bd      	movs	r1, #189	@ 0xbd
 8001e10:	4891      	ldr	r0, [pc, #580]	@ (8002058 <HAL_GPIO_Init+0x284>)
 8001e12:	f7fe fe09 	bl	8000a28 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d004      	beq.n	8001e2a <HAL_GPIO_Init+0x56>
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e28:	d303      	bcc.n	8001e32 <HAL_GPIO_Init+0x5e>
 8001e2a:	21be      	movs	r1, #190	@ 0xbe
 8001e2c:	488a      	ldr	r0, [pc, #552]	@ (8002058 <HAL_GPIO_Init+0x284>)
 8001e2e:	f7fe fdfb 	bl	8000a28 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 821d 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	f000 8218 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	2b11      	cmp	r3, #17
 8001e4c:	f000 8213 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	f000 820e 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2b12      	cmp	r3, #18
 8001e60:	f000 8209 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	4a7c      	ldr	r2, [pc, #496]	@ (800205c <HAL_GPIO_Init+0x288>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	f000 8203 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	4a7a      	ldr	r2, [pc, #488]	@ (8002060 <HAL_GPIO_Init+0x28c>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	f000 81fd 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	4a78      	ldr	r2, [pc, #480]	@ (8002064 <HAL_GPIO_Init+0x290>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	f000 81f7 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	4a76      	ldr	r2, [pc, #472]	@ (8002068 <HAL_GPIO_Init+0x294>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	f000 81f1 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	4a74      	ldr	r2, [pc, #464]	@ (800206c <HAL_GPIO_Init+0x298>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	f000 81eb 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	4a72      	ldr	r2, [pc, #456]	@ (8002070 <HAL_GPIO_Init+0x29c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	f000 81e5 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b03      	cmp	r3, #3
 8001eb2:	f000 81e0 	beq.w	8002276 <HAL_GPIO_Init+0x4a2>
 8001eb6:	21bf      	movs	r1, #191	@ 0xbf
 8001eb8:	4867      	ldr	r0, [pc, #412]	@ (8002058 <HAL_GPIO_Init+0x284>)
 8001eba:	f7fe fdb5 	bl	8000a28 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ebe:	e1da      	b.n	8002276 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	69fa      	ldr	r2, [r7, #28]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	f040 81c9 	bne.w	8002270 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a58      	ldr	r2, [pc, #352]	@ (8002044 <HAL_GPIO_Init+0x270>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d013      	beq.n	8001f0e <HAL_GPIO_Init+0x13a>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a57      	ldr	r2, [pc, #348]	@ (8002048 <HAL_GPIO_Init+0x274>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d00f      	beq.n	8001f0e <HAL_GPIO_Init+0x13a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a56      	ldr	r2, [pc, #344]	@ (800204c <HAL_GPIO_Init+0x278>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d00b      	beq.n	8001f0e <HAL_GPIO_Init+0x13a>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a55      	ldr	r2, [pc, #340]	@ (8002050 <HAL_GPIO_Init+0x27c>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d007      	beq.n	8001f0e <HAL_GPIO_Init+0x13a>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a54      	ldr	r2, [pc, #336]	@ (8002054 <HAL_GPIO_Init+0x280>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d003      	beq.n	8001f0e <HAL_GPIO_Init+0x13a>
 8001f06:	21cd      	movs	r1, #205	@ 0xcd
 8001f08:	4853      	ldr	r0, [pc, #332]	@ (8002058 <HAL_GPIO_Init+0x284>)
 8001f0a:	f7fe fd8d 	bl	8000a28 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	4a57      	ldr	r2, [pc, #348]	@ (8002070 <HAL_GPIO_Init+0x29c>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	f000 80c2 	beq.w	800209e <HAL_GPIO_Init+0x2ca>
 8001f1a:	4a55      	ldr	r2, [pc, #340]	@ (8002070 <HAL_GPIO_Init+0x29c>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	f200 80e8 	bhi.w	80020f2 <HAL_GPIO_Init+0x31e>
 8001f22:	4a50      	ldr	r2, [pc, #320]	@ (8002064 <HAL_GPIO_Init+0x290>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	f000 80ba 	beq.w	800209e <HAL_GPIO_Init+0x2ca>
 8001f2a:	4a4e      	ldr	r2, [pc, #312]	@ (8002064 <HAL_GPIO_Init+0x290>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	f200 80e0 	bhi.w	80020f2 <HAL_GPIO_Init+0x31e>
 8001f32:	4a4e      	ldr	r2, [pc, #312]	@ (800206c <HAL_GPIO_Init+0x298>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	f000 80b2 	beq.w	800209e <HAL_GPIO_Init+0x2ca>
 8001f3a:	4a4c      	ldr	r2, [pc, #304]	@ (800206c <HAL_GPIO_Init+0x298>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	f200 80d8 	bhi.w	80020f2 <HAL_GPIO_Init+0x31e>
 8001f42:	4a47      	ldr	r2, [pc, #284]	@ (8002060 <HAL_GPIO_Init+0x28c>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	f000 80aa 	beq.w	800209e <HAL_GPIO_Init+0x2ca>
 8001f4a:	4a45      	ldr	r2, [pc, #276]	@ (8002060 <HAL_GPIO_Init+0x28c>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	f200 80d0 	bhi.w	80020f2 <HAL_GPIO_Init+0x31e>
 8001f52:	4a45      	ldr	r2, [pc, #276]	@ (8002068 <HAL_GPIO_Init+0x294>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	f000 80a2 	beq.w	800209e <HAL_GPIO_Init+0x2ca>
 8001f5a:	4a43      	ldr	r2, [pc, #268]	@ (8002068 <HAL_GPIO_Init+0x294>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	f200 80c8 	bhi.w	80020f2 <HAL_GPIO_Init+0x31e>
 8001f62:	2b12      	cmp	r3, #18
 8001f64:	d82c      	bhi.n	8001fc0 <HAL_GPIO_Init+0x1ec>
 8001f66:	2b12      	cmp	r3, #18
 8001f68:	f200 80c3 	bhi.w	80020f2 <HAL_GPIO_Init+0x31e>
 8001f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8001f74 <HAL_GPIO_Init+0x1a0>)
 8001f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f72:	bf00      	nop
 8001f74:	0800209f 	.word	0x0800209f
 8001f78:	08001fc9 	.word	0x08001fc9
 8001f7c:	0800201b 	.word	0x0800201b
 8001f80:	080020ed 	.word	0x080020ed
 8001f84:	080020f3 	.word	0x080020f3
 8001f88:	080020f3 	.word	0x080020f3
 8001f8c:	080020f3 	.word	0x080020f3
 8001f90:	080020f3 	.word	0x080020f3
 8001f94:	080020f3 	.word	0x080020f3
 8001f98:	080020f3 	.word	0x080020f3
 8001f9c:	080020f3 	.word	0x080020f3
 8001fa0:	080020f3 	.word	0x080020f3
 8001fa4:	080020f3 	.word	0x080020f3
 8001fa8:	080020f3 	.word	0x080020f3
 8001fac:	080020f3 	.word	0x080020f3
 8001fb0:	080020f3 	.word	0x080020f3
 8001fb4:	080020f3 	.word	0x080020f3
 8001fb8:	08001ff1 	.word	0x08001ff1
 8001fbc:	08002075 	.word	0x08002075
 8001fc0:	4a26      	ldr	r2, [pc, #152]	@ (800205c <HAL_GPIO_Init+0x288>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d06b      	beq.n	800209e <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fc6:	e094      	b.n	80020f2 <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d00b      	beq.n	8001fe8 <HAL_GPIO_Init+0x214>
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d007      	beq.n	8001fe8 <HAL_GPIO_Init+0x214>
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	2b03      	cmp	r3, #3
 8001fde:	d003      	beq.n	8001fe8 <HAL_GPIO_Init+0x214>
 8001fe0:	21d5      	movs	r1, #213	@ 0xd5
 8001fe2:	481d      	ldr	r0, [pc, #116]	@ (8002058 <HAL_GPIO_Init+0x284>)
 8001fe4:	f7fe fd20 	bl	8000a28 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	623b      	str	r3, [r7, #32]
          break;
 8001fee:	e081      	b.n	80020f4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d00b      	beq.n	8002010 <HAL_GPIO_Init+0x23c>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d007      	beq.n	8002010 <HAL_GPIO_Init+0x23c>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	2b03      	cmp	r3, #3
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x23c>
 8002008:	21dc      	movs	r1, #220	@ 0xdc
 800200a:	4813      	ldr	r0, [pc, #76]	@ (8002058 <HAL_GPIO_Init+0x284>)
 800200c:	f7fe fd0c 	bl	8000a28 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	3304      	adds	r3, #4
 8002016:	623b      	str	r3, [r7, #32]
          break;
 8002018:	e06c      	b.n	80020f4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	2b02      	cmp	r3, #2
 8002020:	d00b      	beq.n	800203a <HAL_GPIO_Init+0x266>
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d007      	beq.n	800203a <HAL_GPIO_Init+0x266>
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	2b03      	cmp	r3, #3
 8002030:	d003      	beq.n	800203a <HAL_GPIO_Init+0x266>
 8002032:	21e3      	movs	r1, #227	@ 0xe3
 8002034:	4808      	ldr	r0, [pc, #32]	@ (8002058 <HAL_GPIO_Init+0x284>)
 8002036:	f7fe fcf7 	bl	8000a28 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	3308      	adds	r3, #8
 8002040:	623b      	str	r3, [r7, #32]
          break;
 8002042:	e057      	b.n	80020f4 <HAL_GPIO_Init+0x320>
 8002044:	40010800 	.word	0x40010800
 8002048:	40010c00 	.word	0x40010c00
 800204c:	40011000 	.word	0x40011000
 8002050:	40011400 	.word	0x40011400
 8002054:	40011800 	.word	0x40011800
 8002058:	08009578 	.word	0x08009578
 800205c:	10110000 	.word	0x10110000
 8002060:	10210000 	.word	0x10210000
 8002064:	10310000 	.word	0x10310000
 8002068:	10120000 	.word	0x10120000
 800206c:	10220000 	.word	0x10220000
 8002070:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	2b02      	cmp	r3, #2
 800207a:	d00b      	beq.n	8002094 <HAL_GPIO_Init+0x2c0>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d007      	beq.n	8002094 <HAL_GPIO_Init+0x2c0>
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	2b03      	cmp	r3, #3
 800208a:	d003      	beq.n	8002094 <HAL_GPIO_Init+0x2c0>
 800208c:	21ea      	movs	r1, #234	@ 0xea
 800208e:	4880      	ldr	r0, [pc, #512]	@ (8002290 <HAL_GPIO_Init+0x4bc>)
 8002090:	f7fe fcca 	bl	8000a28 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	330c      	adds	r3, #12
 800209a:	623b      	str	r3, [r7, #32]
          break;
 800209c:	e02a      	b.n	80020f4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00b      	beq.n	80020be <HAL_GPIO_Init+0x2ea>
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d007      	beq.n	80020be <HAL_GPIO_Init+0x2ea>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d003      	beq.n	80020be <HAL_GPIO_Init+0x2ea>
 80020b6:	21f7      	movs	r1, #247	@ 0xf7
 80020b8:	4875      	ldr	r0, [pc, #468]	@ (8002290 <HAL_GPIO_Init+0x4bc>)
 80020ba:	f7fe fcb5 	bl	8000a28 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d102      	bne.n	80020cc <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020c6:	2304      	movs	r3, #4
 80020c8:	623b      	str	r3, [r7, #32]
          break;
 80020ca:	e013      	b.n	80020f4 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d105      	bne.n	80020e0 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020d4:	2308      	movs	r3, #8
 80020d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	69fa      	ldr	r2, [r7, #28]
 80020dc:	611a      	str	r2, [r3, #16]
          break;
 80020de:	e009      	b.n	80020f4 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020e0:	2308      	movs	r3, #8
 80020e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	69fa      	ldr	r2, [r7, #28]
 80020e8:	615a      	str	r2, [r3, #20]
          break;
 80020ea:	e003      	b.n	80020f4 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020ec:	2300      	movs	r3, #0
 80020ee:	623b      	str	r3, [r7, #32]
          break;
 80020f0:	e000      	b.n	80020f4 <HAL_GPIO_Init+0x320>
          break;
 80020f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	2bff      	cmp	r3, #255	@ 0xff
 80020f8:	d801      	bhi.n	80020fe <HAL_GPIO_Init+0x32a>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	e001      	b.n	8002102 <HAL_GPIO_Init+0x32e>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	3304      	adds	r3, #4
 8002102:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	2bff      	cmp	r3, #255	@ 0xff
 8002108:	d802      	bhi.n	8002110 <HAL_GPIO_Init+0x33c>
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	e002      	b.n	8002116 <HAL_GPIO_Init+0x342>
 8002110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002112:	3b08      	subs	r3, #8
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	210f      	movs	r1, #15
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	fa01 f303 	lsl.w	r3, r1, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	401a      	ands	r2, r3
 8002128:	6a39      	ldr	r1, [r7, #32]
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	fa01 f303 	lsl.w	r3, r1, r3
 8002130:	431a      	orrs	r2, r3
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	f000 8096 	beq.w	8002270 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002144:	4b53      	ldr	r3, [pc, #332]	@ (8002294 <HAL_GPIO_Init+0x4c0>)
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	4a52      	ldr	r2, [pc, #328]	@ (8002294 <HAL_GPIO_Init+0x4c0>)
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	6193      	str	r3, [r2, #24]
 8002150:	4b50      	ldr	r3, [pc, #320]	@ (8002294 <HAL_GPIO_Init+0x4c0>)
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	f003 0301 	and.w	r3, r3, #1
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800215c:	4a4e      	ldr	r2, [pc, #312]	@ (8002298 <HAL_GPIO_Init+0x4c4>)
 800215e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002160:	089b      	lsrs	r3, r3, #2
 8002162:	3302      	adds	r3, #2
 8002164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002168:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800216a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216c:	f003 0303 	and.w	r3, r3, #3
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	220f      	movs	r2, #15
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4013      	ands	r3, r2
 800217e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a46      	ldr	r2, [pc, #280]	@ (800229c <HAL_GPIO_Init+0x4c8>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d013      	beq.n	80021b0 <HAL_GPIO_Init+0x3dc>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a45      	ldr	r2, [pc, #276]	@ (80022a0 <HAL_GPIO_Init+0x4cc>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d00d      	beq.n	80021ac <HAL_GPIO_Init+0x3d8>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a44      	ldr	r2, [pc, #272]	@ (80022a4 <HAL_GPIO_Init+0x4d0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d007      	beq.n	80021a8 <HAL_GPIO_Init+0x3d4>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a43      	ldr	r2, [pc, #268]	@ (80022a8 <HAL_GPIO_Init+0x4d4>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d101      	bne.n	80021a4 <HAL_GPIO_Init+0x3d0>
 80021a0:	2303      	movs	r3, #3
 80021a2:	e006      	b.n	80021b2 <HAL_GPIO_Init+0x3de>
 80021a4:	2304      	movs	r3, #4
 80021a6:	e004      	b.n	80021b2 <HAL_GPIO_Init+0x3de>
 80021a8:	2302      	movs	r3, #2
 80021aa:	e002      	b.n	80021b2 <HAL_GPIO_Init+0x3de>
 80021ac:	2301      	movs	r3, #1
 80021ae:	e000      	b.n	80021b2 <HAL_GPIO_Init+0x3de>
 80021b0:	2300      	movs	r3, #0
 80021b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021b4:	f002 0203 	and.w	r2, r2, #3
 80021b8:	0092      	lsls	r2, r2, #2
 80021ba:	4093      	lsls	r3, r2
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	4313      	orrs	r3, r2
 80021c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021c2:	4935      	ldr	r1, [pc, #212]	@ (8002298 <HAL_GPIO_Init+0x4c4>)
 80021c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c6:	089b      	lsrs	r3, r3, #2
 80021c8:	3302      	adds	r3, #2
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d006      	beq.n	80021ea <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021dc:	4b33      	ldr	r3, [pc, #204]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	4932      	ldr	r1, [pc, #200]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	608b      	str	r3, [r1, #8]
 80021e8:	e006      	b.n	80021f8 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021ea:	4b30      	ldr	r3, [pc, #192]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	492e      	ldr	r1, [pc, #184]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 80021f4:	4013      	ands	r3, r2
 80021f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d006      	beq.n	8002212 <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002204:	4b29      	ldr	r3, [pc, #164]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 8002206:	68da      	ldr	r2, [r3, #12]
 8002208:	4928      	ldr	r1, [pc, #160]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	4313      	orrs	r3, r2
 800220e:	60cb      	str	r3, [r1, #12]
 8002210:	e006      	b.n	8002220 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002212:	4b26      	ldr	r3, [pc, #152]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 8002214:	68da      	ldr	r2, [r3, #12]
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	43db      	mvns	r3, r3
 800221a:	4924      	ldr	r1, [pc, #144]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 800221c:	4013      	ands	r3, r2
 800221e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d006      	beq.n	800223a <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800222c:	4b1f      	ldr	r3, [pc, #124]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 800222e:	685a      	ldr	r2, [r3, #4]
 8002230:	491e      	ldr	r1, [pc, #120]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	4313      	orrs	r3, r2
 8002236:	604b      	str	r3, [r1, #4]
 8002238:	e006      	b.n	8002248 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800223a:	4b1c      	ldr	r3, [pc, #112]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	43db      	mvns	r3, r3
 8002242:	491a      	ldr	r1, [pc, #104]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 8002244:	4013      	ands	r3, r2
 8002246:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d006      	beq.n	8002262 <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002254:	4b15      	ldr	r3, [pc, #84]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4914      	ldr	r1, [pc, #80]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	4313      	orrs	r3, r2
 800225e:	600b      	str	r3, [r1, #0]
 8002260:	e006      	b.n	8002270 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002262:	4b12      	ldr	r3, [pc, #72]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	43db      	mvns	r3, r3
 800226a:	4910      	ldr	r1, [pc, #64]	@ (80022ac <HAL_GPIO_Init+0x4d8>)
 800226c:	4013      	ands	r3, r2
 800226e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002272:	3301      	adds	r3, #1
 8002274:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227c:	fa22 f303 	lsr.w	r3, r2, r3
 8002280:	2b00      	cmp	r3, #0
 8002282:	f47f ae1d 	bne.w	8001ec0 <HAL_GPIO_Init+0xec>
  }
}
 8002286:	bf00      	nop
 8002288:	bf00      	nop
 800228a:	3728      	adds	r7, #40	@ 0x28
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	08009578 	.word	0x08009578
 8002294:	40021000 	.word	0x40021000
 8002298:	40010000 	.word	0x40010000
 800229c:	40010800 	.word	0x40010800
 80022a0:	40010c00 	.word	0x40010c00
 80022a4:	40011000 	.word	0x40011000
 80022a8:	40011400 	.word	0x40011400
 80022ac:	40010400 	.word	0x40010400

080022b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	460b      	mov	r3, r1
 80022ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80022bc:	887b      	ldrh	r3, [r7, #2]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d104      	bne.n	80022cc <HAL_GPIO_ReadPin+0x1c>
 80022c2:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 80022c6:	4809      	ldr	r0, [pc, #36]	@ (80022ec <HAL_GPIO_ReadPin+0x3c>)
 80022c8:	f7fe fbae 	bl	8000a28 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	887b      	ldrh	r3, [r7, #2]
 80022d2:	4013      	ands	r3, r2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d002      	beq.n	80022de <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80022d8:	2301      	movs	r3, #1
 80022da:	73fb      	strb	r3, [r7, #15]
 80022dc:	e001      	b.n	80022e2 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022de:	2300      	movs	r3, #0
 80022e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	08009578 	.word	0x08009578

080022f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	460b      	mov	r3, r1
 80022fa:	807b      	strh	r3, [r7, #2]
 80022fc:	4613      	mov	r3, r2
 80022fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002300:	887b      	ldrh	r3, [r7, #2]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d104      	bne.n	8002310 <HAL_GPIO_WritePin+0x20>
 8002306:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 800230a:	480e      	ldr	r0, [pc, #56]	@ (8002344 <HAL_GPIO_WritePin+0x54>)
 800230c:	f7fe fb8c 	bl	8000a28 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002310:	787b      	ldrb	r3, [r7, #1]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d007      	beq.n	8002326 <HAL_GPIO_WritePin+0x36>
 8002316:	787b      	ldrb	r3, [r7, #1]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d004      	beq.n	8002326 <HAL_GPIO_WritePin+0x36>
 800231c:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8002320:	4808      	ldr	r0, [pc, #32]	@ (8002344 <HAL_GPIO_WritePin+0x54>)
 8002322:	f7fe fb81 	bl	8000a28 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002326:	787b      	ldrb	r3, [r7, #1]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 800232c:	887a      	ldrh	r2, [r7, #2]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002332:	e003      	b.n	800233c <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002334:	887b      	ldrh	r3, [r7, #2]
 8002336:	041a      	lsls	r2, r3, #16
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	611a      	str	r2, [r3, #16]
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	08009578 	.word	0x08009578

08002348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e1b4      	b.n	80026c4 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a9b      	ldr	r2, [pc, #620]	@ (80025cc <HAL_I2C_Init+0x284>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d009      	beq.n	8002378 <HAL_I2C_Init+0x30>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a99      	ldr	r2, [pc, #612]	@ (80025d0 <HAL_I2C_Init+0x288>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d004      	beq.n	8002378 <HAL_I2C_Init+0x30>
 800236e:	f240 11db 	movw	r1, #475	@ 0x1db
 8002372:	4898      	ldr	r0, [pc, #608]	@ (80025d4 <HAL_I2C_Init+0x28c>)
 8002374:	f7fe fb58 	bl	8000a28 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d004      	beq.n	800238a <HAL_I2C_Init+0x42>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	4a94      	ldr	r2, [pc, #592]	@ (80025d8 <HAL_I2C_Init+0x290>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d904      	bls.n	8002394 <HAL_I2C_Init+0x4c>
 800238a:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 800238e:	4891      	ldr	r0, [pc, #580]	@ (80025d4 <HAL_I2C_Init+0x28c>)
 8002390:	f7fe fb4a 	bl	8000a28 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d009      	beq.n	80023b0 <HAL_I2C_Init+0x68>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80023a4:	d004      	beq.n	80023b0 <HAL_I2C_Init+0x68>
 80023a6:	f240 11dd 	movw	r1, #477	@ 0x1dd
 80023aa:	488a      	ldr	r0, [pc, #552]	@ (80025d4 <HAL_I2C_Init+0x28c>)
 80023ac:	f7fe fb3c 	bl	8000a28 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023b8:	d304      	bcc.n	80023c4 <HAL_I2C_Init+0x7c>
 80023ba:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80023be:	4885      	ldr	r0, [pc, #532]	@ (80025d4 <HAL_I2C_Init+0x28c>)
 80023c0:	f7fe fb32 	bl	8000a28 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80023cc:	d009      	beq.n	80023e2 <HAL_I2C_Init+0x9a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80023d6:	d004      	beq.n	80023e2 <HAL_I2C_Init+0x9a>
 80023d8:	f240 11df 	movw	r1, #479	@ 0x1df
 80023dc:	487d      	ldr	r0, [pc, #500]	@ (80025d4 <HAL_I2C_Init+0x28c>)
 80023de:	f7fe fb23 	bl	8000a28 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	695b      	ldr	r3, [r3, #20]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d008      	beq.n	80023fc <HAL_I2C_Init+0xb4>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d004      	beq.n	80023fc <HAL_I2C_Init+0xb4>
 80023f2:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80023f6:	4877      	ldr	r0, [pc, #476]	@ (80025d4 <HAL_I2C_Init+0x28c>)
 80023f8:	f7fe fb16 	bl	8000a28 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8002404:	2b00      	cmp	r3, #0
 8002406:	d004      	beq.n	8002412 <HAL_I2C_Init+0xca>
 8002408:	f240 11e1 	movw	r1, #481	@ 0x1e1
 800240c:	4871      	ldr	r0, [pc, #452]	@ (80025d4 <HAL_I2C_Init+0x28c>)
 800240e:	f7fe fb0b 	bl	8000a28 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d008      	beq.n	800242c <HAL_I2C_Init+0xe4>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	2b40      	cmp	r3, #64	@ 0x40
 8002420:	d004      	beq.n	800242c <HAL_I2C_Init+0xe4>
 8002422:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8002426:	486b      	ldr	r0, [pc, #428]	@ (80025d4 <HAL_I2C_Init+0x28c>)
 8002428:	f7fe fafe 	bl	8000a28 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d008      	beq.n	8002446 <HAL_I2C_Init+0xfe>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a1b      	ldr	r3, [r3, #32]
 8002438:	2b80      	cmp	r3, #128	@ 0x80
 800243a:	d004      	beq.n	8002446 <HAL_I2C_Init+0xfe>
 800243c:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8002440:	4864      	ldr	r0, [pc, #400]	@ (80025d4 <HAL_I2C_Init+0x28c>)
 8002442:	f7fe faf1 	bl	8000a28 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d106      	bne.n	8002460 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f7fe f88a 	bl	8000574 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2224      	movs	r2, #36	@ 0x24
 8002464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f022 0201 	bic.w	r2, r2, #1
 8002476:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002486:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002496:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002498:	f003 f95e 	bl	8005758 <HAL_RCC_GetPCLK1Freq>
 800249c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	4a4e      	ldr	r2, [pc, #312]	@ (80025dc <HAL_I2C_Init+0x294>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d807      	bhi.n	80024b8 <HAL_I2C_Init+0x170>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4a4d      	ldr	r2, [pc, #308]	@ (80025e0 <HAL_I2C_Init+0x298>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	bf94      	ite	ls
 80024b0:	2301      	movls	r3, #1
 80024b2:	2300      	movhi	r3, #0
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	e006      	b.n	80024c6 <HAL_I2C_Init+0x17e>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4a4a      	ldr	r2, [pc, #296]	@ (80025e4 <HAL_I2C_Init+0x29c>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	bf94      	ite	ls
 80024c0:	2301      	movls	r3, #1
 80024c2:	2300      	movhi	r3, #0
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e0fa      	b.n	80026c4 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4a45      	ldr	r2, [pc, #276]	@ (80025e8 <HAL_I2C_Init+0x2a0>)
 80024d2:	fba2 2303 	umull	r2, r3, r2, r3
 80024d6:	0c9b      	lsrs	r3, r3, #18
 80024d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68ba      	ldr	r2, [r7, #8]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	6a1b      	ldr	r3, [r3, #32]
 80024f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	4a37      	ldr	r2, [pc, #220]	@ (80025dc <HAL_I2C_Init+0x294>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d802      	bhi.n	8002508 <HAL_I2C_Init+0x1c0>
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	3301      	adds	r3, #1
 8002506:	e009      	b.n	800251c <HAL_I2C_Init+0x1d4>
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800250e:	fb02 f303 	mul.w	r3, r2, r3
 8002512:	4a36      	ldr	r2, [pc, #216]	@ (80025ec <HAL_I2C_Init+0x2a4>)
 8002514:	fba2 2303 	umull	r2, r3, r2, r3
 8002518:	099b      	lsrs	r3, r3, #6
 800251a:	3301      	adds	r3, #1
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	6812      	ldr	r2, [r2, #0]
 8002520:	430b      	orrs	r3, r1
 8002522:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800252e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	4929      	ldr	r1, [pc, #164]	@ (80025dc <HAL_I2C_Init+0x294>)
 8002538:	428b      	cmp	r3, r1
 800253a:	d819      	bhi.n	8002570 <HAL_I2C_Init+0x228>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	1e59      	subs	r1, r3, #1
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	fbb1 f3f3 	udiv	r3, r1, r3
 800254a:	1c59      	adds	r1, r3, #1
 800254c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002550:	400b      	ands	r3, r1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00a      	beq.n	800256c <HAL_I2C_Init+0x224>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	1e59      	subs	r1, r3, #1
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	fbb1 f3f3 	udiv	r3, r1, r3
 8002564:	3301      	adds	r3, #1
 8002566:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800256a:	e064      	b.n	8002636 <HAL_I2C_Init+0x2ee>
 800256c:	2304      	movs	r3, #4
 800256e:	e062      	b.n	8002636 <HAL_I2C_Init+0x2ee>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d111      	bne.n	800259c <HAL_I2C_Init+0x254>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	1e58      	subs	r0, r3, #1
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6859      	ldr	r1, [r3, #4]
 8002580:	460b      	mov	r3, r1
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	440b      	add	r3, r1
 8002586:	fbb0 f3f3 	udiv	r3, r0, r3
 800258a:	3301      	adds	r3, #1
 800258c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002590:	2b00      	cmp	r3, #0
 8002592:	bf0c      	ite	eq
 8002594:	2301      	moveq	r3, #1
 8002596:	2300      	movne	r3, #0
 8002598:	b2db      	uxtb	r3, r3
 800259a:	e012      	b.n	80025c2 <HAL_I2C_Init+0x27a>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1e58      	subs	r0, r3, #1
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6859      	ldr	r1, [r3, #4]
 80025a4:	460b      	mov	r3, r1
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	440b      	add	r3, r1
 80025aa:	0099      	lsls	r1, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80025b2:	3301      	adds	r3, #1
 80025b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	bf0c      	ite	eq
 80025bc:	2301      	moveq	r3, #1
 80025be:	2300      	movne	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d014      	beq.n	80025f0 <HAL_I2C_Init+0x2a8>
 80025c6:	2301      	movs	r3, #1
 80025c8:	e035      	b.n	8002636 <HAL_I2C_Init+0x2ee>
 80025ca:	bf00      	nop
 80025cc:	40005400 	.word	0x40005400
 80025d0:	40005800 	.word	0x40005800
 80025d4:	080095b4 	.word	0x080095b4
 80025d8:	00061a80 	.word	0x00061a80
 80025dc:	000186a0 	.word	0x000186a0
 80025e0:	001e847f 	.word	0x001e847f
 80025e4:	003d08ff 	.word	0x003d08ff
 80025e8:	431bde83 	.word	0x431bde83
 80025ec:	10624dd3 	.word	0x10624dd3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10e      	bne.n	8002616 <HAL_I2C_Init+0x2ce>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	1e58      	subs	r0, r3, #1
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6859      	ldr	r1, [r3, #4]
 8002600:	460b      	mov	r3, r1
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	440b      	add	r3, r1
 8002606:	fbb0 f3f3 	udiv	r3, r0, r3
 800260a:	3301      	adds	r3, #1
 800260c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002610:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002614:	e00f      	b.n	8002636 <HAL_I2C_Init+0x2ee>
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	1e58      	subs	r0, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6859      	ldr	r1, [r3, #4]
 800261e:	460b      	mov	r3, r1
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	440b      	add	r3, r1
 8002624:	0099      	lsls	r1, r3, #2
 8002626:	440b      	add	r3, r1
 8002628:	fbb0 f3f3 	udiv	r3, r0, r3
 800262c:	3301      	adds	r3, #1
 800262e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002632:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	6809      	ldr	r1, [r1, #0]
 800263a:	4313      	orrs	r3, r2
 800263c:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	69da      	ldr	r2, [r3, #28]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	431a      	orrs	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	430a      	orrs	r2, r1
 8002658:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002664:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6911      	ldr	r1, [r2, #16]
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	68d2      	ldr	r2, [r2, #12]
 8002670:	4311      	orrs	r1, r2
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6812      	ldr	r2, [r2, #0]
 8002676:	430b      	orrs	r3, r1
 8002678:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	695a      	ldr	r2, [r3, #20]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	431a      	orrs	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	430a      	orrs	r2, r1
 8002694:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f042 0201 	orr.w	r2, r2, #1
 80026a4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2220      	movs	r2, #32
 80026b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	695b      	ldr	r3, [r3, #20]
 80026da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026de:	2b80      	cmp	r3, #128	@ 0x80
 80026e0:	d103      	bne.n	80026ea <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2200      	movs	r2, #0
 80026e8:	611a      	str	r2, [r3, #16]
  }
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr

080026f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b088      	sub	sp, #32
 80026f8:	af02      	add	r7, sp, #8
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	4608      	mov	r0, r1
 80026fe:	4611      	mov	r1, r2
 8002700:	461a      	mov	r2, r3
 8002702:	4603      	mov	r3, r0
 8002704:	817b      	strh	r3, [r7, #10]
 8002706:	460b      	mov	r3, r1
 8002708:	813b      	strh	r3, [r7, #8]
 800270a:	4613      	mov	r3, r2
 800270c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800270e:	f7fe feff 	bl	8001510 <HAL_GetTick>
 8002712:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002714:	88fb      	ldrh	r3, [r7, #6]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d007      	beq.n	800272a <HAL_I2C_Mem_Write+0x36>
 800271a:	88fb      	ldrh	r3, [r7, #6]
 800271c:	2b10      	cmp	r3, #16
 800271e:	d004      	beq.n	800272a <HAL_I2C_Mem_Write+0x36>
 8002720:	f640 2106 	movw	r1, #2566	@ 0xa06
 8002724:	4873      	ldr	r0, [pc, #460]	@ (80028f4 <HAL_I2C_Mem_Write+0x200>)
 8002726:	f7fe f97f 	bl	8000a28 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b20      	cmp	r3, #32
 8002734:	f040 80d9 	bne.w	80028ea <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	2319      	movs	r3, #25
 800273e:	2201      	movs	r2, #1
 8002740:	496d      	ldr	r1, [pc, #436]	@ (80028f8 <HAL_I2C_Mem_Write+0x204>)
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f002 f888 	bl	8004858 <I2C_WaitOnFlagUntilTimeout>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800274e:	2302      	movs	r3, #2
 8002750:	e0cc      	b.n	80028ec <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002758:	2b01      	cmp	r3, #1
 800275a:	d101      	bne.n	8002760 <HAL_I2C_Mem_Write+0x6c>
 800275c:	2302      	movs	r3, #2
 800275e:	e0c5      	b.n	80028ec <HAL_I2C_Mem_Write+0x1f8>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	2b01      	cmp	r3, #1
 8002774:	d007      	beq.n	8002786 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f042 0201 	orr.w	r2, r2, #1
 8002784:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002794:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2221      	movs	r2, #33	@ 0x21
 800279a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2240      	movs	r2, #64	@ 0x40
 80027a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2200      	movs	r2, #0
 80027aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6a3a      	ldr	r2, [r7, #32]
 80027b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80027b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027bc:	b29a      	uxth	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4a4d      	ldr	r2, [pc, #308]	@ (80028fc <HAL_I2C_Mem_Write+0x208>)
 80027c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027c8:	88f8      	ldrh	r0, [r7, #6]
 80027ca:	893a      	ldrh	r2, [r7, #8]
 80027cc:	8979      	ldrh	r1, [r7, #10]
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	9301      	str	r3, [sp, #4]
 80027d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	4603      	mov	r3, r0
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f001 fde9 	bl	80043b0 <I2C_RequestMemoryWrite>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d052      	beq.n	800288a <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e081      	b.n	80028ec <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027e8:	697a      	ldr	r2, [r7, #20]
 80027ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f002 f94d 	bl	8004a8c <I2C_WaitOnTXEFlagUntilTimeout>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00d      	beq.n	8002814 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d107      	bne.n	8002810 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800280e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e06b      	b.n	80028ec <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	781a      	ldrb	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002824:	1c5a      	adds	r2, r3, #1
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800282e:	3b01      	subs	r3, #1
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800283a:	b29b      	uxth	r3, r3
 800283c:	3b01      	subs	r3, #1
 800283e:	b29a      	uxth	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	f003 0304 	and.w	r3, r3, #4
 800284e:	2b04      	cmp	r3, #4
 8002850:	d11b      	bne.n	800288a <HAL_I2C_Mem_Write+0x196>
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002856:	2b00      	cmp	r3, #0
 8002858:	d017      	beq.n	800288a <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285e:	781a      	ldrb	r2, [r3, #0]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286a:	1c5a      	adds	r2, r3, #1
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002874:	3b01      	subs	r3, #1
 8002876:	b29a      	uxth	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002880:	b29b      	uxth	r3, r3
 8002882:	3b01      	subs	r3, #1
 8002884:	b29a      	uxth	r2, r3
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1aa      	bne.n	80027e8 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002892:	697a      	ldr	r2, [r7, #20]
 8002894:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002896:	68f8      	ldr	r0, [r7, #12]
 8002898:	f002 f940 	bl	8004b1c <I2C_WaitOnBTFFlagUntilTimeout>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d00d      	beq.n	80028be <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d107      	bne.n	80028ba <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e016      	b.n	80028ec <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2220      	movs	r2, #32
 80028d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80028e6:	2300      	movs	r3, #0
 80028e8:	e000      	b.n	80028ec <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 80028ea:	2302      	movs	r3, #2
  }
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3718      	adds	r7, #24
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	080095b4 	.word	0x080095b4
 80028f8:	00100002 	.word	0x00100002
 80028fc:	ffff0000 	.word	0xffff0000

08002900 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08a      	sub	sp, #40	@ 0x28
 8002904:	af02      	add	r7, sp, #8
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	4608      	mov	r0, r1
 800290a:	4611      	mov	r1, r2
 800290c:	461a      	mov	r2, r3
 800290e:	4603      	mov	r3, r0
 8002910:	817b      	strh	r3, [r7, #10]
 8002912:	460b      	mov	r3, r1
 8002914:	813b      	strh	r3, [r7, #8]
 8002916:	4613      	mov	r3, r2
 8002918:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800291a:	2300      	movs	r3, #0
 800291c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800291e:	f7fe fdf7 	bl	8001510 <HAL_GetTick>
 8002922:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002924:	88fb      	ldrh	r3, [r7, #6]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d007      	beq.n	800293a <HAL_I2C_Mem_Write_DMA+0x3a>
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	2b10      	cmp	r3, #16
 800292e:	d004      	beq.n	800293a <HAL_I2C_Mem_Write_DMA+0x3a>
 8002930:	f640 4161 	movw	r1, #3169	@ 0xc61
 8002934:	489e      	ldr	r0, [pc, #632]	@ (8002bb0 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8002936:	f7fe f877 	bl	8000a28 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b20      	cmp	r3, #32
 8002944:	f040 812e 	bne.w	8002ba4 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002948:	4b9a      	ldr	r3, [pc, #616]	@ (8002bb4 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	08db      	lsrs	r3, r3, #3
 800294e:	4a9a      	ldr	r2, [pc, #616]	@ (8002bb8 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 8002950:	fba2 2303 	umull	r2, r3, r2, r3
 8002954:	0a1a      	lsrs	r2, r3, #8
 8002956:	4613      	mov	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4413      	add	r3, r2
 800295c:	009a      	lsls	r2, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	3b01      	subs	r3, #1
 8002966:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d112      	bne.n	8002994 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2220      	movs	r2, #32
 8002978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002988:	f043 0220 	orr.w	r2, r3, #32
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002990:	2302      	movs	r3, #2
 8002992:	e108      	b.n	8002ba6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d0df      	beq.n	8002962 <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <HAL_I2C_Mem_Write_DMA+0xb0>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e0fa      	b.n	8002ba6 <HAL_I2C_Mem_Write_DMA+0x2a6>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d007      	beq.n	80029d6 <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f042 0201 	orr.w	r2, r2, #1
 80029d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029e4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2221      	movs	r2, #33	@ 0x21
 80029ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2240      	movs	r2, #64	@ 0x40
 80029f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002a06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4a69      	ldr	r2, [pc, #420]	@ (8002bbc <HAL_I2C_Mem_Write_DMA+0x2bc>)
 8002a16:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002a18:	897a      	ldrh	r2, [r7, #10]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8002a1e:	893a      	ldrh	r2, [r7, #8]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002a24:	88fa      	ldrh	r2, [r7, #6]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 80a1 	beq.w	8002b7c <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d022      	beq.n	8002a88 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a46:	4a5e      	ldr	r2, [pc, #376]	@ (8002bc0 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 8002a48:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a4e:	4a5d      	ldr	r2, [pc, #372]	@ (8002bc4 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 8002a50:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a56:	2200      	movs	r2, #0
 8002a58:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a5e:	2200      	movs	r2, #0
 8002a60:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	3310      	adds	r3, #16
 8002a72:	461a      	mov	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a78:	f7fe ff86 	bl	8001988 <HAL_DMA_Start_IT>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002a80:	7efb      	ldrb	r3, [r7, #27]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d166      	bne.n	8002b54 <HAL_I2C_Mem_Write_DMA+0x254>
 8002a86:	e013      	b.n	8002ab0 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e07a      	b.n	8002ba6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002ab0:	88f8      	ldrh	r0, [r7, #6]
 8002ab2:	893a      	ldrh	r2, [r7, #8]
 8002ab4:	8979      	ldrh	r1, [r7, #10]
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	9301      	str	r3, [sp, #4]
 8002aba:	2323      	movs	r3, #35	@ 0x23
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	4603      	mov	r3, r0
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f001 fc75 	bl	80043b0 <I2C_RequestMemoryWrite>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d022      	beq.n	8002b12 <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fe ffc7 	bl	8001a64 <HAL_DMA_Abort_IT>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ade:	2200      	movs	r2, #0
 8002ae0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002af0:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 0201 	bic.w	r2, r2, #1
 8002b0c:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e049      	b.n	8002ba6 <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b12:	2300      	movs	r3, #0
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b3e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b4e:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8002b50:	2300      	movs	r3, #0
 8002b52:	e028      	b.n	8002ba6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2220      	movs	r2, #32
 8002b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b68:	f043 0210 	orr.w	r2, r3, #16
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e014      	b.n	8002ba6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b90:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e000      	b.n	8002ba6 <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8002ba4:	2302      	movs	r3, #2
  }
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3720      	adds	r7, #32
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	080095b4 	.word	0x080095b4
 8002bb4:	20000010 	.word	0x20000010
 8002bb8:	14f8b589 	.word	0x14f8b589
 8002bbc:	ffff0000 	.word	0xffff0000
 8002bc0:	080044dd 	.word	0x080044dd
 8002bc4:	0800469b 	.word	0x0800469b

08002bc8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b088      	sub	sp, #32
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002be8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bf0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
 8002bf4:	2b10      	cmp	r3, #16
 8002bf6:	d003      	beq.n	8002c00 <HAL_I2C_EV_IRQHandler+0x38>
 8002bf8:	7bfb      	ldrb	r3, [r7, #15]
 8002bfa:	2b40      	cmp	r3, #64	@ 0x40
 8002bfc:	f040 80c1 	bne.w	8002d82 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10d      	bne.n	8002c36 <HAL_I2C_EV_IRQHandler+0x6e>
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002c20:	d003      	beq.n	8002c2a <HAL_I2C_EV_IRQHandler+0x62>
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002c28:	d101      	bne.n	8002c2e <HAL_I2C_EV_IRQHandler+0x66>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e000      	b.n	8002c30 <HAL_I2C_EV_IRQHandler+0x68>
 8002c2e:	2300      	movs	r3, #0
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	f000 8132 	beq.w	8002e9a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00c      	beq.n	8002c5a <HAL_I2C_EV_IRQHandler+0x92>
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	0a5b      	lsrs	r3, r3, #9
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d006      	beq.n	8002c5a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f002 f80d 	bl	8004c6c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 fd87 	bl	8003766 <I2C_Master_SB>
 8002c58:	e092      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	08db      	lsrs	r3, r3, #3
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d009      	beq.n	8002c7a <HAL_I2C_EV_IRQHandler+0xb2>
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	0a5b      	lsrs	r3, r3, #9
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 fdfc 	bl	8003870 <I2C_Master_ADD10>
 8002c78:	e082      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	085b      	lsrs	r3, r3, #1
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d009      	beq.n	8002c9a <HAL_I2C_EV_IRQHandler+0xd2>
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	0a5b      	lsrs	r3, r3, #9
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 fe15 	bl	80038c2 <I2C_Master_ADDR>
 8002c98:	e072      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	089b      	lsrs	r3, r3, #2
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d03b      	beq.n	8002d1e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cb4:	f000 80f3 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	09db      	lsrs	r3, r3, #7
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d00f      	beq.n	8002ce4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	0a9b      	lsrs	r3, r3, #10
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d009      	beq.n	8002ce4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	089b      	lsrs	r3, r3, #2
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d103      	bne.n	8002ce4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 f9df 	bl	80030a0 <I2C_MasterTransmit_TXE>
 8002ce2:	e04d      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	089b      	lsrs	r3, r3, #2
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f000 80d6 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	0a5b      	lsrs	r3, r3, #9
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	f000 80cf 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002d00:	7bbb      	ldrb	r3, [r7, #14]
 8002d02:	2b21      	cmp	r3, #33	@ 0x21
 8002d04:	d103      	bne.n	8002d0e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 fa66 	bl	80031d8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d0c:	e0c7      	b.n	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	2b40      	cmp	r3, #64	@ 0x40
 8002d12:	f040 80c4 	bne.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 fad4 	bl	80032c4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d1c:	e0bf      	b.n	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d2c:	f000 80b7 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	099b      	lsrs	r3, r3, #6
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00f      	beq.n	8002d5c <HAL_I2C_EV_IRQHandler+0x194>
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	0a9b      	lsrs	r3, r3, #10
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d009      	beq.n	8002d5c <HAL_I2C_EV_IRQHandler+0x194>
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	089b      	lsrs	r3, r3, #2
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d103      	bne.n	8002d5c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f000 fb4d 	bl	80033f4 <I2C_MasterReceive_RXNE>
 8002d5a:	e011      	b.n	8002d80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	089b      	lsrs	r3, r3, #2
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f000 809a 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	0a5b      	lsrs	r3, r3, #9
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f000 8093 	beq.w	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 fc03 	bl	8003584 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d7e:	e08e      	b.n	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8002d80:	e08d      	b.n	8002e9e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d004      	beq.n	8002d94 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	61fb      	str	r3, [r7, #28]
 8002d92:	e007      	b.n	8002da4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	085b      	lsrs	r3, r3, #1
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d012      	beq.n	8002dd6 <HAL_I2C_EV_IRQHandler+0x20e>
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	0a5b      	lsrs	r3, r3, #9
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00c      	beq.n	8002dd6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	699b      	ldr	r3, [r3, #24]
 8002dca:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002dcc:	69b9      	ldr	r1, [r7, #24]
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 ffce 	bl	8003d70 <I2C_Slave_ADDR>
 8002dd4:	e066      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	091b      	lsrs	r3, r3, #4
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d009      	beq.n	8002df6 <HAL_I2C_EV_IRQHandler+0x22e>
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	0a5b      	lsrs	r3, r3, #9
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f001 f808 	bl	8003e04 <I2C_Slave_STOPF>
 8002df4:	e056      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002df6:	7bbb      	ldrb	r3, [r7, #14]
 8002df8:	2b21      	cmp	r3, #33	@ 0x21
 8002dfa:	d002      	beq.n	8002e02 <HAL_I2C_EV_IRQHandler+0x23a>
 8002dfc:	7bbb      	ldrb	r3, [r7, #14]
 8002dfe:	2b29      	cmp	r3, #41	@ 0x29
 8002e00:	d125      	bne.n	8002e4e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	09db      	lsrs	r3, r3, #7
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00f      	beq.n	8002e2e <HAL_I2C_EV_IRQHandler+0x266>
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	0a9b      	lsrs	r3, r3, #10
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d009      	beq.n	8002e2e <HAL_I2C_EV_IRQHandler+0x266>
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	089b      	lsrs	r3, r3, #2
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d103      	bne.n	8002e2e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fee6 	bl	8003bf8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e2c:	e039      	b.n	8002ea2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	089b      	lsrs	r3, r3, #2
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d033      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0x2da>
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	0a5b      	lsrs	r3, r3, #9
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d02d      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 ff13 	bl	8003c72 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e4c:	e029      	b.n	8002ea2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	099b      	lsrs	r3, r3, #6
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00f      	beq.n	8002e7a <HAL_I2C_EV_IRQHandler+0x2b2>
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	0a9b      	lsrs	r3, r3, #10
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d009      	beq.n	8002e7a <HAL_I2C_EV_IRQHandler+0x2b2>
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	089b      	lsrs	r3, r3, #2
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d103      	bne.n	8002e7a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 ff1d 	bl	8003cb2 <I2C_SlaveReceive_RXNE>
 8002e78:	e014      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	089b      	lsrs	r3, r3, #2
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00e      	beq.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	0a5b      	lsrs	r3, r3, #9
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d008      	beq.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 ff4b 	bl	8003d2e <I2C_SlaveReceive_BTF>
 8002e98:	e004      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002e9a:	bf00      	nop
 8002e9c:	e002      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e9e:	bf00      	nop
 8002ea0:	e000      	b.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ea2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002ea4:	3720      	adds	r7, #32
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b08a      	sub	sp, #40	@ 0x28
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ecc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	0a1b      	lsrs	r3, r3, #8
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d016      	beq.n	8002f08 <HAL_I2C_ER_IRQHandler+0x5e>
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	0a1b      	lsrs	r3, r3, #8
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d010      	beq.n	8002f08 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002ef6:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f06:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	0a5b      	lsrs	r3, r3, #9
 8002f0c:	f003 0301 	and.w	r3, r3, #1
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00e      	beq.n	8002f32 <HAL_I2C_ER_IRQHandler+0x88>
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	0a1b      	lsrs	r3, r3, #8
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d008      	beq.n	8002f32 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f22:	f043 0302 	orr.w	r3, r3, #2
 8002f26:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002f30:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002f32:	6a3b      	ldr	r3, [r7, #32]
 8002f34:	0a9b      	lsrs	r3, r3, #10
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d03f      	beq.n	8002fbe <HAL_I2C_ER_IRQHandler+0x114>
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	0a1b      	lsrs	r3, r3, #8
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d039      	beq.n	8002fbe <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002f4a:	7efb      	ldrb	r3, [r7, #27]
 8002f4c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f5c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f62:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002f64:	7ebb      	ldrb	r3, [r7, #26]
 8002f66:	2b20      	cmp	r3, #32
 8002f68:	d112      	bne.n	8002f90 <HAL_I2C_ER_IRQHandler+0xe6>
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10f      	bne.n	8002f90 <HAL_I2C_ER_IRQHandler+0xe6>
 8002f70:	7cfb      	ldrb	r3, [r7, #19]
 8002f72:	2b21      	cmp	r3, #33	@ 0x21
 8002f74:	d008      	beq.n	8002f88 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002f76:	7cfb      	ldrb	r3, [r7, #19]
 8002f78:	2b29      	cmp	r3, #41	@ 0x29
 8002f7a:	d005      	beq.n	8002f88 <HAL_I2C_ER_IRQHandler+0xde>
 8002f7c:	7cfb      	ldrb	r3, [r7, #19]
 8002f7e:	2b28      	cmp	r3, #40	@ 0x28
 8002f80:	d106      	bne.n	8002f90 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2b21      	cmp	r3, #33	@ 0x21
 8002f86:	d103      	bne.n	8002f90 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f001 f86b 	bl	8004064 <I2C_Slave_AF>
 8002f8e:	e016      	b.n	8002fbe <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f98:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9c:	f043 0304 	orr.w	r3, r3, #4
 8002fa0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002fa2:	7efb      	ldrb	r3, [r7, #27]
 8002fa4:	2b10      	cmp	r3, #16
 8002fa6:	d002      	beq.n	8002fae <HAL_I2C_ER_IRQHandler+0x104>
 8002fa8:	7efb      	ldrb	r3, [r7, #27]
 8002faa:	2b40      	cmp	r3, #64	@ 0x40
 8002fac:	d107      	bne.n	8002fbe <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fbc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002fbe:	6a3b      	ldr	r3, [r7, #32]
 8002fc0:	0adb      	lsrs	r3, r3, #11
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00e      	beq.n	8002fe8 <HAL_I2C_ER_IRQHandler+0x13e>
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	0a1b      	lsrs	r3, r3, #8
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d008      	beq.n	8002fe8 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	f043 0308 	orr.w	r3, r3, #8
 8002fdc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002fe6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d008      	beq.n	8003000 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff4:	431a      	orrs	r2, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f001 f8a6 	bl	800414c <I2C_ITError>
  }
}
 8003000:	bf00      	nop
 8003002:	3728      	adds	r7, #40	@ 0x28
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr

0800301a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	bc80      	pop	{r7}
 800302a:	4770      	bx	lr

0800302c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	bc80      	pop	{r7}
 800303c:	4770      	bx	lr

0800303e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003046:	bf00      	nop
 8003048:	370c      	adds	r7, #12
 800304a:	46bd      	mov	sp, r7
 800304c:	bc80      	pop	{r7}
 800304e:	4770      	bx	lr

08003050 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	460b      	mov	r3, r1
 800305a:	70fb      	strb	r3, [r7, #3]
 800305c:	4613      	mov	r3, r2
 800305e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	bc80      	pop	{r7}
 8003068:	4770      	bx	lr

0800306a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800306a:	b480      	push	{r7}
 800306c:	b083      	sub	sp, #12
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	bc80      	pop	{r7}
 800307a:	4770      	bx	lr

0800307c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr

0800308e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr

080030a0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030bc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d150      	bne.n	8003168 <I2C_MasterTransmit_TXE+0xc8>
 80030c6:	7bfb      	ldrb	r3, [r7, #15]
 80030c8:	2b21      	cmp	r3, #33	@ 0x21
 80030ca:	d14d      	bne.n	8003168 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2b08      	cmp	r3, #8
 80030d0:	d01d      	beq.n	800310e <I2C_MasterTransmit_TXE+0x6e>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	2b20      	cmp	r3, #32
 80030d6:	d01a      	beq.n	800310e <I2C_MasterTransmit_TXE+0x6e>
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80030de:	d016      	beq.n	800310e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80030ee:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2211      	movs	r2, #17
 80030f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7ff ff7e 	bl	8003008 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800310c:	e060      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800311c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800312c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2220      	movs	r2, #32
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b40      	cmp	r3, #64	@ 0x40
 8003146:	d107      	bne.n	8003158 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7fd fbf9 	bl	8000948 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003156:	e03b      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f7ff ff51 	bl	8003008 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003166:	e033      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	2b21      	cmp	r3, #33	@ 0x21
 800316c:	d005      	beq.n	800317a <I2C_MasterTransmit_TXE+0xda>
 800316e:	7bbb      	ldrb	r3, [r7, #14]
 8003170:	2b40      	cmp	r3, #64	@ 0x40
 8003172:	d12d      	bne.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003174:	7bfb      	ldrb	r3, [r7, #15]
 8003176:	2b22      	cmp	r3, #34	@ 0x22
 8003178:	d12a      	bne.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317e:	b29b      	uxth	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d108      	bne.n	8003196 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003192:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003194:	e01c      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b40      	cmp	r3, #64	@ 0x40
 80031a0:	d103      	bne.n	80031aa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f88e 	bl	80032c4 <I2C_MemoryTransmit_TXE_BTF>
}
 80031a8:	e012      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ae:	781a      	ldrb	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	3b01      	subs	r3, #1
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80031ce:	e7ff      	b.n	80031d0 <I2C_MasterTransmit_TXE+0x130>
 80031d0:	bf00      	nop
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b21      	cmp	r3, #33	@ 0x21
 80031f0:	d164      	bne.n	80032bc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d012      	beq.n	8003222 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003200:	781a      	ldrb	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	1c5a      	adds	r2, r3, #1
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003216:	b29b      	uxth	r3, r3
 8003218:	3b01      	subs	r3, #1
 800321a:	b29a      	uxth	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003220:	e04c      	b.n	80032bc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2b08      	cmp	r3, #8
 8003226:	d01d      	beq.n	8003264 <I2C_MasterTransmit_BTF+0x8c>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2b20      	cmp	r3, #32
 800322c:	d01a      	beq.n	8003264 <I2C_MasterTransmit_BTF+0x8c>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003234:	d016      	beq.n	8003264 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003244:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2211      	movs	r2, #17
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2220      	movs	r2, #32
 8003258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f7ff fed3 	bl	8003008 <HAL_I2C_MasterTxCpltCallback>
}
 8003262:	e02b      	b.n	80032bc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003272:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003282:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2220      	movs	r2, #32
 800328e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b40      	cmp	r3, #64	@ 0x40
 800329c:	d107      	bne.n	80032ae <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7fd fb4e 	bl	8000948 <HAL_I2C_MemTxCpltCallback>
}
 80032ac:	e006      	b.n	80032bc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7ff fea6 	bl	8003008 <HAL_I2C_MasterTxCpltCallback>
}
 80032bc:	bf00      	nop
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d11d      	bne.n	8003318 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d10b      	bne.n	80032fc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032f4:	1c9a      	adds	r2, r3, #2
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80032fa:	e077      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003300:	b29b      	uxth	r3, r3
 8003302:	121b      	asrs	r3, r3, #8
 8003304:	b2da      	uxtb	r2, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003310:	1c5a      	adds	r2, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003316:	e069      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800331c:	2b01      	cmp	r3, #1
 800331e:	d10b      	bne.n	8003338 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003324:	b2da      	uxtb	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003336:	e059      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800333c:	2b02      	cmp	r3, #2
 800333e:	d152      	bne.n	80033e6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003340:	7bfb      	ldrb	r3, [r7, #15]
 8003342:	2b22      	cmp	r3, #34	@ 0x22
 8003344:	d10d      	bne.n	8003362 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003354:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800335a:	1c5a      	adds	r2, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003360:	e044      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003366:	b29b      	uxth	r3, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	d015      	beq.n	8003398 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800336c:	7bfb      	ldrb	r3, [r7, #15]
 800336e:	2b21      	cmp	r3, #33	@ 0x21
 8003370:	d112      	bne.n	8003398 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003376:	781a      	ldrb	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003382:	1c5a      	adds	r2, r3, #1
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338c:	b29b      	uxth	r3, r3
 800338e:	3b01      	subs	r3, #1
 8003390:	b29a      	uxth	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003396:	e029      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800339c:	b29b      	uxth	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d124      	bne.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
 80033a2:	7bfb      	ldrb	r3, [r7, #15]
 80033a4:	2b21      	cmp	r3, #33	@ 0x21
 80033a6:	d121      	bne.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80033b6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2220      	movs	r2, #32
 80033d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7fd fab2 	bl	8000948 <HAL_I2C_MemTxCpltCallback>
}
 80033e4:	e002      	b.n	80033ec <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7ff f970 	bl	80026cc <I2C_Flush_DR>
}
 80033ec:	bf00      	nop
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b22      	cmp	r3, #34	@ 0x22
 8003406:	f040 80b9 	bne.w	800357c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003414:	b29b      	uxth	r3, r3
 8003416:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	2b03      	cmp	r3, #3
 800341c:	d921      	bls.n	8003462 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	691a      	ldr	r2, [r3, #16]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	b2d2      	uxtb	r2, r2
 800342a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800343a:	b29b      	uxth	r3, r3
 800343c:	3b01      	subs	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b03      	cmp	r3, #3
 800344c:	f040 8096 	bne.w	800357c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800345e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003460:	e08c      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	2b02      	cmp	r3, #2
 8003468:	d07f      	beq.n	800356a <I2C_MasterReceive_RXNE+0x176>
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d002      	beq.n	8003476 <I2C_MasterReceive_RXNE+0x82>
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d179      	bne.n	800356a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f001 fb98 	bl	8004bac <I2C_WaitOnSTOPRequestThroughIT>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d14c      	bne.n	800351c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003490:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034a0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	691a      	ldr	r2, [r3, #16]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	b2d2      	uxtb	r2, r2
 80034ae:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b40      	cmp	r3, #64	@ 0x40
 80034da:	d10a      	bne.n	80034f2 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff fdc6 	bl	800307c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80034f0:	e044      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2b08      	cmp	r3, #8
 80034fe:	d002      	beq.n	8003506 <I2C_MasterReceive_RXNE+0x112>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2b20      	cmp	r3, #32
 8003504:	d103      	bne.n	800350e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	631a      	str	r2, [r3, #48]	@ 0x30
 800350c:	e002      	b.n	8003514 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2212      	movs	r2, #18
 8003512:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7ff fd80 	bl	800301a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800351a:	e02f      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	685a      	ldr	r2, [r3, #4]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800352a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	691a      	ldr	r2, [r3, #16]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353e:	1c5a      	adds	r2, r3, #1
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003548:	b29b      	uxth	r3, r3
 800354a:	3b01      	subs	r3, #1
 800354c:	b29a      	uxth	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2220      	movs	r2, #32
 8003556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7fd fa1a 	bl	800099c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003568:	e008      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003578:	605a      	str	r2, [r3, #4]
}
 800357a:	e7ff      	b.n	800357c <I2C_MasterReceive_RXNE+0x188>
 800357c:	bf00      	nop
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003590:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003596:	b29b      	uxth	r3, r3
 8003598:	2b04      	cmp	r3, #4
 800359a:	d11b      	bne.n	80035d4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035aa:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	691a      	ldr	r2, [r3, #16]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035be:	1c5a      	adds	r2, r3, #1
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80035d2:	e0c4      	b.n	800375e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	2b03      	cmp	r3, #3
 80035dc:	d129      	bne.n	8003632 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ec:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d00a      	beq.n	800360a <I2C_MasterReceive_BTF+0x86>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d007      	beq.n	800360a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003608:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	691a      	ldr	r2, [r3, #16]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003614:	b2d2      	uxtb	r2, r2
 8003616:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361c:	1c5a      	adds	r2, r3, #1
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003626:	b29b      	uxth	r3, r3
 8003628:	3b01      	subs	r3, #1
 800362a:	b29a      	uxth	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003630:	e095      	b.n	800375e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003636:	b29b      	uxth	r3, r3
 8003638:	2b02      	cmp	r3, #2
 800363a:	d17d      	bne.n	8003738 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d002      	beq.n	8003648 <I2C_MasterReceive_BTF+0xc4>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2b10      	cmp	r3, #16
 8003646:	d108      	bne.n	800365a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	e016      	b.n	8003688 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2b04      	cmp	r3, #4
 800365e:	d002      	beq.n	8003666 <I2C_MasterReceive_BTF+0xe2>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2b02      	cmp	r3, #2
 8003664:	d108      	bne.n	8003678 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	e007      	b.n	8003688 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003686:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	691a      	ldr	r2, [r3, #16]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369a:	1c5a      	adds	r2, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	691a      	ldr	r2, [r3, #16]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80036e2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2220      	movs	r2, #32
 80036e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b40      	cmp	r3, #64	@ 0x40
 80036f6:	d10a      	bne.n	800370e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7ff fcb8 	bl	800307c <HAL_I2C_MemRxCpltCallback>
}
 800370c:	e027      	b.n	800375e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2b08      	cmp	r3, #8
 800371a:	d002      	beq.n	8003722 <I2C_MasterReceive_BTF+0x19e>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b20      	cmp	r3, #32
 8003720:	d103      	bne.n	800372a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	631a      	str	r2, [r3, #48]	@ 0x30
 8003728:	e002      	b.n	8003730 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2212      	movs	r2, #18
 800372e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f7ff fc72 	bl	800301a <HAL_I2C_MasterRxCpltCallback>
}
 8003736:	e012      	b.n	800375e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	691a      	ldr	r2, [r3, #16]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	1c5a      	adds	r2, r3, #1
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003754:	b29b      	uxth	r3, r3
 8003756:	3b01      	subs	r3, #1
 8003758:	b29a      	uxth	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800375e:	bf00      	nop
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b40      	cmp	r3, #64	@ 0x40
 8003778:	d117      	bne.n	80037aa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800377e:	2b00      	cmp	r3, #0
 8003780:	d109      	bne.n	8003796 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003786:	b2db      	uxtb	r3, r3
 8003788:	461a      	mov	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003792:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003794:	e067      	b.n	8003866 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379a:	b2db      	uxtb	r3, r3
 800379c:	f043 0301 	orr.w	r3, r3, #1
 80037a0:	b2da      	uxtb	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	611a      	str	r2, [r3, #16]
}
 80037a8:	e05d      	b.n	8003866 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037b2:	d133      	bne.n	800381c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b21      	cmp	r3, #33	@ 0x21
 80037be:	d109      	bne.n	80037d4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	461a      	mov	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80037d0:	611a      	str	r2, [r3, #16]
 80037d2:	e008      	b.n	80037e6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	f043 0301 	orr.w	r3, r3, #1
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d004      	beq.n	80037f8 <I2C_Master_SB+0x92>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d108      	bne.n	800380a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d032      	beq.n	8003866 <I2C_Master_SB+0x100>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003806:	2b00      	cmp	r3, #0
 8003808:	d02d      	beq.n	8003866 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003818:	605a      	str	r2, [r3, #4]
}
 800381a:	e024      	b.n	8003866 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10e      	bne.n	8003842 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003828:	b29b      	uxth	r3, r3
 800382a:	11db      	asrs	r3, r3, #7
 800382c:	b2db      	uxtb	r3, r3
 800382e:	f003 0306 	and.w	r3, r3, #6
 8003832:	b2db      	uxtb	r3, r3
 8003834:	f063 030f 	orn	r3, r3, #15
 8003838:	b2da      	uxtb	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	611a      	str	r2, [r3, #16]
}
 8003840:	e011      	b.n	8003866 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003846:	2b01      	cmp	r3, #1
 8003848:	d10d      	bne.n	8003866 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800384e:	b29b      	uxth	r3, r3
 8003850:	11db      	asrs	r3, r3, #7
 8003852:	b2db      	uxtb	r3, r3
 8003854:	f003 0306 	and.w	r3, r3, #6
 8003858:	b2db      	uxtb	r3, r3
 800385a:	f063 030e 	orn	r3, r3, #14
 800385e:	b2da      	uxtb	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	611a      	str	r2, [r3, #16]
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr

08003870 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387c:	b2da      	uxtb	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003888:	2b00      	cmp	r3, #0
 800388a:	d004      	beq.n	8003896 <I2C_Master_ADD10+0x26>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003892:	2b00      	cmp	r3, #0
 8003894:	d108      	bne.n	80038a8 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00c      	beq.n	80038b8 <I2C_Master_ADD10+0x48>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d007      	beq.n	80038b8 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038b6:	605a      	str	r2, [r3, #4]
  }
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc80      	pop	{r7}
 80038c0:	4770      	bx	lr

080038c2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b091      	sub	sp, #68	@ 0x44
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038de:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b22      	cmp	r3, #34	@ 0x22
 80038ea:	f040 8174 	bne.w	8003bd6 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10f      	bne.n	8003916 <I2C_Master_ADDR+0x54>
 80038f6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80038fa:	2b40      	cmp	r3, #64	@ 0x40
 80038fc:	d10b      	bne.n	8003916 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038fe:	2300      	movs	r3, #0
 8003900:	633b      	str	r3, [r7, #48]	@ 0x30
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	633b      	str	r3, [r7, #48]	@ 0x30
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	633b      	str	r3, [r7, #48]	@ 0x30
 8003912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003914:	e16b      	b.n	8003bee <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800391a:	2b00      	cmp	r3, #0
 800391c:	d11d      	bne.n	800395a <I2C_Master_ADDR+0x98>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003926:	d118      	bne.n	800395a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003928:	2300      	movs	r3, #0
 800392a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800393c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800394c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	651a      	str	r2, [r3, #80]	@ 0x50
 8003958:	e149      	b.n	8003bee <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800395e:	b29b      	uxth	r3, r3
 8003960:	2b00      	cmp	r3, #0
 8003962:	d113      	bne.n	800398c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003964:	2300      	movs	r3, #0
 8003966:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003978:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	e120      	b.n	8003bce <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003990:	b29b      	uxth	r3, r3
 8003992:	2b01      	cmp	r3, #1
 8003994:	f040 808a 	bne.w	8003aac <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800399a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800399e:	d137      	bne.n	8003a10 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ae:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039be:	d113      	bne.n	80039e8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ce:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039d0:	2300      	movs	r3, #0
 80039d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	627b      	str	r3, [r7, #36]	@ 0x24
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e6:	e0f2      	b.n	8003bce <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039e8:	2300      	movs	r3, #0
 80039ea:	623b      	str	r3, [r7, #32]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	623b      	str	r3, [r7, #32]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	623b      	str	r3, [r7, #32]
 80039fc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	e0de      	b.n	8003bce <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a12:	2b08      	cmp	r3, #8
 8003a14:	d02e      	beq.n	8003a74 <I2C_Master_ADDR+0x1b2>
 8003a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a18:	2b20      	cmp	r3, #32
 8003a1a:	d02b      	beq.n	8003a74 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a1e:	2b12      	cmp	r3, #18
 8003a20:	d102      	bne.n	8003a28 <I2C_Master_ADDR+0x166>
 8003a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d125      	bne.n	8003a74 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a2a:	2b04      	cmp	r3, #4
 8003a2c:	d00e      	beq.n	8003a4c <I2C_Master_ADDR+0x18a>
 8003a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d00b      	beq.n	8003a4c <I2C_Master_ADDR+0x18a>
 8003a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a36:	2b10      	cmp	r3, #16
 8003a38:	d008      	beq.n	8003a4c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a48:	601a      	str	r2, [r3, #0]
 8003a4a:	e007      	b.n	8003a5c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a5a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	61fb      	str	r3, [r7, #28]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	61fb      	str	r3, [r7, #28]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	61fb      	str	r3, [r7, #28]
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	e0ac      	b.n	8003bce <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a82:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a84:	2300      	movs	r3, #0
 8003a86:	61bb      	str	r3, [r7, #24]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	61bb      	str	r3, [r7, #24]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	61bb      	str	r3, [r7, #24]
 8003a98:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	e090      	b.n	8003bce <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d158      	bne.n	8003b68 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ab8:	2b04      	cmp	r3, #4
 8003aba:	d021      	beq.n	8003b00 <I2C_Master_ADDR+0x23e>
 8003abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d01e      	beq.n	8003b00 <I2C_Master_ADDR+0x23e>
 8003ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ac4:	2b10      	cmp	r3, #16
 8003ac6:	d01b      	beq.n	8003b00 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ad6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	617b      	str	r3, [r7, #20]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	617b      	str	r3, [r7, #20]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	617b      	str	r3, [r7, #20]
 8003aec:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003afc:	601a      	str	r2, [r3, #0]
 8003afe:	e012      	b.n	8003b26 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b0e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b10:	2300      	movs	r3, #0
 8003b12:	613b      	str	r3, [r7, #16]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	613b      	str	r3, [r7, #16]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	613b      	str	r3, [r7, #16]
 8003b24:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b34:	d14b      	bne.n	8003bce <I2C_Master_ADDR+0x30c>
 8003b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b3c:	d00b      	beq.n	8003b56 <I2C_Master_ADDR+0x294>
 8003b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d008      	beq.n	8003b56 <I2C_Master_ADDR+0x294>
 8003b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b46:	2b08      	cmp	r3, #8
 8003b48:	d005      	beq.n	8003b56 <I2C_Master_ADDR+0x294>
 8003b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b4c:	2b10      	cmp	r3, #16
 8003b4e:	d002      	beq.n	8003b56 <I2C_Master_ADDR+0x294>
 8003b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b52:	2b20      	cmp	r3, #32
 8003b54:	d13b      	bne.n	8003bce <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	e032      	b.n	8003bce <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b76:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b86:	d117      	bne.n	8003bb8 <I2C_Master_ADDR+0x2f6>
 8003b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b8a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b8e:	d00b      	beq.n	8003ba8 <I2C_Master_ADDR+0x2e6>
 8003b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d008      	beq.n	8003ba8 <I2C_Master_ADDR+0x2e6>
 8003b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	d005      	beq.n	8003ba8 <I2C_Master_ADDR+0x2e6>
 8003b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b9e:	2b10      	cmp	r3, #16
 8003ba0:	d002      	beq.n	8003ba8 <I2C_Master_ADDR+0x2e6>
 8003ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba4:	2b20      	cmp	r3, #32
 8003ba6:	d107      	bne.n	8003bb8 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003bb6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb8:	2300      	movs	r3, #0
 8003bba:	60fb      	str	r3, [r7, #12]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003bd4:	e00b      	b.n	8003bee <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	60bb      	str	r3, [r7, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	60bb      	str	r3, [r7, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	60bb      	str	r3, [r7, #8]
 8003bea:	68bb      	ldr	r3, [r7, #8]
}
 8003bec:	e7ff      	b.n	8003bee <I2C_Master_ADDR+0x32c>
 8003bee:	bf00      	nop
 8003bf0:	3744      	adds	r7, #68	@ 0x44
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bc80      	pop	{r7}
 8003bf6:	4770      	bx	lr

08003bf8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c06:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d02b      	beq.n	8003c6a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	781a      	ldrb	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d114      	bne.n	8003c6a <I2C_SlaveTransmit_TXE+0x72>
 8003c40:	7bfb      	ldrb	r3, [r7, #15]
 8003c42:	2b29      	cmp	r3, #41	@ 0x29
 8003c44:	d111      	bne.n	8003c6a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c54:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2221      	movs	r2, #33	@ 0x21
 8003c5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2228      	movs	r2, #40	@ 0x28
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff f9e1 	bl	800302c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003c6a:	bf00      	nop
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d011      	beq.n	8003ca8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	781a      	ldrb	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c94:	1c5a      	adds	r2, r3, #1
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr

08003cb2 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b084      	sub	sp, #16
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cc0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d02c      	beq.n	8003d26 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	691a      	ldr	r2, [r3, #16]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cde:	1c5a      	adds	r2, r3, #1
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	3b01      	subs	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d114      	bne.n	8003d26 <I2C_SlaveReceive_RXNE+0x74>
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
 8003cfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d00:	d111      	bne.n	8003d26 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d10:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2222      	movs	r2, #34	@ 0x22
 8003d16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2228      	movs	r2, #40	@ 0x28
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7ff f98c 	bl	800303e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003d26:	bf00      	nop
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d012      	beq.n	8003d66 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	691a      	ldr	r2, [r3, #16]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4a:	b2d2      	uxtb	r2, r2
 8003d4c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d52:	1c5a      	adds	r2, r3, #1
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bc80      	pop	{r7}
 8003d6e:	4770      	bx	lr

08003d70 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003d8a:	2b28      	cmp	r3, #40	@ 0x28
 8003d8c:	d127      	bne.n	8003dde <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d9c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	089b      	lsrs	r3, r3, #2
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d101      	bne.n	8003dae <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003daa:	2301      	movs	r3, #1
 8003dac:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	09db      	lsrs	r3, r3, #7
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d103      	bne.n	8003dc2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	81bb      	strh	r3, [r7, #12]
 8003dc0:	e002      	b.n	8003dc8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003dd0:	89ba      	ldrh	r2, [r7, #12]
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7ff f93a 	bl	8003050 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003ddc:	e00e      	b.n	8003dfc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dde:	2300      	movs	r3, #0
 8003de0:	60bb      	str	r3, [r7, #8]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	60bb      	str	r3, [r7, #8]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	60bb      	str	r3, [r7, #8]
 8003df2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003dfc:	bf00      	nop
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e12:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e22:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003e24:	2300      	movs	r3, #0
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	60bb      	str	r3, [r7, #8]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f042 0201 	orr.w	r2, r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]
 8003e40:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e50:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e60:	d172      	bne.n	8003f48 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	2b22      	cmp	r3, #34	@ 0x22
 8003e66:	d002      	beq.n	8003e6e <I2C_Slave_STOPF+0x6a>
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
 8003e6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e6c:	d135      	bne.n	8003eda <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	b29a      	uxth	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d005      	beq.n	8003e92 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	f043 0204 	orr.w	r2, r3, #4
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	685a      	ldr	r2, [r3, #4]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ea0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fd ff5a 	bl	8001d60 <HAL_DMA_GetState>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d049      	beq.n	8003f46 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb6:	4a69      	ldr	r2, [pc, #420]	@ (800405c <I2C_Slave_STOPF+0x258>)
 8003eb8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fd fdd0 	bl	8001a64 <HAL_DMA_Abort_IT>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d03d      	beq.n	8003f46 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ed4:	4610      	mov	r0, r2
 8003ed6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ed8:	e035      	b.n	8003f46 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d005      	beq.n	8003efe <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef6:	f043 0204 	orr.w	r2, r3, #4
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f0c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fd ff24 	bl	8001d60 <HAL_DMA_GetState>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d014      	beq.n	8003f48 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f22:	4a4e      	ldr	r2, [pc, #312]	@ (800405c <I2C_Slave_STOPF+0x258>)
 8003f24:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fd fd9a 	bl	8001a64 <HAL_DMA_Abort_IT>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d008      	beq.n	8003f48 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f40:	4610      	mov	r0, r2
 8003f42:	4798      	blx	r3
 8003f44:	e000      	b.n	8003f48 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f46:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d03e      	beq.n	8003fd0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d112      	bne.n	8003f86 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	691a      	ldr	r2, [r3, #16]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6a:	b2d2      	uxtb	r2, r2
 8003f6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f72:	1c5a      	adds	r2, r3, #1
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f90:	2b40      	cmp	r3, #64	@ 0x40
 8003f92:	d112      	bne.n	8003fba <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	691a      	ldr	r2, [r3, #16]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9e:	b2d2      	uxtb	r2, r2
 8003fa0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa6:	1c5a      	adds	r2, r3, #1
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	f043 0204 	orr.w	r2, r3, #4
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d003      	beq.n	8003fe0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 f8b7 	bl	800414c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003fde:	e039      	b.n	8004054 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
 8003fe2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fe4:	d109      	bne.n	8003ffa <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2228      	movs	r2, #40	@ 0x28
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7ff f822 	bl	800303e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b28      	cmp	r3, #40	@ 0x28
 8004004:	d111      	bne.n	800402a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a15      	ldr	r2, [pc, #84]	@ (8004060 <I2C_Slave_STOPF+0x25c>)
 800400a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2220      	movs	r2, #32
 8004016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff f821 	bl	800306a <HAL_I2C_ListenCpltCallback>
}
 8004028:	e014      	b.n	8004054 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402e:	2b22      	cmp	r3, #34	@ 0x22
 8004030:	d002      	beq.n	8004038 <I2C_Slave_STOPF+0x234>
 8004032:	7bfb      	ldrb	r3, [r7, #15]
 8004034:	2b22      	cmp	r3, #34	@ 0x22
 8004036:	d10d      	bne.n	8004054 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2220      	movs	r2, #32
 8004042:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7fe fff5 	bl	800303e <HAL_I2C_SlaveRxCpltCallback>
}
 8004054:	bf00      	nop
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	08004709 	.word	0x08004709
 8004060:	ffff0000 	.word	0xffff0000

08004064 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004072:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004078:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	2b08      	cmp	r3, #8
 800407e:	d002      	beq.n	8004086 <I2C_Slave_AF+0x22>
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b20      	cmp	r3, #32
 8004084:	d129      	bne.n	80040da <I2C_Slave_AF+0x76>
 8004086:	7bfb      	ldrb	r3, [r7, #15]
 8004088:	2b28      	cmp	r3, #40	@ 0x28
 800408a:	d126      	bne.n	80040da <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a2e      	ldr	r2, [pc, #184]	@ (8004148 <I2C_Slave_AF+0xe4>)
 8004090:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	685a      	ldr	r2, [r3, #4]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040a0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040aa:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040ba:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2220      	movs	r2, #32
 80040c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f7fe ffc9 	bl	800306a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80040d8:	e031      	b.n	800413e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80040da:	7bfb      	ldrb	r3, [r7, #15]
 80040dc:	2b21      	cmp	r3, #33	@ 0x21
 80040de:	d129      	bne.n	8004134 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a19      	ldr	r2, [pc, #100]	@ (8004148 <I2C_Slave_AF+0xe4>)
 80040e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2221      	movs	r2, #33	@ 0x21
 80040ea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800410a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004114:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004124:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7fe fad0 	bl	80026cc <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f7fe ff7d 	bl	800302c <HAL_I2C_SlaveTxCpltCallback>
}
 8004132:	e004      	b.n	800413e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800413c:	615a      	str	r2, [r3, #20]
}
 800413e:	bf00      	nop
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	ffff0000 	.word	0xffff0000

0800414c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800415a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004162:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004164:	7bbb      	ldrb	r3, [r7, #14]
 8004166:	2b10      	cmp	r3, #16
 8004168:	d002      	beq.n	8004170 <I2C_ITError+0x24>
 800416a:	7bbb      	ldrb	r3, [r7, #14]
 800416c:	2b40      	cmp	r3, #64	@ 0x40
 800416e:	d10a      	bne.n	8004186 <I2C_ITError+0x3a>
 8004170:	7bfb      	ldrb	r3, [r7, #15]
 8004172:	2b22      	cmp	r3, #34	@ 0x22
 8004174:	d107      	bne.n	8004186 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004184:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004186:	7bfb      	ldrb	r3, [r7, #15]
 8004188:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800418c:	2b28      	cmp	r3, #40	@ 0x28
 800418e:	d107      	bne.n	80041a0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2228      	movs	r2, #40	@ 0x28
 800419a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800419e:	e015      	b.n	80041cc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041ae:	d00a      	beq.n	80041c6 <I2C_ITError+0x7a>
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
 80041b2:	2b60      	cmp	r3, #96	@ 0x60
 80041b4:	d007      	beq.n	80041c6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2220      	movs	r2, #32
 80041ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041da:	d162      	bne.n	80042a2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ea:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d020      	beq.n	800423c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041fe:	4a6a      	ldr	r2, [pc, #424]	@ (80043a8 <I2C_ITError+0x25c>)
 8004200:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004206:	4618      	mov	r0, r3
 8004208:	f7fd fc2c 	bl	8001a64 <HAL_DMA_Abort_IT>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	f000 8089 	beq.w	8004326 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0201 	bic.w	r2, r2, #1
 8004222:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2220      	movs	r2, #32
 8004228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004236:	4610      	mov	r0, r2
 8004238:	4798      	blx	r3
 800423a:	e074      	b.n	8004326 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004240:	4a59      	ldr	r2, [pc, #356]	@ (80043a8 <I2C_ITError+0x25c>)
 8004242:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004248:	4618      	mov	r0, r3
 800424a:	f7fd fc0b 	bl	8001a64 <HAL_DMA_Abort_IT>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d068      	beq.n	8004326 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800425e:	2b40      	cmp	r3, #64	@ 0x40
 8004260:	d10b      	bne.n	800427a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	b2d2      	uxtb	r2, r2
 800426e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004274:	1c5a      	adds	r2, r3, #1
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f022 0201 	bic.w	r2, r2, #1
 8004288:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2220      	movs	r2, #32
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800429c:	4610      	mov	r0, r2
 800429e:	4798      	blx	r3
 80042a0:	e041      	b.n	8004326 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b60      	cmp	r3, #96	@ 0x60
 80042ac:	d125      	bne.n	80042fa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2220      	movs	r2, #32
 80042b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c6:	2b40      	cmp	r3, #64	@ 0x40
 80042c8:	d10b      	bne.n	80042e2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7fe fecb 	bl	800308e <HAL_I2C_AbortCpltCallback>
 80042f8:	e015      	b.n	8004326 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004304:	2b40      	cmp	r3, #64	@ 0x40
 8004306:	d10b      	bne.n	8004320 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691a      	ldr	r2, [r3, #16]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	1c5a      	adds	r2, r3, #1
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f7fc fb3b 	bl	800099c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10e      	bne.n	8004354 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800433c:	2b00      	cmp	r3, #0
 800433e:	d109      	bne.n	8004354 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004346:	2b00      	cmp	r3, #0
 8004348:	d104      	bne.n	8004354 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004350:	2b00      	cmp	r3, #0
 8004352:	d007      	beq.n	8004364 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004362:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800436a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b04      	cmp	r3, #4
 8004376:	d113      	bne.n	80043a0 <I2C_ITError+0x254>
 8004378:	7bfb      	ldrb	r3, [r7, #15]
 800437a:	2b28      	cmp	r3, #40	@ 0x28
 800437c:	d110      	bne.n	80043a0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a0a      	ldr	r2, [pc, #40]	@ (80043ac <I2C_ITError+0x260>)
 8004382:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7fe fe65 	bl	800306a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80043a0:	bf00      	nop
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	08004709 	.word	0x08004709
 80043ac:	ffff0000 	.word	0xffff0000

080043b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b088      	sub	sp, #32
 80043b4:	af02      	add	r7, sp, #8
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	4608      	mov	r0, r1
 80043ba:	4611      	mov	r1, r2
 80043bc:	461a      	mov	r2, r3
 80043be:	4603      	mov	r3, r0
 80043c0:	817b      	strh	r3, [r7, #10]
 80043c2:	460b      	mov	r3, r1
 80043c4:	813b      	strh	r3, [r7, #8]
 80043c6:	4613      	mov	r3, r2
 80043c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	6a3b      	ldr	r3, [r7, #32]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f000 fa36 	bl	8004858 <I2C_WaitOnFlagUntilTimeout>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00d      	beq.n	800440e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004400:	d103      	bne.n	800440a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004408:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e05f      	b.n	80044ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800440e:	897b      	ldrh	r3, [r7, #10]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	461a      	mov	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800441c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800441e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004420:	6a3a      	ldr	r2, [r7, #32]
 8004422:	492d      	ldr	r1, [pc, #180]	@ (80044d8 <I2C_RequestMemoryWrite+0x128>)
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f000 fa91 	bl	800494c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d001      	beq.n	8004434 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e04c      	b.n	80044ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004434:	2300      	movs	r3, #0
 8004436:	617b      	str	r3, [r7, #20]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	617b      	str	r3, [r7, #20]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	617b      	str	r3, [r7, #20]
 8004448:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800444a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800444c:	6a39      	ldr	r1, [r7, #32]
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 fb1c 	bl	8004a8c <I2C_WaitOnTXEFlagUntilTimeout>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00d      	beq.n	8004476 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445e:	2b04      	cmp	r3, #4
 8004460:	d107      	bne.n	8004472 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004470:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e02b      	b.n	80044ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004476:	88fb      	ldrh	r3, [r7, #6]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d105      	bne.n	8004488 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800447c:	893b      	ldrh	r3, [r7, #8]
 800447e:	b2da      	uxtb	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	611a      	str	r2, [r3, #16]
 8004486:	e021      	b.n	80044cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004488:	893b      	ldrh	r3, [r7, #8]
 800448a:	0a1b      	lsrs	r3, r3, #8
 800448c:	b29b      	uxth	r3, r3
 800448e:	b2da      	uxtb	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004498:	6a39      	ldr	r1, [r7, #32]
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 faf6 	bl	8004a8c <I2C_WaitOnTXEFlagUntilTimeout>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00d      	beq.n	80044c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d107      	bne.n	80044be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e005      	b.n	80044ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044c2:	893b      	ldrh	r3, [r7, #8]
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3718      	adds	r7, #24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	00010002 	.word	0x00010002

080044dc <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044f0:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044f8:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800450e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004514:	2b00      	cmp	r3, #0
 8004516:	d003      	beq.n	8004520 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800451c:	2200      	movs	r2, #0
 800451e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452c:	2200      	movs	r2, #0
 800452e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004530:	7cfb      	ldrb	r3, [r7, #19]
 8004532:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004536:	2b21      	cmp	r3, #33	@ 0x21
 8004538:	d007      	beq.n	800454a <I2C_DMAXferCplt+0x6e>
 800453a:	7cfb      	ldrb	r3, [r7, #19]
 800453c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004540:	2b22      	cmp	r3, #34	@ 0x22
 8004542:	d131      	bne.n	80045a8 <I2C_DMAXferCplt+0xcc>
 8004544:	7cbb      	ldrb	r3, [r7, #18]
 8004546:	2b20      	cmp	r3, #32
 8004548:	d12e      	bne.n	80045a8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004558:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2200      	movs	r2, #0
 800455e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004560:	7cfb      	ldrb	r3, [r7, #19]
 8004562:	2b29      	cmp	r3, #41	@ 0x29
 8004564:	d10a      	bne.n	800457c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	2221      	movs	r2, #33	@ 0x21
 800456a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	2228      	movs	r2, #40	@ 0x28
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004574:	6978      	ldr	r0, [r7, #20]
 8004576:	f7fe fd59 	bl	800302c <HAL_I2C_SlaveTxCpltCallback>
 800457a:	e00c      	b.n	8004596 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800457c:	7cfb      	ldrb	r3, [r7, #19]
 800457e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004580:	d109      	bne.n	8004596 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	2222      	movs	r2, #34	@ 0x22
 8004586:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	2228      	movs	r2, #40	@ 0x28
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004590:	6978      	ldr	r0, [r7, #20]
 8004592:	f7fe fd54 	bl	800303e <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685a      	ldr	r2, [r3, #4]
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80045a4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80045a6:	e074      	b.n	8004692 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d06e      	beq.n	8004692 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d107      	bne.n	80045ce <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045cc:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80045dc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045e4:	d009      	beq.n	80045fa <I2C_DMAXferCplt+0x11e>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2b08      	cmp	r3, #8
 80045ea:	d006      	beq.n	80045fa <I2C_DMAXferCplt+0x11e>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80045f2:	d002      	beq.n	80045fa <I2C_DMAXferCplt+0x11e>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2b20      	cmp	r3, #32
 80045f8:	d107      	bne.n	800460a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004608:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	685a      	ldr	r2, [r3, #4]
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004618:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004628:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	2200      	movs	r2, #0
 800462e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004634:	2b00      	cmp	r3, #0
 8004636:	d003      	beq.n	8004640 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004638:	6978      	ldr	r0, [r7, #20]
 800463a:	f7fc f9af 	bl	800099c <HAL_I2C_ErrorCallback>
}
 800463e:	e028      	b.n	8004692 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	2220      	movs	r2, #32
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800464e:	b2db      	uxtb	r3, r3
 8004650:	2b40      	cmp	r3, #64	@ 0x40
 8004652:	d10a      	bne.n	800466a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	2200      	movs	r2, #0
 8004660:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004662:	6978      	ldr	r0, [r7, #20]
 8004664:	f7fe fd0a 	bl	800307c <HAL_I2C_MemRxCpltCallback>
}
 8004668:	e013      	b.n	8004692 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2b08      	cmp	r3, #8
 8004676:	d002      	beq.n	800467e <I2C_DMAXferCplt+0x1a2>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2b20      	cmp	r3, #32
 800467c:	d103      	bne.n	8004686 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	2200      	movs	r2, #0
 8004682:	631a      	str	r2, [r3, #48]	@ 0x30
 8004684:	e002      	b.n	800468c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	2212      	movs	r2, #18
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800468c:	6978      	ldr	r0, [r7, #20]
 800468e:	f7fe fcc4 	bl	800301a <HAL_I2C_MasterRxCpltCallback>
}
 8004692:	bf00      	nop
 8004694:	3718      	adds	r7, #24
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b084      	sub	sp, #16
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046b4:	2200      	movs	r2, #0
 80046b6:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d003      	beq.n	80046c8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c4:	2200      	movs	r2, #0
 80046c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046d6:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2220      	movs	r2, #32
 80046e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f2:	f043 0210 	orr.w	r2, r3, #16
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f7fc f94e 	bl	800099c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004700:	bf00      	nop
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004710:	2300      	movs	r3, #0
 8004712:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004718:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004720:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004722:	4b4b      	ldr	r3, [pc, #300]	@ (8004850 <I2C_DMAAbort+0x148>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	08db      	lsrs	r3, r3, #3
 8004728:	4a4a      	ldr	r2, [pc, #296]	@ (8004854 <I2C_DMAAbort+0x14c>)
 800472a:	fba2 2303 	umull	r2, r3, r2, r3
 800472e:	0a1a      	lsrs	r2, r3, #8
 8004730:	4613      	mov	r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4413      	add	r3, r2
 8004736:	00da      	lsls	r2, r3, #3
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d106      	bne.n	8004750 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004746:	f043 0220 	orr.w	r2, r3, #32
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800474e:	e00a      	b.n	8004766 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	3b01      	subs	r3, #1
 8004754:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004764:	d0ea      	beq.n	800473c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004772:	2200      	movs	r2, #0
 8004774:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004782:	2200      	movs	r2, #0
 8004784:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004794:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	2200      	movs	r2, #0
 800479a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d003      	beq.n	80047ac <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047a8:	2200      	movs	r2, #0
 80047aa:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b8:	2200      	movs	r2, #0
 80047ba:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0201 	bic.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b60      	cmp	r3, #96	@ 0x60
 80047d6:	d10e      	bne.n	80047f6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	2220      	movs	r2, #32
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	2200      	movs	r2, #0
 80047ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80047ee:	6978      	ldr	r0, [r7, #20]
 80047f0:	f7fe fc4d 	bl	800308e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80047f4:	e027      	b.n	8004846 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047f6:	7cfb      	ldrb	r3, [r7, #19]
 80047f8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80047fc:	2b28      	cmp	r3, #40	@ 0x28
 80047fe:	d117      	bne.n	8004830 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f042 0201 	orr.w	r2, r2, #1
 800480e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800481e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	2200      	movs	r2, #0
 8004824:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	2228      	movs	r2, #40	@ 0x28
 800482a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800482e:	e007      	b.n	8004840 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	2220      	movs	r2, #32
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004840:	6978      	ldr	r0, [r7, #20]
 8004842:	f7fc f8ab 	bl	800099c <HAL_I2C_ErrorCallback>
}
 8004846:	bf00      	nop
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	20000010 	.word	0x20000010
 8004854:	14f8b589 	.word	0x14f8b589

08004858 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	603b      	str	r3, [r7, #0]
 8004864:	4613      	mov	r3, r2
 8004866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004868:	e048      	b.n	80048fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004870:	d044      	beq.n	80048fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004872:	f7fc fe4d 	bl	8001510 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	429a      	cmp	r2, r3
 8004880:	d302      	bcc.n	8004888 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d139      	bne.n	80048fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	0c1b      	lsrs	r3, r3, #16
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b01      	cmp	r3, #1
 8004890:	d10d      	bne.n	80048ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	695b      	ldr	r3, [r3, #20]
 8004898:	43da      	mvns	r2, r3
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	4013      	ands	r3, r2
 800489e:	b29b      	uxth	r3, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	bf0c      	ite	eq
 80048a4:	2301      	moveq	r3, #1
 80048a6:	2300      	movne	r3, #0
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	461a      	mov	r2, r3
 80048ac:	e00c      	b.n	80048c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	43da      	mvns	r2, r3
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	4013      	ands	r3, r2
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	bf0c      	ite	eq
 80048c0:	2301      	moveq	r3, #1
 80048c2:	2300      	movne	r3, #0
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	461a      	mov	r2, r3
 80048c8:	79fb      	ldrb	r3, [r7, #7]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d116      	bne.n	80048fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e8:	f043 0220 	orr.w	r2, r3, #32
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e023      	b.n	8004944 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	0c1b      	lsrs	r3, r3, #16
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b01      	cmp	r3, #1
 8004904:	d10d      	bne.n	8004922 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	43da      	mvns	r2, r3
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	4013      	ands	r3, r2
 8004912:	b29b      	uxth	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	bf0c      	ite	eq
 8004918:	2301      	moveq	r3, #1
 800491a:	2300      	movne	r3, #0
 800491c:	b2db      	uxtb	r3, r3
 800491e:	461a      	mov	r2, r3
 8004920:	e00c      	b.n	800493c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	43da      	mvns	r2, r3
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	4013      	ands	r3, r2
 800492e:	b29b      	uxth	r3, r3
 8004930:	2b00      	cmp	r3, #0
 8004932:	bf0c      	ite	eq
 8004934:	2301      	moveq	r3, #1
 8004936:	2300      	movne	r3, #0
 8004938:	b2db      	uxtb	r3, r3
 800493a:	461a      	mov	r2, r3
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	429a      	cmp	r2, r3
 8004940:	d093      	beq.n	800486a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	4618      	mov	r0, r3
 8004946:	3710      	adds	r7, #16
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	607a      	str	r2, [r7, #4]
 8004958:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800495a:	e071      	b.n	8004a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800496a:	d123      	bne.n	80049b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800497a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004984:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2220      	movs	r2, #32
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a0:	f043 0204 	orr.w	r2, r3, #4
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e067      	b.n	8004a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ba:	d041      	beq.n	8004a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049bc:	f7fc fda8 	bl	8001510 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d302      	bcc.n	80049d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d136      	bne.n	8004a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	0c1b      	lsrs	r3, r3, #16
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d10c      	bne.n	80049f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	43da      	mvns	r2, r3
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	4013      	ands	r3, r2
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	bf14      	ite	ne
 80049ee:	2301      	movne	r3, #1
 80049f0:	2300      	moveq	r3, #0
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	e00b      	b.n	8004a0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	43da      	mvns	r2, r3
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	4013      	ands	r3, r2
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	bf14      	ite	ne
 8004a08:	2301      	movne	r3, #1
 8004a0a:	2300      	moveq	r3, #0
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d016      	beq.n	8004a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2c:	f043 0220 	orr.w	r2, r3, #32
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e021      	b.n	8004a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	0c1b      	lsrs	r3, r3, #16
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d10c      	bne.n	8004a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	43da      	mvns	r2, r3
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	4013      	ands	r3, r2
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	bf14      	ite	ne
 8004a5c:	2301      	movne	r3, #1
 8004a5e:	2300      	moveq	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	e00b      	b.n	8004a7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	43da      	mvns	r2, r3
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	bf14      	ite	ne
 8004a76:	2301      	movne	r3, #1
 8004a78:	2300      	moveq	r3, #0
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f47f af6d 	bne.w	800495c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a98:	e034      	b.n	8004b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 f8b8 	bl	8004c10 <I2C_IsAcknowledgeFailed>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e034      	b.n	8004b14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab0:	d028      	beq.n	8004b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ab2:	f7fc fd2d 	bl	8001510 <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d302      	bcc.n	8004ac8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d11d      	bne.n	8004b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ad2:	2b80      	cmp	r3, #128	@ 0x80
 8004ad4:	d016      	beq.n	8004b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af0:	f043 0220 	orr.w	r2, r3, #32
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e007      	b.n	8004b14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b0e:	2b80      	cmp	r3, #128	@ 0x80
 8004b10:	d1c3      	bne.n	8004a9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b28:	e034      	b.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f000 f870 	bl	8004c10 <I2C_IsAcknowledgeFailed>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d001      	beq.n	8004b3a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e034      	b.n	8004ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b40:	d028      	beq.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b42:	f7fc fce5 	bl	8001510 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d302      	bcc.n	8004b58 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d11d      	bne.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	f003 0304 	and.w	r3, r3, #4
 8004b62:	2b04      	cmp	r3, #4
 8004b64:	d016      	beq.n	8004b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2220      	movs	r2, #32
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b80:	f043 0220 	orr.w	r2, r3, #32
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e007      	b.n	8004ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	f003 0304 	and.w	r3, r3, #4
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	d1c3      	bne.n	8004b2a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004bb8:	4b13      	ldr	r3, [pc, #76]	@ (8004c08 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	08db      	lsrs	r3, r3, #3
 8004bbe:	4a13      	ldr	r2, [pc, #76]	@ (8004c0c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc4:	0a1a      	lsrs	r2, r3, #8
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	4413      	add	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d107      	bne.n	8004bea <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bde:	f043 0220 	orr.w	r2, r3, #32
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e008      	b.n	8004bfc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bf8:	d0e9      	beq.n	8004bce <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bc80      	pop	{r7}
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	20000010 	.word	0x20000010
 8004c0c:	14f8b589 	.word	0x14f8b589

08004c10 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c26:	d11b      	bne.n	8004c60 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c30:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4c:	f043 0204 	orr.w	r2, r3, #4
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e000      	b.n	8004c62 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bc80      	pop	{r7}
 8004c6a:	4770      	bx	lr

08004c6c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c78:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004c7c:	d103      	bne.n	8004c86 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004c84:	e007      	b.n	8004c96 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004c8e:	d102      	bne.n	8004c96 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2208      	movs	r2, #8
 8004c94:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004c96:	bf00      	nop
 8004c98:	370c      	adds	r7, #12
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bc80      	pop	{r7}
 8004c9e:	4770      	bx	lr

08004ca0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e35a      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d01c      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x54>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d116      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x54>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d110      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x54>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10a      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x54>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0304 	and.w	r3, r3, #4
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d104      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x54>
 8004cea:	f240 1165 	movw	r1, #357	@ 0x165
 8004cee:	488f      	ldr	r0, [pc, #572]	@ (8004f2c <HAL_RCC_OscConfig+0x28c>)
 8004cf0:	f7fb fe9a 	bl	8000a28 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0301 	and.w	r3, r3, #1
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 809a 	beq.w	8004e36 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00e      	beq.n	8004d28 <HAL_RCC_OscConfig+0x88>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d12:	d009      	beq.n	8004d28 <HAL_RCC_OscConfig+0x88>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d1c:	d004      	beq.n	8004d28 <HAL_RCC_OscConfig+0x88>
 8004d1e:	f240 116b 	movw	r1, #363	@ 0x16b
 8004d22:	4882      	ldr	r0, [pc, #520]	@ (8004f2c <HAL_RCC_OscConfig+0x28c>)
 8004d24:	f7fb fe80 	bl	8000a28 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d28:	4b81      	ldr	r3, [pc, #516]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f003 030c 	and.w	r3, r3, #12
 8004d30:	2b04      	cmp	r3, #4
 8004d32:	d00c      	beq.n	8004d4e <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d34:	4b7e      	ldr	r3, [pc, #504]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f003 030c 	and.w	r3, r3, #12
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d112      	bne.n	8004d66 <HAL_RCC_OscConfig+0xc6>
 8004d40:	4b7b      	ldr	r3, [pc, #492]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d4c:	d10b      	bne.n	8004d66 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d4e:	4b78      	ldr	r3, [pc, #480]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d06c      	beq.n	8004e34 <HAL_RCC_OscConfig+0x194>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d168      	bne.n	8004e34 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e300      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d6e:	d106      	bne.n	8004d7e <HAL_RCC_OscConfig+0xde>
 8004d70:	4b6f      	ldr	r3, [pc, #444]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a6e      	ldr	r2, [pc, #440]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d7a:	6013      	str	r3, [r2, #0]
 8004d7c:	e02e      	b.n	8004ddc <HAL_RCC_OscConfig+0x13c>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10c      	bne.n	8004da0 <HAL_RCC_OscConfig+0x100>
 8004d86:	4b6a      	ldr	r3, [pc, #424]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a69      	ldr	r2, [pc, #420]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d90:	6013      	str	r3, [r2, #0]
 8004d92:	4b67      	ldr	r3, [pc, #412]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a66      	ldr	r2, [pc, #408]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004d98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d9c:	6013      	str	r3, [r2, #0]
 8004d9e:	e01d      	b.n	8004ddc <HAL_RCC_OscConfig+0x13c>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004da8:	d10c      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x124>
 8004daa:	4b61      	ldr	r3, [pc, #388]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a60      	ldr	r2, [pc, #384]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004db0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004db4:	6013      	str	r3, [r2, #0]
 8004db6:	4b5e      	ldr	r3, [pc, #376]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a5d      	ldr	r2, [pc, #372]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dc0:	6013      	str	r3, [r2, #0]
 8004dc2:	e00b      	b.n	8004ddc <HAL_RCC_OscConfig+0x13c>
 8004dc4:	4b5a      	ldr	r3, [pc, #360]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a59      	ldr	r2, [pc, #356]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004dca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dce:	6013      	str	r3, [r2, #0]
 8004dd0:	4b57      	ldr	r3, [pc, #348]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a56      	ldr	r2, [pc, #344]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004dd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dda:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d013      	beq.n	8004e0c <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de4:	f7fc fb94 	bl	8001510 <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dec:	f7fc fb90 	bl	8001510 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b64      	cmp	r3, #100	@ 0x64
 8004df8:	d901      	bls.n	8004dfe <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e2b4      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dfe:	4b4c      	ldr	r3, [pc, #304]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d0f0      	beq.n	8004dec <HAL_RCC_OscConfig+0x14c>
 8004e0a:	e014      	b.n	8004e36 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e0c:	f7fc fb80 	bl	8001510 <HAL_GetTick>
 8004e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e12:	e008      	b.n	8004e26 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e14:	f7fc fb7c 	bl	8001510 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b64      	cmp	r3, #100	@ 0x64
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e2a0      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e26:	4b42      	ldr	r3, [pc, #264]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1f0      	bne.n	8004e14 <HAL_RCC_OscConfig+0x174>
 8004e32:	e000      	b.n	8004e36 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	f000 8080 	beq.w	8004f44 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	691b      	ldr	r3, [r3, #16]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d008      	beq.n	8004e5e <HAL_RCC_OscConfig+0x1be>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d004      	beq.n	8004e5e <HAL_RCC_OscConfig+0x1be>
 8004e54:	f240 119f 	movw	r1, #415	@ 0x19f
 8004e58:	4834      	ldr	r0, [pc, #208]	@ (8004f2c <HAL_RCC_OscConfig+0x28c>)
 8004e5a:	f7fb fde5 	bl	8000a28 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	2b1f      	cmp	r3, #31
 8004e64:	d904      	bls.n	8004e70 <HAL_RCC_OscConfig+0x1d0>
 8004e66:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8004e6a:	4830      	ldr	r0, [pc, #192]	@ (8004f2c <HAL_RCC_OscConfig+0x28c>)
 8004e6c:	f7fb fddc 	bl	8000a28 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e70:	4b2f      	ldr	r3, [pc, #188]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f003 030c 	and.w	r3, r3, #12
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00b      	beq.n	8004e94 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	f003 030c 	and.w	r3, r3, #12
 8004e84:	2b08      	cmp	r3, #8
 8004e86:	d11c      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x222>
 8004e88:	4b29      	ldr	r3, [pc, #164]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d116      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e94:	4b26      	ldr	r3, [pc, #152]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d005      	beq.n	8004eac <HAL_RCC_OscConfig+0x20c>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d001      	beq.n	8004eac <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e25d      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eac:	4b20      	ldr	r3, [pc, #128]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	695b      	ldr	r3, [r3, #20]
 8004eb8:	00db      	lsls	r3, r3, #3
 8004eba:	491d      	ldr	r1, [pc, #116]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ec0:	e040      	b.n	8004f44 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d020      	beq.n	8004f0c <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004eca:	4b1a      	ldr	r3, [pc, #104]	@ (8004f34 <HAL_RCC_OscConfig+0x294>)
 8004ecc:	2201      	movs	r2, #1
 8004ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed0:	f7fc fb1e 	bl	8001510 <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ed6:	e008      	b.n	8004eea <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ed8:	f7fc fb1a 	bl	8001510 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e23e      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eea:	4b11      	ldr	r3, [pc, #68]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0f0      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	00db      	lsls	r3, r3, #3
 8004f04:	490a      	ldr	r1, [pc, #40]	@ (8004f30 <HAL_RCC_OscConfig+0x290>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	600b      	str	r3, [r1, #0]
 8004f0a:	e01b      	b.n	8004f44 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f0c:	4b09      	ldr	r3, [pc, #36]	@ (8004f34 <HAL_RCC_OscConfig+0x294>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f12:	f7fc fafd 	bl	8001510 <HAL_GetTick>
 8004f16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f18:	e00e      	b.n	8004f38 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f1a:	f7fc faf9 	bl	8001510 <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d907      	bls.n	8004f38 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e21d      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
 8004f2c:	080095ec 	.word	0x080095ec
 8004f30:	40021000 	.word	0x40021000
 8004f34:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f38:	4b7d      	ldr	r3, [pc, #500]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0302 	and.w	r3, r3, #2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1ea      	bne.n	8004f1a <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0308 	and.w	r3, r3, #8
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d040      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d008      	beq.n	8004f6a <HAL_RCC_OscConfig+0x2ca>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d004      	beq.n	8004f6a <HAL_RCC_OscConfig+0x2ca>
 8004f60:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8004f64:	4873      	ldr	r0, [pc, #460]	@ (8005134 <HAL_RCC_OscConfig+0x494>)
 8004f66:	f7fb fd5f 	bl	8000a28 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d019      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f72:	4b71      	ldr	r3, [pc, #452]	@ (8005138 <HAL_RCC_OscConfig+0x498>)
 8004f74:	2201      	movs	r2, #1
 8004f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f78:	f7fc faca 	bl	8001510 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f80:	f7fc fac6 	bl	8001510 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e1ea      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f92:	4b67      	ldr	r3, [pc, #412]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8004f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0f0      	beq.n	8004f80 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f9e:	2001      	movs	r0, #1
 8004fa0:	f000 fc44 	bl	800582c <RCC_Delay>
 8004fa4:	e015      	b.n	8004fd2 <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fa6:	4b64      	ldr	r3, [pc, #400]	@ (8005138 <HAL_RCC_OscConfig+0x498>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fac:	f7fc fab0 	bl	8001510 <HAL_GetTick>
 8004fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fb2:	e008      	b.n	8004fc6 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fb4:	f7fc faac 	bl	8001510 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e1d0      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fc6:	4b5a      	ldr	r3, [pc, #360]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1f0      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0304 	and.w	r3, r3, #4
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	f000 80bf 	beq.w	800515e <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00c      	beq.n	8005006 <HAL_RCC_OscConfig+0x366>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d008      	beq.n	8005006 <HAL_RCC_OscConfig+0x366>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	2b05      	cmp	r3, #5
 8004ffa:	d004      	beq.n	8005006 <HAL_RCC_OscConfig+0x366>
 8004ffc:	f240 210f 	movw	r1, #527	@ 0x20f
 8005000:	484c      	ldr	r0, [pc, #304]	@ (8005134 <HAL_RCC_OscConfig+0x494>)
 8005002:	f7fb fd11 	bl	8000a28 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005006:	4b4a      	ldr	r3, [pc, #296]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8005008:	69db      	ldr	r3, [r3, #28]
 800500a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10d      	bne.n	800502e <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005012:	4b47      	ldr	r3, [pc, #284]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8005014:	69db      	ldr	r3, [r3, #28]
 8005016:	4a46      	ldr	r2, [pc, #280]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8005018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800501c:	61d3      	str	r3, [r2, #28]
 800501e:	4b44      	ldr	r3, [pc, #272]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005026:	60bb      	str	r3, [r7, #8]
 8005028:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800502a:	2301      	movs	r3, #1
 800502c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800502e:	4b43      	ldr	r3, [pc, #268]	@ (800513c <HAL_RCC_OscConfig+0x49c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005036:	2b00      	cmp	r3, #0
 8005038:	d118      	bne.n	800506c <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800503a:	4b40      	ldr	r3, [pc, #256]	@ (800513c <HAL_RCC_OscConfig+0x49c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a3f      	ldr	r2, [pc, #252]	@ (800513c <HAL_RCC_OscConfig+0x49c>)
 8005040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005044:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005046:	f7fc fa63 	bl	8001510 <HAL_GetTick>
 800504a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800504c:	e008      	b.n	8005060 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800504e:	f7fc fa5f 	bl	8001510 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	2b64      	cmp	r3, #100	@ 0x64
 800505a:	d901      	bls.n	8005060 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e183      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005060:	4b36      	ldr	r3, [pc, #216]	@ (800513c <HAL_RCC_OscConfig+0x49c>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005068:	2b00      	cmp	r3, #0
 800506a:	d0f0      	beq.n	800504e <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	2b01      	cmp	r3, #1
 8005072:	d106      	bne.n	8005082 <HAL_RCC_OscConfig+0x3e2>
 8005074:	4b2e      	ldr	r3, [pc, #184]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8005076:	6a1b      	ldr	r3, [r3, #32]
 8005078:	4a2d      	ldr	r2, [pc, #180]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 800507a:	f043 0301 	orr.w	r3, r3, #1
 800507e:	6213      	str	r3, [r2, #32]
 8005080:	e02d      	b.n	80050de <HAL_RCC_OscConfig+0x43e>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d10c      	bne.n	80050a4 <HAL_RCC_OscConfig+0x404>
 800508a:	4b29      	ldr	r3, [pc, #164]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	4a28      	ldr	r2, [pc, #160]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8005090:	f023 0301 	bic.w	r3, r3, #1
 8005094:	6213      	str	r3, [r2, #32]
 8005096:	4b26      	ldr	r3, [pc, #152]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	4a25      	ldr	r2, [pc, #148]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 800509c:	f023 0304 	bic.w	r3, r3, #4
 80050a0:	6213      	str	r3, [r2, #32]
 80050a2:	e01c      	b.n	80050de <HAL_RCC_OscConfig+0x43e>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	2b05      	cmp	r3, #5
 80050aa:	d10c      	bne.n	80050c6 <HAL_RCC_OscConfig+0x426>
 80050ac:	4b20      	ldr	r3, [pc, #128]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	4a1f      	ldr	r2, [pc, #124]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 80050b2:	f043 0304 	orr.w	r3, r3, #4
 80050b6:	6213      	str	r3, [r2, #32]
 80050b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 80050be:	f043 0301 	orr.w	r3, r3, #1
 80050c2:	6213      	str	r3, [r2, #32]
 80050c4:	e00b      	b.n	80050de <HAL_RCC_OscConfig+0x43e>
 80050c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	4a19      	ldr	r2, [pc, #100]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 80050cc:	f023 0301 	bic.w	r3, r3, #1
 80050d0:	6213      	str	r3, [r2, #32]
 80050d2:	4b17      	ldr	r3, [pc, #92]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	4a16      	ldr	r2, [pc, #88]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 80050d8:	f023 0304 	bic.w	r3, r3, #4
 80050dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d015      	beq.n	8005112 <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050e6:	f7fc fa13 	bl	8001510 <HAL_GetTick>
 80050ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ec:	e00a      	b.n	8005104 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ee:	f7fc fa0f 	bl	8001510 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d901      	bls.n	8005104 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e131      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005104:	4b0a      	ldr	r3, [pc, #40]	@ (8005130 <HAL_RCC_OscConfig+0x490>)
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	f003 0302 	and.w	r3, r3, #2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d0ee      	beq.n	80050ee <HAL_RCC_OscConfig+0x44e>
 8005110:	e01c      	b.n	800514c <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005112:	f7fc f9fd 	bl	8001510 <HAL_GetTick>
 8005116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005118:	e012      	b.n	8005140 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800511a:	f7fc f9f9 	bl	8001510 <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005128:	4293      	cmp	r3, r2
 800512a:	d909      	bls.n	8005140 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e11b      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
 8005130:	40021000 	.word	0x40021000
 8005134:	080095ec 	.word	0x080095ec
 8005138:	42420480 	.word	0x42420480
 800513c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005140:	4b8b      	ldr	r3, [pc, #556]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d1e6      	bne.n	800511a <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800514c:	7dfb      	ldrb	r3, [r7, #23]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d105      	bne.n	800515e <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005152:	4b87      	ldr	r3, [pc, #540]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	4a86      	ldr	r2, [pc, #536]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 8005158:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800515c:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00c      	beq.n	8005180 <HAL_RCC_OscConfig+0x4e0>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	69db      	ldr	r3, [r3, #28]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d008      	beq.n	8005180 <HAL_RCC_OscConfig+0x4e0>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	69db      	ldr	r3, [r3, #28]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d004      	beq.n	8005180 <HAL_RCC_OscConfig+0x4e0>
 8005176:	f240 21ad 	movw	r1, #685	@ 0x2ad
 800517a:	487e      	ldr	r0, [pc, #504]	@ (8005374 <HAL_RCC_OscConfig+0x6d4>)
 800517c:	f7fb fc54 	bl	8000a28 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	69db      	ldr	r3, [r3, #28]
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 80ee 	beq.w	8005366 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800518a:	4b79      	ldr	r3, [pc, #484]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	f003 030c 	and.w	r3, r3, #12
 8005192:	2b08      	cmp	r3, #8
 8005194:	f000 80ce 	beq.w	8005334 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	69db      	ldr	r3, [r3, #28]
 800519c:	2b02      	cmp	r3, #2
 800519e:	f040 80b2 	bne.w	8005306 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d009      	beq.n	80051be <HAL_RCC_OscConfig+0x51e>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051b2:	d004      	beq.n	80051be <HAL_RCC_OscConfig+0x51e>
 80051b4:	f240 21b6 	movw	r1, #694	@ 0x2b6
 80051b8:	486e      	ldr	r0, [pc, #440]	@ (8005374 <HAL_RCC_OscConfig+0x6d4>)
 80051ba:	f7fb fc35 	bl	8000a28 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d04a      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80051ce:	d045      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80051d8:	d040      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051de:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80051e2:	d03b      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051ec:	d036      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80051f6:	d031      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005200:	d02c      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005206:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800520a:	d027      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005210:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005214:	d022      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800521e:	d01d      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005224:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005228:	d018      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005232:	d013      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005238:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800523c:	d00e      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005242:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8005246:	d009      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524c:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8005250:	d004      	beq.n	800525c <HAL_RCC_OscConfig+0x5bc>
 8005252:	f240 21b7 	movw	r1, #695	@ 0x2b7
 8005256:	4847      	ldr	r0, [pc, #284]	@ (8005374 <HAL_RCC_OscConfig+0x6d4>)
 8005258:	f7fb fbe6 	bl	8000a28 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800525c:	4b46      	ldr	r3, [pc, #280]	@ (8005378 <HAL_RCC_OscConfig+0x6d8>)
 800525e:	2200      	movs	r2, #0
 8005260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005262:	f7fc f955 	bl	8001510 <HAL_GetTick>
 8005266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005268:	e008      	b.n	800527c <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800526a:	f7fc f951 	bl	8001510 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b02      	cmp	r3, #2
 8005276:	d901      	bls.n	800527c <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e075      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800527c:	4b3c      	ldr	r3, [pc, #240]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1f0      	bne.n	800526a <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a1b      	ldr	r3, [r3, #32]
 800528c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005290:	d116      	bne.n	80052c0 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d009      	beq.n	80052ae <HAL_RCC_OscConfig+0x60e>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052a2:	d004      	beq.n	80052ae <HAL_RCC_OscConfig+0x60e>
 80052a4:	f240 21cd 	movw	r1, #717	@ 0x2cd
 80052a8:	4832      	ldr	r0, [pc, #200]	@ (8005374 <HAL_RCC_OscConfig+0x6d4>)
 80052aa:	f7fb fbbd 	bl	8000a28 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80052ae:	4b30      	ldr	r3, [pc, #192]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	492d      	ldr	r1, [pc, #180]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 80052bc:	4313      	orrs	r3, r2
 80052be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052c0:	4b2b      	ldr	r3, [pc, #172]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a19      	ldr	r1, [r3, #32]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d0:	430b      	orrs	r3, r1
 80052d2:	4927      	ldr	r1, [pc, #156]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052d8:	4b27      	ldr	r3, [pc, #156]	@ (8005378 <HAL_RCC_OscConfig+0x6d8>)
 80052da:	2201      	movs	r2, #1
 80052dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052de:	f7fc f917 	bl	8001510 <HAL_GetTick>
 80052e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052e4:	e008      	b.n	80052f8 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052e6:	f7fc f913 	bl	8001510 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d901      	bls.n	80052f8 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e037      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d0f0      	beq.n	80052e6 <HAL_RCC_OscConfig+0x646>
 8005304:	e02f      	b.n	8005366 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005306:	4b1c      	ldr	r3, [pc, #112]	@ (8005378 <HAL_RCC_OscConfig+0x6d8>)
 8005308:	2200      	movs	r2, #0
 800530a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800530c:	f7fc f900 	bl	8001510 <HAL_GetTick>
 8005310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005312:	e008      	b.n	8005326 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005314:	f7fc f8fc 	bl	8001510 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d901      	bls.n	8005326 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e020      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005326:	4b12      	ldr	r3, [pc, #72]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d1f0      	bne.n	8005314 <HAL_RCC_OscConfig+0x674>
 8005332:	e018      	b.n	8005366 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	69db      	ldr	r3, [r3, #28]
 8005338:	2b01      	cmp	r3, #1
 800533a:	d101      	bne.n	8005340 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e013      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005340:	4b0b      	ldr	r3, [pc, #44]	@ (8005370 <HAL_RCC_OscConfig+0x6d0>)
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	429a      	cmp	r2, r3
 8005352:	d106      	bne.n	8005362 <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800535e:	429a      	cmp	r2, r3
 8005360:	d001      	beq.n	8005366 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e000      	b.n	8005368 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3718      	adds	r7, #24
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	40021000 	.word	0x40021000
 8005374:	080095ec 	.word	0x080095ec
 8005378:	42420060 	.word	0x42420060

0800537c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d101      	bne.n	8005390 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e176      	b.n	800567e <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0301 	and.w	r3, r3, #1
 8005398:	2b00      	cmp	r3, #0
 800539a:	d116      	bne.n	80053ca <HAL_RCC_ClockConfig+0x4e>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0302 	and.w	r3, r3, #2
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d110      	bne.n	80053ca <HAL_RCC_ClockConfig+0x4e>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0304 	and.w	r3, r3, #4
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10a      	bne.n	80053ca <HAL_RCC_ClockConfig+0x4e>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0308 	and.w	r3, r3, #8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d104      	bne.n	80053ca <HAL_RCC_ClockConfig+0x4e>
 80053c0:	f240 3136 	movw	r1, #822	@ 0x336
 80053c4:	4874      	ldr	r0, [pc, #464]	@ (8005598 <HAL_RCC_ClockConfig+0x21c>)
 80053c6:	f7fb fb2f 	bl	8000a28 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00a      	beq.n	80053e6 <HAL_RCC_ClockConfig+0x6a>
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d007      	beq.n	80053e6 <HAL_RCC_ClockConfig+0x6a>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d004      	beq.n	80053e6 <HAL_RCC_ClockConfig+0x6a>
 80053dc:	f240 3137 	movw	r1, #823	@ 0x337
 80053e0:	486d      	ldr	r0, [pc, #436]	@ (8005598 <HAL_RCC_ClockConfig+0x21c>)
 80053e2:	f7fb fb21 	bl	8000a28 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053e6:	4b6d      	ldr	r3, [pc, #436]	@ (800559c <HAL_RCC_ClockConfig+0x220>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0307 	and.w	r3, r3, #7
 80053ee:	683a      	ldr	r2, [r7, #0]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d910      	bls.n	8005416 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053f4:	4b69      	ldr	r3, [pc, #420]	@ (800559c <HAL_RCC_ClockConfig+0x220>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f023 0207 	bic.w	r2, r3, #7
 80053fc:	4967      	ldr	r1, [pc, #412]	@ (800559c <HAL_RCC_ClockConfig+0x220>)
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	4313      	orrs	r3, r2
 8005402:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005404:	4b65      	ldr	r3, [pc, #404]	@ (800559c <HAL_RCC_ClockConfig+0x220>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0307 	and.w	r3, r3, #7
 800540c:	683a      	ldr	r2, [r7, #0]
 800540e:	429a      	cmp	r2, r3
 8005410:	d001      	beq.n	8005416 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e133      	b.n	800567e <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0302 	and.w	r3, r3, #2
 800541e:	2b00      	cmp	r3, #0
 8005420:	d049      	beq.n	80054b6 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0304 	and.w	r3, r3, #4
 800542a:	2b00      	cmp	r3, #0
 800542c:	d005      	beq.n	800543a <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800542e:	4b5c      	ldr	r3, [pc, #368]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	4a5b      	ldr	r2, [pc, #364]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 8005434:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005438:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0308 	and.w	r3, r3, #8
 8005442:	2b00      	cmp	r3, #0
 8005444:	d005      	beq.n	8005452 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005446:	4b56      	ldr	r3, [pc, #344]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	4a55      	ldr	r2, [pc, #340]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 800544c:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005450:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d024      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x128>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	2b80      	cmp	r3, #128	@ 0x80
 8005460:	d020      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x128>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	2b90      	cmp	r3, #144	@ 0x90
 8005468:	d01c      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x128>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	2ba0      	cmp	r3, #160	@ 0xa0
 8005470:	d018      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x128>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	2bb0      	cmp	r3, #176	@ 0xb0
 8005478:	d014      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x128>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005480:	d010      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x128>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	2bd0      	cmp	r3, #208	@ 0xd0
 8005488:	d00c      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x128>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	2be0      	cmp	r3, #224	@ 0xe0
 8005490:	d008      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x128>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	2bf0      	cmp	r3, #240	@ 0xf0
 8005498:	d004      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x128>
 800549a:	f240 315d 	movw	r1, #861	@ 0x35d
 800549e:	483e      	ldr	r0, [pc, #248]	@ (8005598 <HAL_RCC_ClockConfig+0x21c>)
 80054a0:	f7fb fac2 	bl	8000a28 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054a4:	4b3e      	ldr	r3, [pc, #248]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	493b      	ldr	r1, [pc, #236]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d051      	beq.n	8005566 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00c      	beq.n	80054e4 <HAL_RCC_ClockConfig+0x168>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d008      	beq.n	80054e4 <HAL_RCC_ClockConfig+0x168>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d004      	beq.n	80054e4 <HAL_RCC_ClockConfig+0x168>
 80054da:	f44f 7159 	mov.w	r1, #868	@ 0x364
 80054de:	482e      	ldr	r0, [pc, #184]	@ (8005598 <HAL_RCC_ClockConfig+0x21c>)
 80054e0:	f7fb faa2 	bl	8000a28 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d107      	bne.n	80054fc <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ec:	4b2c      	ldr	r3, [pc, #176]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d115      	bne.n	8005524 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e0c0      	b.n	800567e <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	2b02      	cmp	r3, #2
 8005502:	d107      	bne.n	8005514 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005504:	4b26      	ldr	r3, [pc, #152]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d109      	bne.n	8005524 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e0b4      	b.n	800567e <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005514:	4b22      	ldr	r3, [pc, #136]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d101      	bne.n	8005524 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e0ac      	b.n	800567e <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005524:	4b1e      	ldr	r3, [pc, #120]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f023 0203 	bic.w	r2, r3, #3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	491b      	ldr	r1, [pc, #108]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 8005532:	4313      	orrs	r3, r2
 8005534:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005536:	f7fb ffeb 	bl	8001510 <HAL_GetTick>
 800553a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800553c:	e00a      	b.n	8005554 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800553e:	f7fb ffe7 	bl	8001510 <HAL_GetTick>
 8005542:	4602      	mov	r2, r0
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	f241 3288 	movw	r2, #5000	@ 0x1388
 800554c:	4293      	cmp	r3, r2
 800554e:	d901      	bls.n	8005554 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8005550:	2303      	movs	r3, #3
 8005552:	e094      	b.n	800567e <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005554:	4b12      	ldr	r3, [pc, #72]	@ (80055a0 <HAL_RCC_ClockConfig+0x224>)
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	f003 020c 	and.w	r2, r3, #12
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	429a      	cmp	r2, r3
 8005564:	d1eb      	bne.n	800553e <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005566:	4b0d      	ldr	r3, [pc, #52]	@ (800559c <HAL_RCC_ClockConfig+0x220>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0307 	and.w	r3, r3, #7
 800556e:	683a      	ldr	r2, [r7, #0]
 8005570:	429a      	cmp	r2, r3
 8005572:	d217      	bcs.n	80055a4 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005574:	4b09      	ldr	r3, [pc, #36]	@ (800559c <HAL_RCC_ClockConfig+0x220>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f023 0207 	bic.w	r2, r3, #7
 800557c:	4907      	ldr	r1, [pc, #28]	@ (800559c <HAL_RCC_ClockConfig+0x220>)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	4313      	orrs	r3, r2
 8005582:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005584:	4b05      	ldr	r3, [pc, #20]	@ (800559c <HAL_RCC_ClockConfig+0x220>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0307 	and.w	r3, r3, #7
 800558c:	683a      	ldr	r2, [r7, #0]
 800558e:	429a      	cmp	r2, r3
 8005590:	d008      	beq.n	80055a4 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e073      	b.n	800567e <HAL_RCC_ClockConfig+0x302>
 8005596:	bf00      	nop
 8005598:	080095ec 	.word	0x080095ec
 800559c:	40022000 	.word	0x40022000
 80055a0:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 0304 	and.w	r3, r3, #4
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d025      	beq.n	80055fc <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d018      	beq.n	80055ea <HAL_RCC_ClockConfig+0x26e>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055c0:	d013      	beq.n	80055ea <HAL_RCC_ClockConfig+0x26e>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80055ca:	d00e      	beq.n	80055ea <HAL_RCC_ClockConfig+0x26e>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80055d4:	d009      	beq.n	80055ea <HAL_RCC_ClockConfig+0x26e>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80055de:	d004      	beq.n	80055ea <HAL_RCC_ClockConfig+0x26e>
 80055e0:	f240 31a2 	movw	r1, #930	@ 0x3a2
 80055e4:	4828      	ldr	r0, [pc, #160]	@ (8005688 <HAL_RCC_ClockConfig+0x30c>)
 80055e6:	f7fb fa1f 	bl	8000a28 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055ea:	4b28      	ldr	r3, [pc, #160]	@ (800568c <HAL_RCC_ClockConfig+0x310>)
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	4925      	ldr	r1, [pc, #148]	@ (800568c <HAL_RCC_ClockConfig+0x310>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0308 	and.w	r3, r3, #8
 8005604:	2b00      	cmp	r3, #0
 8005606:	d026      	beq.n	8005656 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d018      	beq.n	8005642 <HAL_RCC_ClockConfig+0x2c6>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005618:	d013      	beq.n	8005642 <HAL_RCC_ClockConfig+0x2c6>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005622:	d00e      	beq.n	8005642 <HAL_RCC_ClockConfig+0x2c6>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800562c:	d009      	beq.n	8005642 <HAL_RCC_ClockConfig+0x2c6>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005636:	d004      	beq.n	8005642 <HAL_RCC_ClockConfig+0x2c6>
 8005638:	f240 31a9 	movw	r1, #937	@ 0x3a9
 800563c:	4812      	ldr	r0, [pc, #72]	@ (8005688 <HAL_RCC_ClockConfig+0x30c>)
 800563e:	f7fb f9f3 	bl	8000a28 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005642:	4b12      	ldr	r3, [pc, #72]	@ (800568c <HAL_RCC_ClockConfig+0x310>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	00db      	lsls	r3, r3, #3
 8005650:	490e      	ldr	r1, [pc, #56]	@ (800568c <HAL_RCC_ClockConfig+0x310>)
 8005652:	4313      	orrs	r3, r2
 8005654:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005656:	f000 f821 	bl	800569c <HAL_RCC_GetSysClockFreq>
 800565a:	4602      	mov	r2, r0
 800565c:	4b0b      	ldr	r3, [pc, #44]	@ (800568c <HAL_RCC_ClockConfig+0x310>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	091b      	lsrs	r3, r3, #4
 8005662:	f003 030f 	and.w	r3, r3, #15
 8005666:	490a      	ldr	r1, [pc, #40]	@ (8005690 <HAL_RCC_ClockConfig+0x314>)
 8005668:	5ccb      	ldrb	r3, [r1, r3]
 800566a:	fa22 f303 	lsr.w	r3, r2, r3
 800566e:	4a09      	ldr	r2, [pc, #36]	@ (8005694 <HAL_RCC_ClockConfig+0x318>)
 8005670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005672:	4b09      	ldr	r3, [pc, #36]	@ (8005698 <HAL_RCC_ClockConfig+0x31c>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4618      	mov	r0, r3
 8005678:	f7fb fe0a 	bl	8001290 <HAL_InitTick>

  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	080095ec 	.word	0x080095ec
 800568c:	40021000 	.word	0x40021000
 8005690:	0800a668 	.word	0x0800a668
 8005694:	20000010 	.word	0x20000010
 8005698:	20000014 	.word	0x20000014

0800569c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800569c:	b480      	push	{r7}
 800569e:	b087      	sub	sp, #28
 80056a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80056a2:	2300      	movs	r3, #0
 80056a4:	60fb      	str	r3, [r7, #12]
 80056a6:	2300      	movs	r3, #0
 80056a8:	60bb      	str	r3, [r7, #8]
 80056aa:	2300      	movs	r3, #0
 80056ac:	617b      	str	r3, [r7, #20]
 80056ae:	2300      	movs	r3, #0
 80056b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80056b2:	2300      	movs	r3, #0
 80056b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80056b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005730 <HAL_RCC_GetSysClockFreq+0x94>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 030c 	and.w	r3, r3, #12
 80056c2:	2b04      	cmp	r3, #4
 80056c4:	d002      	beq.n	80056cc <HAL_RCC_GetSysClockFreq+0x30>
 80056c6:	2b08      	cmp	r3, #8
 80056c8:	d003      	beq.n	80056d2 <HAL_RCC_GetSysClockFreq+0x36>
 80056ca:	e027      	b.n	800571c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80056cc:	4b19      	ldr	r3, [pc, #100]	@ (8005734 <HAL_RCC_GetSysClockFreq+0x98>)
 80056ce:	613b      	str	r3, [r7, #16]
      break;
 80056d0:	e027      	b.n	8005722 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	0c9b      	lsrs	r3, r3, #18
 80056d6:	f003 030f 	and.w	r3, r3, #15
 80056da:	4a17      	ldr	r2, [pc, #92]	@ (8005738 <HAL_RCC_GetSysClockFreq+0x9c>)
 80056dc:	5cd3      	ldrb	r3, [r2, r3]
 80056de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d010      	beq.n	800570c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80056ea:	4b11      	ldr	r3, [pc, #68]	@ (8005730 <HAL_RCC_GetSysClockFreq+0x94>)
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	0c5b      	lsrs	r3, r3, #17
 80056f0:	f003 0301 	and.w	r3, r3, #1
 80056f4:	4a11      	ldr	r2, [pc, #68]	@ (800573c <HAL_RCC_GetSysClockFreq+0xa0>)
 80056f6:	5cd3      	ldrb	r3, [r2, r3]
 80056f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a0d      	ldr	r2, [pc, #52]	@ (8005734 <HAL_RCC_GetSysClockFreq+0x98>)
 80056fe:	fb03 f202 	mul.w	r2, r3, r2
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	fbb2 f3f3 	udiv	r3, r2, r3
 8005708:	617b      	str	r3, [r7, #20]
 800570a:	e004      	b.n	8005716 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a0c      	ldr	r2, [pc, #48]	@ (8005740 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005710:	fb02 f303 	mul.w	r3, r2, r3
 8005714:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	613b      	str	r3, [r7, #16]
      break;
 800571a:	e002      	b.n	8005722 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800571c:	4b05      	ldr	r3, [pc, #20]	@ (8005734 <HAL_RCC_GetSysClockFreq+0x98>)
 800571e:	613b      	str	r3, [r7, #16]
      break;
 8005720:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005722:	693b      	ldr	r3, [r7, #16]
}
 8005724:	4618      	mov	r0, r3
 8005726:	371c      	adds	r7, #28
 8005728:	46bd      	mov	sp, r7
 800572a:	bc80      	pop	{r7}
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	40021000 	.word	0x40021000
 8005734:	007a1200 	.word	0x007a1200
 8005738:	0800a680 	.word	0x0800a680
 800573c:	0800a690 	.word	0x0800a690
 8005740:	003d0900 	.word	0x003d0900

08005744 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005748:	4b02      	ldr	r3, [pc, #8]	@ (8005754 <HAL_RCC_GetHCLKFreq+0x10>)
 800574a:	681b      	ldr	r3, [r3, #0]
}
 800574c:	4618      	mov	r0, r3
 800574e:	46bd      	mov	sp, r7
 8005750:	bc80      	pop	{r7}
 8005752:	4770      	bx	lr
 8005754:	20000010 	.word	0x20000010

08005758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800575c:	f7ff fff2 	bl	8005744 <HAL_RCC_GetHCLKFreq>
 8005760:	4602      	mov	r2, r0
 8005762:	4b05      	ldr	r3, [pc, #20]	@ (8005778 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	0a1b      	lsrs	r3, r3, #8
 8005768:	f003 0307 	and.w	r3, r3, #7
 800576c:	4903      	ldr	r1, [pc, #12]	@ (800577c <HAL_RCC_GetPCLK1Freq+0x24>)
 800576e:	5ccb      	ldrb	r3, [r1, r3]
 8005770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005774:	4618      	mov	r0, r3
 8005776:	bd80      	pop	{r7, pc}
 8005778:	40021000 	.word	0x40021000
 800577c:	0800a678 	.word	0x0800a678

08005780 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005784:	f7ff ffde 	bl	8005744 <HAL_RCC_GetHCLKFreq>
 8005788:	4602      	mov	r2, r0
 800578a:	4b05      	ldr	r3, [pc, #20]	@ (80057a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	0adb      	lsrs	r3, r3, #11
 8005790:	f003 0307 	and.w	r3, r3, #7
 8005794:	4903      	ldr	r1, [pc, #12]	@ (80057a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005796:	5ccb      	ldrb	r3, [r1, r3]
 8005798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800579c:	4618      	mov	r0, r3
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	40021000 	.word	0x40021000
 80057a4:	0800a678 	.word	0x0800a678

080057a8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b082      	sub	sp, #8
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d104      	bne.n	80057c2 <HAL_RCC_GetClockConfig+0x1a>
 80057b8:	f240 5121 	movw	r1, #1313	@ 0x521
 80057bc:	4818      	ldr	r0, [pc, #96]	@ (8005820 <HAL_RCC_GetClockConfig+0x78>)
 80057be:	f7fb f933 	bl	8000a28 <assert_failed>
  assert_param(pFLatency != NULL);
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d104      	bne.n	80057d2 <HAL_RCC_GetClockConfig+0x2a>
 80057c8:	f240 5122 	movw	r1, #1314	@ 0x522
 80057cc:	4814      	ldr	r0, [pc, #80]	@ (8005820 <HAL_RCC_GetClockConfig+0x78>)
 80057ce:	f7fb f92b 	bl	8000a28 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	220f      	movs	r2, #15
 80057d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80057d8:	4b12      	ldr	r3, [pc, #72]	@ (8005824 <HAL_RCC_GetClockConfig+0x7c>)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f003 0203 	and.w	r2, r3, #3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80057e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005824 <HAL_RCC_GetClockConfig+0x7c>)
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80057f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005824 <HAL_RCC_GetClockConfig+0x7c>)
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80057fc:	4b09      	ldr	r3, [pc, #36]	@ (8005824 <HAL_RCC_GetClockConfig+0x7c>)
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	08db      	lsrs	r3, r3, #3
 8005802:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800580a:	4b07      	ldr	r3, [pc, #28]	@ (8005828 <HAL_RCC_GetClockConfig+0x80>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0207 	and.w	r2, r3, #7
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8005816:	bf00      	nop
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	080095ec 	.word	0x080095ec
 8005824:	40021000 	.word	0x40021000
 8005828:	40022000 	.word	0x40022000

0800582c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005834:	4b0a      	ldr	r3, [pc, #40]	@ (8005860 <RCC_Delay+0x34>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a0a      	ldr	r2, [pc, #40]	@ (8005864 <RCC_Delay+0x38>)
 800583a:	fba2 2303 	umull	r2, r3, r2, r3
 800583e:	0a5b      	lsrs	r3, r3, #9
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	fb02 f303 	mul.w	r3, r2, r3
 8005846:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005848:	bf00      	nop
  }
  while (Delay --);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	1e5a      	subs	r2, r3, #1
 800584e:	60fa      	str	r2, [r7, #12]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1f9      	bne.n	8005848 <RCC_Delay+0x1c>
}
 8005854:	bf00      	nop
 8005856:	bf00      	nop
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	bc80      	pop	{r7}
 800585e:	4770      	bx	lr
 8005860:	20000010 	.word	0x20000010
 8005864:	10624dd3 	.word	0x10624dd3

08005868 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e16d      	b.n	8005b56 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a6b      	ldr	r2, [pc, #428]	@ (8005a2c <HAL_SPI_Init+0x1c4>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d009      	beq.n	8005898 <HAL_SPI_Init+0x30>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a69      	ldr	r2, [pc, #420]	@ (8005a30 <HAL_SPI_Init+0x1c8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d004      	beq.n	8005898 <HAL_SPI_Init+0x30>
 800588e:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 8005892:	4868      	ldr	r0, [pc, #416]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 8005894:	f7fb f8c8 	bl	8000a28 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d009      	beq.n	80058b4 <HAL_SPI_Init+0x4c>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058a8:	d004      	beq.n	80058b4 <HAL_SPI_Init+0x4c>
 80058aa:	f240 1159 	movw	r1, #345	@ 0x159
 80058ae:	4861      	ldr	r0, [pc, #388]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 80058b0:	f7fb f8ba 	bl	8000a28 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00e      	beq.n	80058da <HAL_SPI_Init+0x72>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058c4:	d009      	beq.n	80058da <HAL_SPI_Init+0x72>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058ce:	d004      	beq.n	80058da <HAL_SPI_Init+0x72>
 80058d0:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 80058d4:	4857      	ldr	r0, [pc, #348]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 80058d6:	f7fb f8a7 	bl	8000a28 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058e2:	d008      	beq.n	80058f6 <HAL_SPI_Init+0x8e>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d004      	beq.n	80058f6 <HAL_SPI_Init+0x8e>
 80058ec:	f240 115b 	movw	r1, #347	@ 0x15b
 80058f0:	4850      	ldr	r0, [pc, #320]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 80058f2:	f7fb f899 	bl	8000a28 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058fe:	d00d      	beq.n	800591c <HAL_SPI_Init+0xb4>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d009      	beq.n	800591c <HAL_SPI_Init+0xb4>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	699b      	ldr	r3, [r3, #24]
 800590c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005910:	d004      	beq.n	800591c <HAL_SPI_Init+0xb4>
 8005912:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8005916:	4847      	ldr	r0, [pc, #284]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 8005918:	f7fb f886 	bl	8000a28 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	69db      	ldr	r3, [r3, #28]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d020      	beq.n	8005966 <HAL_SPI_Init+0xfe>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	69db      	ldr	r3, [r3, #28]
 8005928:	2b08      	cmp	r3, #8
 800592a:	d01c      	beq.n	8005966 <HAL_SPI_Init+0xfe>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	69db      	ldr	r3, [r3, #28]
 8005930:	2b10      	cmp	r3, #16
 8005932:	d018      	beq.n	8005966 <HAL_SPI_Init+0xfe>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	69db      	ldr	r3, [r3, #28]
 8005938:	2b18      	cmp	r3, #24
 800593a:	d014      	beq.n	8005966 <HAL_SPI_Init+0xfe>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	69db      	ldr	r3, [r3, #28]
 8005940:	2b20      	cmp	r3, #32
 8005942:	d010      	beq.n	8005966 <HAL_SPI_Init+0xfe>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	69db      	ldr	r3, [r3, #28]
 8005948:	2b28      	cmp	r3, #40	@ 0x28
 800594a:	d00c      	beq.n	8005966 <HAL_SPI_Init+0xfe>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	69db      	ldr	r3, [r3, #28]
 8005950:	2b30      	cmp	r3, #48	@ 0x30
 8005952:	d008      	beq.n	8005966 <HAL_SPI_Init+0xfe>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	2b38      	cmp	r3, #56	@ 0x38
 800595a:	d004      	beq.n	8005966 <HAL_SPI_Init+0xfe>
 800595c:	f240 115d 	movw	r1, #349	@ 0x15d
 8005960:	4834      	ldr	r0, [pc, #208]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 8005962:	f7fb f861 	bl	8000a28 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d008      	beq.n	8005980 <HAL_SPI_Init+0x118>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a1b      	ldr	r3, [r3, #32]
 8005972:	2b80      	cmp	r3, #128	@ 0x80
 8005974:	d004      	beq.n	8005980 <HAL_SPI_Init+0x118>
 8005976:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 800597a:	482e      	ldr	r0, [pc, #184]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 800597c:	f7fb f854 	bl	8000a28 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	2b00      	cmp	r3, #0
 8005986:	d004      	beq.n	8005992 <HAL_SPI_Init+0x12a>
 8005988:	f240 1161 	movw	r1, #353	@ 0x161
 800598c:	4829      	ldr	r0, [pc, #164]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 800598e:	f7fb f84b 	bl	8000a28 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005996:	2b00      	cmp	r3, #0
 8005998:	d14e      	bne.n	8005a38 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d008      	beq.n	80059b4 <HAL_SPI_Init+0x14c>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	2b02      	cmp	r3, #2
 80059a8:	d004      	beq.n	80059b4 <HAL_SPI_Init+0x14c>
 80059aa:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 80059ae:	4821      	ldr	r0, [pc, #132]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 80059b0:	f7fb f83a 	bl	8000a28 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d008      	beq.n	80059ce <HAL_SPI_Init+0x166>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	695b      	ldr	r3, [r3, #20]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d004      	beq.n	80059ce <HAL_SPI_Init+0x166>
 80059c4:	f240 1165 	movw	r1, #357	@ 0x165
 80059c8:	481a      	ldr	r0, [pc, #104]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 80059ca:	f7fb f82d 	bl	8000a28 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059d6:	d125      	bne.n	8005a24 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	69db      	ldr	r3, [r3, #28]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d056      	beq.n	8005a8e <HAL_SPI_Init+0x226>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	2b08      	cmp	r3, #8
 80059e6:	d052      	beq.n	8005a8e <HAL_SPI_Init+0x226>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	69db      	ldr	r3, [r3, #28]
 80059ec:	2b10      	cmp	r3, #16
 80059ee:	d04e      	beq.n	8005a8e <HAL_SPI_Init+0x226>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	69db      	ldr	r3, [r3, #28]
 80059f4:	2b18      	cmp	r3, #24
 80059f6:	d04a      	beq.n	8005a8e <HAL_SPI_Init+0x226>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	69db      	ldr	r3, [r3, #28]
 80059fc:	2b20      	cmp	r3, #32
 80059fe:	d046      	beq.n	8005a8e <HAL_SPI_Init+0x226>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	69db      	ldr	r3, [r3, #28]
 8005a04:	2b28      	cmp	r3, #40	@ 0x28
 8005a06:	d042      	beq.n	8005a8e <HAL_SPI_Init+0x226>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	69db      	ldr	r3, [r3, #28]
 8005a0c:	2b30      	cmp	r3, #48	@ 0x30
 8005a0e:	d03e      	beq.n	8005a8e <HAL_SPI_Init+0x226>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	2b38      	cmp	r3, #56	@ 0x38
 8005a16:	d03a      	beq.n	8005a8e <HAL_SPI_Init+0x226>
 8005a18:	f240 1169 	movw	r1, #361	@ 0x169
 8005a1c:	4805      	ldr	r0, [pc, #20]	@ (8005a34 <HAL_SPI_Init+0x1cc>)
 8005a1e:	f7fb f803 	bl	8000a28 <assert_failed>
 8005a22:	e034      	b.n	8005a8e <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	61da      	str	r2, [r3, #28]
 8005a2a:	e030      	b.n	8005a8e <HAL_SPI_Init+0x226>
 8005a2c:	40013000 	.word	0x40013000
 8005a30:	40003800 	.word	0x40003800
 8005a34:	08009624 	.word	0x08009624
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	69db      	ldr	r3, [r3, #28]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d020      	beq.n	8005a82 <HAL_SPI_Init+0x21a>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	69db      	ldr	r3, [r3, #28]
 8005a44:	2b08      	cmp	r3, #8
 8005a46:	d01c      	beq.n	8005a82 <HAL_SPI_Init+0x21a>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	69db      	ldr	r3, [r3, #28]
 8005a4c:	2b10      	cmp	r3, #16
 8005a4e:	d018      	beq.n	8005a82 <HAL_SPI_Init+0x21a>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	69db      	ldr	r3, [r3, #28]
 8005a54:	2b18      	cmp	r3, #24
 8005a56:	d014      	beq.n	8005a82 <HAL_SPI_Init+0x21a>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	69db      	ldr	r3, [r3, #28]
 8005a5c:	2b20      	cmp	r3, #32
 8005a5e:	d010      	beq.n	8005a82 <HAL_SPI_Init+0x21a>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	69db      	ldr	r3, [r3, #28]
 8005a64:	2b28      	cmp	r3, #40	@ 0x28
 8005a66:	d00c      	beq.n	8005a82 <HAL_SPI_Init+0x21a>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	69db      	ldr	r3, [r3, #28]
 8005a6c:	2b30      	cmp	r3, #48	@ 0x30
 8005a6e:	d008      	beq.n	8005a82 <HAL_SPI_Init+0x21a>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	69db      	ldr	r3, [r3, #28]
 8005a74:	2b38      	cmp	r3, #56	@ 0x38
 8005a76:	d004      	beq.n	8005a82 <HAL_SPI_Init+0x21a>
 8005a78:	f240 1173 	movw	r1, #371	@ 0x173
 8005a7c:	4838      	ldr	r0, [pc, #224]	@ (8005b60 <HAL_SPI_Init+0x2f8>)
 8005a7e:	f7fa ffd3 	bl	8000a28 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d106      	bne.n	8005aae <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f7fa fffd 	bl	8000aa8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2202      	movs	r2, #2
 8005ab2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ac4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ae0:	431a      	orrs	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	f003 0302 	and.w	r3, r3, #2
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	695b      	ldr	r3, [r3, #20]
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	431a      	orrs	r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	69db      	ldr	r3, [r3, #28]
 8005b04:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b08:	431a      	orrs	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b12:	ea42 0103 	orr.w	r1, r2, r3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	430a      	orrs	r2, r1
 8005b24:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	0c1a      	lsrs	r2, r3, #16
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f002 0204 	and.w	r2, r2, #4
 8005b34:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	69da      	ldr	r2, [r3, #28]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b44:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3708      	adds	r7, #8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	08009624 	.word	0x08009624

08005b64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e0a1      	b.n	8005cba <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a52      	ldr	r2, [pc, #328]	@ (8005cc4 <HAL_TIM_Base_Init+0x160>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d013      	beq.n	8005ba8 <HAL_TIM_Base_Init+0x44>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b88:	d00e      	beq.n	8005ba8 <HAL_TIM_Base_Init+0x44>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a4e      	ldr	r2, [pc, #312]	@ (8005cc8 <HAL_TIM_Base_Init+0x164>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d009      	beq.n	8005ba8 <HAL_TIM_Base_Init+0x44>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a4c      	ldr	r2, [pc, #304]	@ (8005ccc <HAL_TIM_Base_Init+0x168>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d004      	beq.n	8005ba8 <HAL_TIM_Base_Init+0x44>
 8005b9e:	f240 1113 	movw	r1, #275	@ 0x113
 8005ba2:	484b      	ldr	r0, [pc, #300]	@ (8005cd0 <HAL_TIM_Base_Init+0x16c>)
 8005ba4:	f7fa ff40 	bl	8000a28 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d014      	beq.n	8005bda <HAL_TIM_Base_Init+0x76>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	2b10      	cmp	r3, #16
 8005bb6:	d010      	beq.n	8005bda <HAL_TIM_Base_Init+0x76>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	2b20      	cmp	r3, #32
 8005bbe:	d00c      	beq.n	8005bda <HAL_TIM_Base_Init+0x76>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	2b40      	cmp	r3, #64	@ 0x40
 8005bc6:	d008      	beq.n	8005bda <HAL_TIM_Base_Init+0x76>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	2b60      	cmp	r3, #96	@ 0x60
 8005bce:	d004      	beq.n	8005bda <HAL_TIM_Base_Init+0x76>
 8005bd0:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8005bd4:	483e      	ldr	r0, [pc, #248]	@ (8005cd0 <HAL_TIM_Base_Init+0x16c>)
 8005bd6:	f7fa ff27 	bl	8000a28 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00e      	beq.n	8005c00 <HAL_TIM_Base_Init+0x9c>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	691b      	ldr	r3, [r3, #16]
 8005be6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bea:	d009      	beq.n	8005c00 <HAL_TIM_Base_Init+0x9c>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bf4:	d004      	beq.n	8005c00 <HAL_TIM_Base_Init+0x9c>
 8005bf6:	f240 1115 	movw	r1, #277	@ 0x115
 8005bfa:	4835      	ldr	r0, [pc, #212]	@ (8005cd0 <HAL_TIM_Base_Init+0x16c>)
 8005bfc:	f7fa ff14 	bl	8000a28 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d004      	beq.n	8005c12 <HAL_TIM_Base_Init+0xae>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c10:	d304      	bcc.n	8005c1c <HAL_TIM_Base_Init+0xb8>
 8005c12:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8005c16:	482e      	ldr	r0, [pc, #184]	@ (8005cd0 <HAL_TIM_Base_Init+0x16c>)
 8005c18:	f7fa ff06 	bl	8000a28 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	699b      	ldr	r3, [r3, #24]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d008      	beq.n	8005c36 <HAL_TIM_Base_Init+0xd2>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	2b80      	cmp	r3, #128	@ 0x80
 8005c2a:	d004      	beq.n	8005c36 <HAL_TIM_Base_Init+0xd2>
 8005c2c:	f240 1117 	movw	r1, #279	@ 0x117
 8005c30:	4827      	ldr	r0, [pc, #156]	@ (8005cd0 <HAL_TIM_Base_Init+0x16c>)
 8005c32:	f7fa fef9 	bl	8000a28 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f842 	bl	8005cd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	3304      	adds	r3, #4
 8005c60:	4619      	mov	r1, r3
 8005c62:	4610      	mov	r0, r2
 8005c64:	f000 f9c0 	bl	8005fe8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3708      	adds	r7, #8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	40012c00 	.word	0x40012c00
 8005cc8:	40000400 	.word	0x40000400
 8005ccc:	40000800 	.word	0x40000800
 8005cd0:	0800965c 	.word	0x0800965c

08005cd4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bc80      	pop	{r7}
 8005ce4:	4770      	bx	lr
	...

08005ce8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a2e      	ldr	r2, [pc, #184]	@ (8005db0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d013      	beq.n	8005d22 <HAL_TIM_Base_Start_IT+0x3a>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d02:	d00e      	beq.n	8005d22 <HAL_TIM_Base_Start_IT+0x3a>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a2a      	ldr	r2, [pc, #168]	@ (8005db4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d009      	beq.n	8005d22 <HAL_TIM_Base_Start_IT+0x3a>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a29      	ldr	r2, [pc, #164]	@ (8005db8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d004      	beq.n	8005d22 <HAL_TIM_Base_Start_IT+0x3a>
 8005d18:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8005d1c:	4827      	ldr	r0, [pc, #156]	@ (8005dbc <HAL_TIM_Base_Start_IT+0xd4>)
 8005d1e:	f7fa fe83 	bl	8000a28 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d001      	beq.n	8005d32 <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e03a      	b.n	8005da8 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2202      	movs	r2, #2
 8005d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68da      	ldr	r2, [r3, #12]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f042 0201 	orr.w	r2, r2, #1
 8005d48:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a18      	ldr	r2, [pc, #96]	@ (8005db0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d00e      	beq.n	8005d72 <HAL_TIM_Base_Start_IT+0x8a>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d5c:	d009      	beq.n	8005d72 <HAL_TIM_Base_Start_IT+0x8a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a14      	ldr	r2, [pc, #80]	@ (8005db4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d004      	beq.n	8005d72 <HAL_TIM_Base_Start_IT+0x8a>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a12      	ldr	r2, [pc, #72]	@ (8005db8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d111      	bne.n	8005d96 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f003 0307 	and.w	r3, r3, #7
 8005d7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2b06      	cmp	r3, #6
 8005d82:	d010      	beq.n	8005da6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f042 0201 	orr.w	r2, r2, #1
 8005d92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d94:	e007      	b.n	8005da6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f042 0201 	orr.w	r2, r2, #1
 8005da4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3710      	adds	r7, #16
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	40012c00 	.word	0x40012c00
 8005db4:	40000400 	.word	0x40000400
 8005db8:	40000800 	.word	0x40000800
 8005dbc:	0800965c 	.word	0x0800965c

08005dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	f003 0302 	and.w	r3, r3, #2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d020      	beq.n	8005e24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f003 0302 	and.w	r3, r3, #2
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d01b      	beq.n	8005e24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f06f 0202 	mvn.w	r2, #2
 8005df4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	f003 0303 	and.w	r3, r3, #3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d003      	beq.n	8005e12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 f8d1 	bl	8005fb2 <HAL_TIM_IC_CaptureCallback>
 8005e10:	e005      	b.n	8005e1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f8c4 	bl	8005fa0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 f8d3 	bl	8005fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	f003 0304 	and.w	r3, r3, #4
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d020      	beq.n	8005e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d01b      	beq.n	8005e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f06f 0204 	mvn.w	r2, #4
 8005e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2202      	movs	r2, #2
 8005e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699b      	ldr	r3, [r3, #24]
 8005e4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 f8ab 	bl	8005fb2 <HAL_TIM_IC_CaptureCallback>
 8005e5c:	e005      	b.n	8005e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 f89e 	bl	8005fa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 f8ad 	bl	8005fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	f003 0308 	and.w	r3, r3, #8
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d020      	beq.n	8005ebc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f003 0308 	and.w	r3, r3, #8
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d01b      	beq.n	8005ebc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f06f 0208 	mvn.w	r2, #8
 8005e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2204      	movs	r2, #4
 8005e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	69db      	ldr	r3, [r3, #28]
 8005e9a:	f003 0303 	and.w	r3, r3, #3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d003      	beq.n	8005eaa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 f885 	bl	8005fb2 <HAL_TIM_IC_CaptureCallback>
 8005ea8:	e005      	b.n	8005eb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 f878 	bl	8005fa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 f887 	bl	8005fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	f003 0310 	and.w	r3, r3, #16
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d020      	beq.n	8005f08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f003 0310 	and.w	r3, r3, #16
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d01b      	beq.n	8005f08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f06f 0210 	mvn.w	r2, #16
 8005ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2208      	movs	r2, #8
 8005ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	69db      	ldr	r3, [r3, #28]
 8005ee6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d003      	beq.n	8005ef6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f85f 	bl	8005fb2 <HAL_TIM_IC_CaptureCallback>
 8005ef4:	e005      	b.n	8005f02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f852 	bl	8005fa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f000 f861 	bl	8005fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	f003 0301 	and.w	r3, r3, #1
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00c      	beq.n	8005f2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d007      	beq.n	8005f2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f06f 0201 	mvn.w	r2, #1
 8005f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f7fa fd66 	bl	80009f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00c      	beq.n	8005f50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d007      	beq.n	8005f50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f8c3 	bl	80060d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00c      	beq.n	8005f74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d007      	beq.n	8005f74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 f831 	bl	8005fd6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f003 0320 	and.w	r3, r3, #32
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00c      	beq.n	8005f98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f003 0320 	and.w	r3, r3, #32
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d007      	beq.n	8005f98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f06f 0220 	mvn.w	r2, #32
 8005f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 f896 	bl	80060c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f98:	bf00      	nop
 8005f9a:	3710      	adds	r7, #16
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bc80      	pop	{r7}
 8005fb0:	4770      	bx	lr

08005fb2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005fb2:	b480      	push	{r7}
 8005fb4:	b083      	sub	sp, #12
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005fba:	bf00      	nop
 8005fbc:	370c      	adds	r7, #12
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bc80      	pop	{r7}
 8005fc2:	4770      	bx	lr

08005fc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fcc:	bf00      	nop
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bc80      	pop	{r7}
 8005fd4:	4770      	bx	lr

08005fd6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	b083      	sub	sp, #12
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fde:	bf00      	nop
 8005fe0:	370c      	adds	r7, #12
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr

08005fe8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a2f      	ldr	r2, [pc, #188]	@ (80060b8 <TIM_Base_SetConfig+0xd0>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d00b      	beq.n	8006018 <TIM_Base_SetConfig+0x30>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006006:	d007      	beq.n	8006018 <TIM_Base_SetConfig+0x30>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a2c      	ldr	r2, [pc, #176]	@ (80060bc <TIM_Base_SetConfig+0xd4>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d003      	beq.n	8006018 <TIM_Base_SetConfig+0x30>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a2b      	ldr	r2, [pc, #172]	@ (80060c0 <TIM_Base_SetConfig+0xd8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d108      	bne.n	800602a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800601e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	4313      	orrs	r3, r2
 8006028:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a22      	ldr	r2, [pc, #136]	@ (80060b8 <TIM_Base_SetConfig+0xd0>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d00b      	beq.n	800604a <TIM_Base_SetConfig+0x62>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006038:	d007      	beq.n	800604a <TIM_Base_SetConfig+0x62>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a1f      	ldr	r2, [pc, #124]	@ (80060bc <TIM_Base_SetConfig+0xd4>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d003      	beq.n	800604a <TIM_Base_SetConfig+0x62>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a1e      	ldr	r2, [pc, #120]	@ (80060c0 <TIM_Base_SetConfig+0xd8>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d108      	bne.n	800605c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006050:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	68fa      	ldr	r2, [r7, #12]
 8006058:	4313      	orrs	r3, r2
 800605a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	695b      	ldr	r3, [r3, #20]
 8006066:	4313      	orrs	r3, r2
 8006068:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	689a      	ldr	r2, [r3, #8]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a0d      	ldr	r2, [pc, #52]	@ (80060b8 <TIM_Base_SetConfig+0xd0>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d103      	bne.n	8006090 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	691a      	ldr	r2, [r3, #16]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	691b      	ldr	r3, [r3, #16]
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d005      	beq.n	80060ae <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	f023 0201 	bic.w	r2, r3, #1
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	611a      	str	r2, [r3, #16]
  }
}
 80060ae:	bf00      	nop
 80060b0:	3714      	adds	r7, #20
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bc80      	pop	{r7}
 80060b6:	4770      	bx	lr
 80060b8:	40012c00 	.word	0x40012c00
 80060bc:	40000400 	.word	0x40000400
 80060c0:	40000800 	.word	0x40000800

080060c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bc80      	pop	{r7}
 80060d4:	4770      	bx	lr

080060d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060d6:	b480      	push	{r7}
 80060d8:	b083      	sub	sp, #12
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060de:	bf00      	nop
 80060e0:	370c      	adds	r7, #12
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bc80      	pop	{r7}
 80060e6:	4770      	bx	lr

080060e8 <__NVIC_SetPriority>:
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	4603      	mov	r3, r0
 80060f0:	6039      	str	r1, [r7, #0]
 80060f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	db0a      	blt.n	8006112 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	b2da      	uxtb	r2, r3
 8006100:	490c      	ldr	r1, [pc, #48]	@ (8006134 <__NVIC_SetPriority+0x4c>)
 8006102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006106:	0112      	lsls	r2, r2, #4
 8006108:	b2d2      	uxtb	r2, r2
 800610a:	440b      	add	r3, r1
 800610c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006110:	e00a      	b.n	8006128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	b2da      	uxtb	r2, r3
 8006116:	4908      	ldr	r1, [pc, #32]	@ (8006138 <__NVIC_SetPriority+0x50>)
 8006118:	79fb      	ldrb	r3, [r7, #7]
 800611a:	f003 030f 	and.w	r3, r3, #15
 800611e:	3b04      	subs	r3, #4
 8006120:	0112      	lsls	r2, r2, #4
 8006122:	b2d2      	uxtb	r2, r2
 8006124:	440b      	add	r3, r1
 8006126:	761a      	strb	r2, [r3, #24]
}
 8006128:	bf00      	nop
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	bc80      	pop	{r7}
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	e000e100 	.word	0xe000e100
 8006138:	e000ed00 	.word	0xe000ed00

0800613c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800613c:	b580      	push	{r7, lr}
 800613e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006140:	4b05      	ldr	r3, [pc, #20]	@ (8006158 <SysTick_Handler+0x1c>)
 8006142:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006144:	f001 ffa0 	bl	8008088 <xTaskGetSchedulerState>
 8006148:	4603      	mov	r3, r0
 800614a:	2b01      	cmp	r3, #1
 800614c:	d001      	beq.n	8006152 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800614e:	f002 fe43 	bl	8008dd8 <xPortSysTickHandler>
  }
}
 8006152:	bf00      	nop
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	e000e010 	.word	0xe000e010

0800615c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800615c:	b580      	push	{r7, lr}
 800615e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006160:	2100      	movs	r1, #0
 8006162:	f06f 0004 	mvn.w	r0, #4
 8006166:	f7ff ffbf 	bl	80060e8 <__NVIC_SetPriority>
#endif
}
 800616a:	bf00      	nop
 800616c:	bd80      	pop	{r7, pc}
	...

08006170 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006176:	f3ef 8305 	mrs	r3, IPSR
 800617a:	603b      	str	r3, [r7, #0]
  return(result);
 800617c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006182:	f06f 0305 	mvn.w	r3, #5
 8006186:	607b      	str	r3, [r7, #4]
 8006188:	e00c      	b.n	80061a4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800618a:	4b09      	ldr	r3, [pc, #36]	@ (80061b0 <osKernelInitialize+0x40>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d105      	bne.n	800619e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006192:	4b07      	ldr	r3, [pc, #28]	@ (80061b0 <osKernelInitialize+0x40>)
 8006194:	2201      	movs	r2, #1
 8006196:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006198:	2300      	movs	r3, #0
 800619a:	607b      	str	r3, [r7, #4]
 800619c:	e002      	b.n	80061a4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800619e:	f04f 33ff 	mov.w	r3, #4294967295
 80061a2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80061a4:	687b      	ldr	r3, [r7, #4]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bc80      	pop	{r7}
 80061ae:	4770      	bx	lr
 80061b0:	20000688 	.word	0x20000688

080061b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b082      	sub	sp, #8
 80061b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061ba:	f3ef 8305 	mrs	r3, IPSR
 80061be:	603b      	str	r3, [r7, #0]
  return(result);
 80061c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80061c6:	f06f 0305 	mvn.w	r3, #5
 80061ca:	607b      	str	r3, [r7, #4]
 80061cc:	e010      	b.n	80061f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80061ce:	4b0b      	ldr	r3, [pc, #44]	@ (80061fc <osKernelStart+0x48>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d109      	bne.n	80061ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80061d6:	f7ff ffc1 	bl	800615c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80061da:	4b08      	ldr	r3, [pc, #32]	@ (80061fc <osKernelStart+0x48>)
 80061dc:	2202      	movs	r2, #2
 80061de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80061e0:	f001 faf2 	bl	80077c8 <vTaskStartScheduler>
      stat = osOK;
 80061e4:	2300      	movs	r3, #0
 80061e6:	607b      	str	r3, [r7, #4]
 80061e8:	e002      	b.n	80061f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80061ea:	f04f 33ff 	mov.w	r3, #4294967295
 80061ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80061f0:	687b      	ldr	r3, [r7, #4]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3708      	adds	r7, #8
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	20000688 	.word	0x20000688

08006200 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006200:	b580      	push	{r7, lr}
 8006202:	b08e      	sub	sp, #56	@ 0x38
 8006204:	af04      	add	r7, sp, #16
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800620c:	2300      	movs	r3, #0
 800620e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006210:	f3ef 8305 	mrs	r3, IPSR
 8006214:	617b      	str	r3, [r7, #20]
  return(result);
 8006216:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006218:	2b00      	cmp	r3, #0
 800621a:	d17e      	bne.n	800631a <osThreadNew+0x11a>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d07b      	beq.n	800631a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006222:	2380      	movs	r3, #128	@ 0x80
 8006224:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006226:	2318      	movs	r3, #24
 8006228:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800622a:	2300      	movs	r3, #0
 800622c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800622e:	f04f 33ff 	mov.w	r3, #4294967295
 8006232:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d045      	beq.n	80062c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d002      	beq.n	8006248 <osThreadNew+0x48>
        name = attr->name;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	699b      	ldr	r3, [r3, #24]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	699b      	ldr	r3, [r3, #24]
 8006254:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d008      	beq.n	800626e <osThreadNew+0x6e>
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	2b38      	cmp	r3, #56	@ 0x38
 8006260:	d805      	bhi.n	800626e <osThreadNew+0x6e>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f003 0301 	and.w	r3, r3, #1
 800626a:	2b00      	cmp	r3, #0
 800626c:	d001      	beq.n	8006272 <osThreadNew+0x72>
        return (NULL);
 800626e:	2300      	movs	r3, #0
 8006270:	e054      	b.n	800631c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d003      	beq.n	8006282 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	089b      	lsrs	r3, r3, #2
 8006280:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00e      	beq.n	80062a8 <osThreadNew+0xa8>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006290:	d90a      	bls.n	80062a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006296:	2b00      	cmp	r3, #0
 8006298:	d006      	beq.n	80062a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d002      	beq.n	80062a8 <osThreadNew+0xa8>
        mem = 1;
 80062a2:	2301      	movs	r3, #1
 80062a4:	61bb      	str	r3, [r7, #24]
 80062a6:	e010      	b.n	80062ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d10c      	bne.n	80062ca <osThreadNew+0xca>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d108      	bne.n	80062ca <osThreadNew+0xca>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	691b      	ldr	r3, [r3, #16]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d104      	bne.n	80062ca <osThreadNew+0xca>
          mem = 0;
 80062c0:	2300      	movs	r3, #0
 80062c2:	61bb      	str	r3, [r7, #24]
 80062c4:	e001      	b.n	80062ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80062c6:	2300      	movs	r3, #0
 80062c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d110      	bne.n	80062f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80062d8:	9202      	str	r2, [sp, #8]
 80062da:	9301      	str	r3, [sp, #4]
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	6a3a      	ldr	r2, [r7, #32]
 80062e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f001 f806 	bl	80072f8 <xTaskCreateStatic>
 80062ec:	4603      	mov	r3, r0
 80062ee:	613b      	str	r3, [r7, #16]
 80062f0:	e013      	b.n	800631a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d110      	bne.n	800631a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80062f8:	6a3b      	ldr	r3, [r7, #32]
 80062fa:	b29a      	uxth	r2, r3
 80062fc:	f107 0310 	add.w	r3, r7, #16
 8006300:	9301      	str	r3, [sp, #4]
 8006302:	69fb      	ldr	r3, [r7, #28]
 8006304:	9300      	str	r3, [sp, #0]
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f001 f854 	bl	80073b8 <xTaskCreate>
 8006310:	4603      	mov	r3, r0
 8006312:	2b01      	cmp	r3, #1
 8006314:	d001      	beq.n	800631a <osThreadNew+0x11a>
            hTask = NULL;
 8006316:	2300      	movs	r3, #0
 8006318:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800631a:	693b      	ldr	r3, [r7, #16]
}
 800631c:	4618      	mov	r0, r3
 800631e:	3728      	adds	r7, #40	@ 0x28
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800632c:	f3ef 8305 	mrs	r3, IPSR
 8006330:	60bb      	str	r3, [r7, #8]
  return(result);
 8006332:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006334:	2b00      	cmp	r3, #0
 8006336:	d003      	beq.n	8006340 <osDelay+0x1c>
    stat = osErrorISR;
 8006338:	f06f 0305 	mvn.w	r3, #5
 800633c:	60fb      	str	r3, [r7, #12]
 800633e:	e007      	b.n	8006350 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006340:	2300      	movs	r3, #0
 8006342:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d002      	beq.n	8006350 <osDelay+0x2c>
      vTaskDelay(ticks);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f001 fa06 	bl	800775c <vTaskDelay>
    }
  }

  return (stat);
 8006350:	68fb      	ldr	r3, [r7, #12]
}
 8006352:	4618      	mov	r0, r3
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
	...

0800635c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800635c:	b480      	push	{r7}
 800635e:	b085      	sub	sp, #20
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	4a06      	ldr	r2, [pc, #24]	@ (8006384 <vApplicationGetIdleTaskMemory+0x28>)
 800636c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	4a05      	ldr	r2, [pc, #20]	@ (8006388 <vApplicationGetIdleTaskMemory+0x2c>)
 8006372:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2280      	movs	r2, #128	@ 0x80
 8006378:	601a      	str	r2, [r3, #0]
}
 800637a:	bf00      	nop
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	bc80      	pop	{r7}
 8006382:	4770      	bx	lr
 8006384:	2000068c 	.word	0x2000068c
 8006388:	20000734 	.word	0x20000734

0800638c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800638c:	b480      	push	{r7}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	4a07      	ldr	r2, [pc, #28]	@ (80063b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800639c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	4a06      	ldr	r2, [pc, #24]	@ (80063bc <vApplicationGetTimerTaskMemory+0x30>)
 80063a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80063aa:	601a      	str	r2, [r3, #0]
}
 80063ac:	bf00      	nop
 80063ae:	3714      	adds	r7, #20
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bc80      	pop	{r7}
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	20000934 	.word	0x20000934
 80063bc:	200009dc 	.word	0x200009dc

080063c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80063c0:	b480      	push	{r7}
 80063c2:	b083      	sub	sp, #12
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f103 0208 	add.w	r2, r3, #8
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f04f 32ff 	mov.w	r2, #4294967295
 80063d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f103 0208 	add.w	r2, r3, #8
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f103 0208 	add.w	r2, r3, #8
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80063f4:	bf00      	nop
 80063f6:	370c      	adds	r7, #12
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bc80      	pop	{r7}
 80063fc:	4770      	bx	lr

080063fe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80063fe:	b480      	push	{r7}
 8006400:	b083      	sub	sp, #12
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	bc80      	pop	{r7}
 8006414:	4770      	bx	lr

08006416 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006416:	b480      	push	{r7}
 8006418:	b085      	sub	sp, #20
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
 800641e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	689a      	ldr	r2, [r3, #8]
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	683a      	ldr	r2, [r7, #0]
 800643a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	683a      	ldr	r2, [r7, #0]
 8006440:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	1c5a      	adds	r2, r3, #1
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	601a      	str	r2, [r3, #0]
}
 8006452:	bf00      	nop
 8006454:	3714      	adds	r7, #20
 8006456:	46bd      	mov	sp, r7
 8006458:	bc80      	pop	{r7}
 800645a:	4770      	bx	lr

0800645c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006472:	d103      	bne.n	800647c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	60fb      	str	r3, [r7, #12]
 800647a:	e00c      	b.n	8006496 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	3308      	adds	r3, #8
 8006480:	60fb      	str	r3, [r7, #12]
 8006482:	e002      	b.n	800648a <vListInsert+0x2e>
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	60fb      	str	r3, [r7, #12]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68ba      	ldr	r2, [r7, #8]
 8006492:	429a      	cmp	r2, r3
 8006494:	d2f6      	bcs.n	8006484 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	1c5a      	adds	r2, r3, #1
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	601a      	str	r2, [r3, #0]
}
 80064c2:	bf00      	nop
 80064c4:	3714      	adds	r7, #20
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bc80      	pop	{r7}
 80064ca:	4770      	bx	lr

080064cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	6892      	ldr	r2, [r2, #8]
 80064e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6852      	ldr	r2, [r2, #4]
 80064ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d103      	bne.n	8006500 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689a      	ldr	r2, [r3, #8]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	1e5a      	subs	r2, r3, #1
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
}
 8006514:	4618      	mov	r0, r3
 8006516:	3714      	adds	r7, #20
 8006518:	46bd      	mov	sp, r7
 800651a:	bc80      	pop	{r7}
 800651c:	4770      	bx	lr
	...

08006520 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d10b      	bne.n	800654c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006538:	f383 8811 	msr	BASEPRI, r3
 800653c:	f3bf 8f6f 	isb	sy
 8006540:	f3bf 8f4f 	dsb	sy
 8006544:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006546:	bf00      	nop
 8006548:	bf00      	nop
 800654a:	e7fd      	b.n	8006548 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800654c:	f002 fbc6 	bl	8008cdc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006558:	68f9      	ldr	r1, [r7, #12]
 800655a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800655c:	fb01 f303 	mul.w	r3, r1, r3
 8006560:	441a      	add	r2, r3
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800657c:	3b01      	subs	r3, #1
 800657e:	68f9      	ldr	r1, [r7, #12]
 8006580:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006582:	fb01 f303 	mul.w	r3, r1, r3
 8006586:	441a      	add	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	22ff      	movs	r2, #255	@ 0xff
 8006590:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	22ff      	movs	r2, #255	@ 0xff
 8006598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d114      	bne.n	80065cc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d01a      	beq.n	80065e0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	3310      	adds	r3, #16
 80065ae:	4618      	mov	r0, r3
 80065b0:	f001 fba4 	bl	8007cfc <xTaskRemoveFromEventList>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d012      	beq.n	80065e0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80065ba:	4b0d      	ldr	r3, [pc, #52]	@ (80065f0 <xQueueGenericReset+0xd0>)
 80065bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065c0:	601a      	str	r2, [r3, #0]
 80065c2:	f3bf 8f4f 	dsb	sy
 80065c6:	f3bf 8f6f 	isb	sy
 80065ca:	e009      	b.n	80065e0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	3310      	adds	r3, #16
 80065d0:	4618      	mov	r0, r3
 80065d2:	f7ff fef5 	bl	80063c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	3324      	adds	r3, #36	@ 0x24
 80065da:	4618      	mov	r0, r3
 80065dc:	f7ff fef0 	bl	80063c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80065e0:	f002 fbac 	bl	8008d3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80065e4:	2301      	movs	r3, #1
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	e000ed04 	.word	0xe000ed04

080065f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08e      	sub	sp, #56	@ 0x38
 80065f8:	af02      	add	r7, sp, #8
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d10b      	bne.n	8006620 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800660c:	f383 8811 	msr	BASEPRI, r3
 8006610:	f3bf 8f6f 	isb	sy
 8006614:	f3bf 8f4f 	dsb	sy
 8006618:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800661a:	bf00      	nop
 800661c:	bf00      	nop
 800661e:	e7fd      	b.n	800661c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d10b      	bne.n	800663e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800662a:	f383 8811 	msr	BASEPRI, r3
 800662e:	f3bf 8f6f 	isb	sy
 8006632:	f3bf 8f4f 	dsb	sy
 8006636:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006638:	bf00      	nop
 800663a:	bf00      	nop
 800663c:	e7fd      	b.n	800663a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d002      	beq.n	800664a <xQueueGenericCreateStatic+0x56>
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <xQueueGenericCreateStatic+0x5a>
 800664a:	2301      	movs	r3, #1
 800664c:	e000      	b.n	8006650 <xQueueGenericCreateStatic+0x5c>
 800664e:	2300      	movs	r3, #0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10b      	bne.n	800666c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006658:	f383 8811 	msr	BASEPRI, r3
 800665c:	f3bf 8f6f 	isb	sy
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	623b      	str	r3, [r7, #32]
}
 8006666:	bf00      	nop
 8006668:	bf00      	nop
 800666a:	e7fd      	b.n	8006668 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d102      	bne.n	8006678 <xQueueGenericCreateStatic+0x84>
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d101      	bne.n	800667c <xQueueGenericCreateStatic+0x88>
 8006678:	2301      	movs	r3, #1
 800667a:	e000      	b.n	800667e <xQueueGenericCreateStatic+0x8a>
 800667c:	2300      	movs	r3, #0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10b      	bne.n	800669a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006686:	f383 8811 	msr	BASEPRI, r3
 800668a:	f3bf 8f6f 	isb	sy
 800668e:	f3bf 8f4f 	dsb	sy
 8006692:	61fb      	str	r3, [r7, #28]
}
 8006694:	bf00      	nop
 8006696:	bf00      	nop
 8006698:	e7fd      	b.n	8006696 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800669a:	2350      	movs	r3, #80	@ 0x50
 800669c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	2b50      	cmp	r3, #80	@ 0x50
 80066a2:	d00b      	beq.n	80066bc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80066a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a8:	f383 8811 	msr	BASEPRI, r3
 80066ac:	f3bf 8f6f 	isb	sy
 80066b0:	f3bf 8f4f 	dsb	sy
 80066b4:	61bb      	str	r3, [r7, #24]
}
 80066b6:	bf00      	nop
 80066b8:	bf00      	nop
 80066ba:	e7fd      	b.n	80066b8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80066bc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80066c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d00d      	beq.n	80066e4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80066c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80066d0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80066d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	4613      	mov	r3, r2
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	68b9      	ldr	r1, [r7, #8]
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f000 f840 	bl	8006764 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80066e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3730      	adds	r7, #48	@ 0x30
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b08a      	sub	sp, #40	@ 0x28
 80066f2:	af02      	add	r7, sp, #8
 80066f4:	60f8      	str	r0, [r7, #12]
 80066f6:	60b9      	str	r1, [r7, #8]
 80066f8:	4613      	mov	r3, r2
 80066fa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10b      	bne.n	800671a <xQueueGenericCreate+0x2c>
	__asm volatile
 8006702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	613b      	str	r3, [r7, #16]
}
 8006714:	bf00      	nop
 8006716:	bf00      	nop
 8006718:	e7fd      	b.n	8006716 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	68ba      	ldr	r2, [r7, #8]
 800671e:	fb02 f303 	mul.w	r3, r2, r3
 8006722:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	3350      	adds	r3, #80	@ 0x50
 8006728:	4618      	mov	r0, r3
 800672a:	f002 fbd9 	bl	8008ee0 <pvPortMalloc>
 800672e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d011      	beq.n	800675a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006736:	69bb      	ldr	r3, [r7, #24]
 8006738:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	3350      	adds	r3, #80	@ 0x50
 800673e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006748:	79fa      	ldrb	r2, [r7, #7]
 800674a:	69bb      	ldr	r3, [r7, #24]
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	4613      	mov	r3, r2
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	68b9      	ldr	r1, [r7, #8]
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f000 f805 	bl	8006764 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800675a:	69bb      	ldr	r3, [r7, #24]
	}
 800675c:	4618      	mov	r0, r3
 800675e:	3720      	adds	r7, #32
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	607a      	str	r2, [r7, #4]
 8006770:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d103      	bne.n	8006780 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	69ba      	ldr	r2, [r7, #24]
 800677c:	601a      	str	r2, [r3, #0]
 800677e:	e002      	b.n	8006786 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	68fa      	ldr	r2, [r7, #12]
 800678a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	68ba      	ldr	r2, [r7, #8]
 8006790:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006792:	2101      	movs	r1, #1
 8006794:	69b8      	ldr	r0, [r7, #24]
 8006796:	f7ff fec3 	bl	8006520 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	78fa      	ldrb	r2, [r7, #3]
 800679e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80067a2:	bf00      	nop
 80067a4:	3710      	adds	r7, #16
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
	...

080067ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b08e      	sub	sp, #56	@ 0x38
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
 80067b6:	607a      	str	r2, [r7, #4]
 80067b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80067ba:	2300      	movs	r3, #0
 80067bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80067c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d10b      	bne.n	80067e0 <xQueueGenericSend+0x34>
	__asm volatile
 80067c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067cc:	f383 8811 	msr	BASEPRI, r3
 80067d0:	f3bf 8f6f 	isb	sy
 80067d4:	f3bf 8f4f 	dsb	sy
 80067d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80067da:	bf00      	nop
 80067dc:	bf00      	nop
 80067de:	e7fd      	b.n	80067dc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d103      	bne.n	80067ee <xQueueGenericSend+0x42>
 80067e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <xQueueGenericSend+0x46>
 80067ee:	2301      	movs	r3, #1
 80067f0:	e000      	b.n	80067f4 <xQueueGenericSend+0x48>
 80067f2:	2300      	movs	r3, #0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10b      	bne.n	8006810 <xQueueGenericSend+0x64>
	__asm volatile
 80067f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067fc:	f383 8811 	msr	BASEPRI, r3
 8006800:	f3bf 8f6f 	isb	sy
 8006804:	f3bf 8f4f 	dsb	sy
 8006808:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800680a:	bf00      	nop
 800680c:	bf00      	nop
 800680e:	e7fd      	b.n	800680c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	2b02      	cmp	r3, #2
 8006814:	d103      	bne.n	800681e <xQueueGenericSend+0x72>
 8006816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800681a:	2b01      	cmp	r3, #1
 800681c:	d101      	bne.n	8006822 <xQueueGenericSend+0x76>
 800681e:	2301      	movs	r3, #1
 8006820:	e000      	b.n	8006824 <xQueueGenericSend+0x78>
 8006822:	2300      	movs	r3, #0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d10b      	bne.n	8006840 <xQueueGenericSend+0x94>
	__asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	623b      	str	r3, [r7, #32]
}
 800683a:	bf00      	nop
 800683c:	bf00      	nop
 800683e:	e7fd      	b.n	800683c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006840:	f001 fc22 	bl	8008088 <xTaskGetSchedulerState>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d102      	bne.n	8006850 <xQueueGenericSend+0xa4>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d101      	bne.n	8006854 <xQueueGenericSend+0xa8>
 8006850:	2301      	movs	r3, #1
 8006852:	e000      	b.n	8006856 <xQueueGenericSend+0xaa>
 8006854:	2300      	movs	r3, #0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d10b      	bne.n	8006872 <xQueueGenericSend+0xc6>
	__asm volatile
 800685a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800685e:	f383 8811 	msr	BASEPRI, r3
 8006862:	f3bf 8f6f 	isb	sy
 8006866:	f3bf 8f4f 	dsb	sy
 800686a:	61fb      	str	r3, [r7, #28]
}
 800686c:	bf00      	nop
 800686e:	bf00      	nop
 8006870:	e7fd      	b.n	800686e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006872:	f002 fa33 	bl	8008cdc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006878:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800687a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800687e:	429a      	cmp	r2, r3
 8006880:	d302      	bcc.n	8006888 <xQueueGenericSend+0xdc>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b02      	cmp	r3, #2
 8006886:	d129      	bne.n	80068dc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006888:	683a      	ldr	r2, [r7, #0]
 800688a:	68b9      	ldr	r1, [r7, #8]
 800688c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800688e:	f000 fbc6 	bl	800701e <prvCopyDataToQueue>
 8006892:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006898:	2b00      	cmp	r3, #0
 800689a:	d010      	beq.n	80068be <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800689c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689e:	3324      	adds	r3, #36	@ 0x24
 80068a0:	4618      	mov	r0, r3
 80068a2:	f001 fa2b 	bl	8007cfc <xTaskRemoveFromEventList>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d013      	beq.n	80068d4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80068ac:	4b3f      	ldr	r3, [pc, #252]	@ (80069ac <xQueueGenericSend+0x200>)
 80068ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068b2:	601a      	str	r2, [r3, #0]
 80068b4:	f3bf 8f4f 	dsb	sy
 80068b8:	f3bf 8f6f 	isb	sy
 80068bc:	e00a      	b.n	80068d4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80068be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d007      	beq.n	80068d4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80068c4:	4b39      	ldr	r3, [pc, #228]	@ (80069ac <xQueueGenericSend+0x200>)
 80068c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068ca:	601a      	str	r2, [r3, #0]
 80068cc:	f3bf 8f4f 	dsb	sy
 80068d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80068d4:	f002 fa32 	bl	8008d3c <vPortExitCritical>
				return pdPASS;
 80068d8:	2301      	movs	r3, #1
 80068da:	e063      	b.n	80069a4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d103      	bne.n	80068ea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80068e2:	f002 fa2b 	bl	8008d3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80068e6:	2300      	movs	r3, #0
 80068e8:	e05c      	b.n	80069a4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d106      	bne.n	80068fe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068f0:	f107 0314 	add.w	r3, r7, #20
 80068f4:	4618      	mov	r0, r3
 80068f6:	f001 fa65 	bl	8007dc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068fa:	2301      	movs	r3, #1
 80068fc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068fe:	f002 fa1d 	bl	8008d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006902:	f000 ffd1 	bl	80078a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006906:	f002 f9e9 	bl	8008cdc <vPortEnterCritical>
 800690a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800690c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006910:	b25b      	sxtb	r3, r3
 8006912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006916:	d103      	bne.n	8006920 <xQueueGenericSend+0x174>
 8006918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800691a:	2200      	movs	r2, #0
 800691c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006922:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006926:	b25b      	sxtb	r3, r3
 8006928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800692c:	d103      	bne.n	8006936 <xQueueGenericSend+0x18a>
 800692e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006930:	2200      	movs	r2, #0
 8006932:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006936:	f002 fa01 	bl	8008d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800693a:	1d3a      	adds	r2, r7, #4
 800693c:	f107 0314 	add.w	r3, r7, #20
 8006940:	4611      	mov	r1, r2
 8006942:	4618      	mov	r0, r3
 8006944:	f001 fa54 	bl	8007df0 <xTaskCheckForTimeOut>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d124      	bne.n	8006998 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800694e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006950:	f000 fc5d 	bl	800720e <prvIsQueueFull>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d018      	beq.n	800698c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800695a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695c:	3310      	adds	r3, #16
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	4611      	mov	r1, r2
 8006962:	4618      	mov	r0, r3
 8006964:	f001 f978 	bl	8007c58 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006968:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800696a:	f000 fbe8 	bl	800713e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800696e:	f000 ffa9 	bl	80078c4 <xTaskResumeAll>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	f47f af7c 	bne.w	8006872 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800697a:	4b0c      	ldr	r3, [pc, #48]	@ (80069ac <xQueueGenericSend+0x200>)
 800697c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006980:	601a      	str	r2, [r3, #0]
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	e772      	b.n	8006872 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800698c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800698e:	f000 fbd6 	bl	800713e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006992:	f000 ff97 	bl	80078c4 <xTaskResumeAll>
 8006996:	e76c      	b.n	8006872 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006998:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800699a:	f000 fbd0 	bl	800713e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800699e:	f000 ff91 	bl	80078c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80069a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3738      	adds	r7, #56	@ 0x38
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	e000ed04 	.word	0xe000ed04

080069b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b090      	sub	sp, #64	@ 0x40
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
 80069bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80069c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d10b      	bne.n	80069e0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80069c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069cc:	f383 8811 	msr	BASEPRI, r3
 80069d0:	f3bf 8f6f 	isb	sy
 80069d4:	f3bf 8f4f 	dsb	sy
 80069d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80069da:	bf00      	nop
 80069dc:	bf00      	nop
 80069de:	e7fd      	b.n	80069dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d103      	bne.n	80069ee <xQueueGenericSendFromISR+0x3e>
 80069e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d101      	bne.n	80069f2 <xQueueGenericSendFromISR+0x42>
 80069ee:	2301      	movs	r3, #1
 80069f0:	e000      	b.n	80069f4 <xQueueGenericSendFromISR+0x44>
 80069f2:	2300      	movs	r3, #0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d10b      	bne.n	8006a10 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80069f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fc:	f383 8811 	msr	BASEPRI, r3
 8006a00:	f3bf 8f6f 	isb	sy
 8006a04:	f3bf 8f4f 	dsb	sy
 8006a08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006a0a:	bf00      	nop
 8006a0c:	bf00      	nop
 8006a0e:	e7fd      	b.n	8006a0c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d103      	bne.n	8006a1e <xQueueGenericSendFromISR+0x6e>
 8006a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d101      	bne.n	8006a22 <xQueueGenericSendFromISR+0x72>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e000      	b.n	8006a24 <xQueueGenericSendFromISR+0x74>
 8006a22:	2300      	movs	r3, #0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10b      	bne.n	8006a40 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2c:	f383 8811 	msr	BASEPRI, r3
 8006a30:	f3bf 8f6f 	isb	sy
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	623b      	str	r3, [r7, #32]
}
 8006a3a:	bf00      	nop
 8006a3c:	bf00      	nop
 8006a3e:	e7fd      	b.n	8006a3c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a40:	f002 fa0e 	bl	8008e60 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006a44:	f3ef 8211 	mrs	r2, BASEPRI
 8006a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	61fa      	str	r2, [r7, #28]
 8006a5a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006a5c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a5e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d302      	bcc.n	8006a72 <xQueueGenericSendFromISR+0xc2>
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d12f      	bne.n	8006ad2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a82:	683a      	ldr	r2, [r7, #0]
 8006a84:	68b9      	ldr	r1, [r7, #8]
 8006a86:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006a88:	f000 fac9 	bl	800701e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006a8c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a94:	d112      	bne.n	8006abc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d016      	beq.n	8006acc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa0:	3324      	adds	r3, #36	@ 0x24
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f001 f92a 	bl	8007cfc <xTaskRemoveFromEventList>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00e      	beq.n	8006acc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00b      	beq.n	8006acc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	601a      	str	r2, [r3, #0]
 8006aba:	e007      	b.n	8006acc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006abc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	b25a      	sxtb	r2, r3
 8006ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ac8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006acc:	2301      	movs	r3, #1
 8006ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006ad0:	e001      	b.n	8006ad6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006ae0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3740      	adds	r7, #64	@ 0x40
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b08e      	sub	sp, #56	@ 0x38
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10b      	bne.n	8006b18 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b04:	f383 8811 	msr	BASEPRI, r3
 8006b08:	f3bf 8f6f 	isb	sy
 8006b0c:	f3bf 8f4f 	dsb	sy
 8006b10:	623b      	str	r3, [r7, #32]
}
 8006b12:	bf00      	nop
 8006b14:	bf00      	nop
 8006b16:	e7fd      	b.n	8006b14 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00b      	beq.n	8006b38 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b24:	f383 8811 	msr	BASEPRI, r3
 8006b28:	f3bf 8f6f 	isb	sy
 8006b2c:	f3bf 8f4f 	dsb	sy
 8006b30:	61fb      	str	r3, [r7, #28]
}
 8006b32:	bf00      	nop
 8006b34:	bf00      	nop
 8006b36:	e7fd      	b.n	8006b34 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d103      	bne.n	8006b48 <xQueueGiveFromISR+0x5c>
 8006b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <xQueueGiveFromISR+0x60>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e000      	b.n	8006b4e <xQueueGiveFromISR+0x62>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d10b      	bne.n	8006b6a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	61bb      	str	r3, [r7, #24]
}
 8006b64:	bf00      	nop
 8006b66:	bf00      	nop
 8006b68:	e7fd      	b.n	8006b66 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b6a:	f002 f979 	bl	8008e60 <vPortValidateInterruptPriority>
	__asm volatile
 8006b6e:	f3ef 8211 	mrs	r2, BASEPRI
 8006b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	617a      	str	r2, [r7, #20]
 8006b84:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006b86:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b8e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d22b      	bcs.n	8006bf2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ba0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba6:	1c5a      	adds	r2, r3, #1
 8006ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006baa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006bac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb4:	d112      	bne.n	8006bdc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d016      	beq.n	8006bec <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc0:	3324      	adds	r3, #36	@ 0x24
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f001 f89a 	bl	8007cfc <xTaskRemoveFromEventList>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00e      	beq.n	8006bec <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d00b      	beq.n	8006bec <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	e007      	b.n	8006bec <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006be0:	3301      	adds	r3, #1
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	b25a      	sxtb	r2, r3
 8006be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006bec:	2301      	movs	r3, #1
 8006bee:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bf0:	e001      	b.n	8006bf6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f383 8811 	msr	BASEPRI, r3
}
 8006c00:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3738      	adds	r7, #56	@ 0x38
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b08c      	sub	sp, #48	@ 0x30
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10b      	bne.n	8006c3e <xQueueReceive+0x32>
	__asm volatile
 8006c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2a:	f383 8811 	msr	BASEPRI, r3
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	623b      	str	r3, [r7, #32]
}
 8006c38:	bf00      	nop
 8006c3a:	bf00      	nop
 8006c3c:	e7fd      	b.n	8006c3a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d103      	bne.n	8006c4c <xQueueReceive+0x40>
 8006c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <xQueueReceive+0x44>
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e000      	b.n	8006c52 <xQueueReceive+0x46>
 8006c50:	2300      	movs	r3, #0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d10b      	bne.n	8006c6e <xQueueReceive+0x62>
	__asm volatile
 8006c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c5a:	f383 8811 	msr	BASEPRI, r3
 8006c5e:	f3bf 8f6f 	isb	sy
 8006c62:	f3bf 8f4f 	dsb	sy
 8006c66:	61fb      	str	r3, [r7, #28]
}
 8006c68:	bf00      	nop
 8006c6a:	bf00      	nop
 8006c6c:	e7fd      	b.n	8006c6a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c6e:	f001 fa0b 	bl	8008088 <xTaskGetSchedulerState>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d102      	bne.n	8006c7e <xQueueReceive+0x72>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d101      	bne.n	8006c82 <xQueueReceive+0x76>
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e000      	b.n	8006c84 <xQueueReceive+0x78>
 8006c82:	2300      	movs	r3, #0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d10b      	bne.n	8006ca0 <xQueueReceive+0x94>
	__asm volatile
 8006c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8c:	f383 8811 	msr	BASEPRI, r3
 8006c90:	f3bf 8f6f 	isb	sy
 8006c94:	f3bf 8f4f 	dsb	sy
 8006c98:	61bb      	str	r3, [r7, #24]
}
 8006c9a:	bf00      	nop
 8006c9c:	bf00      	nop
 8006c9e:	e7fd      	b.n	8006c9c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ca0:	f002 f81c 	bl	8008cdc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d01f      	beq.n	8006cf0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006cb0:	68b9      	ldr	r1, [r7, #8]
 8006cb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cb4:	f000 fa1d 	bl	80070f2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cba:	1e5a      	subs	r2, r3, #1
 8006cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cbe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00f      	beq.n	8006ce8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cca:	3310      	adds	r3, #16
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f001 f815 	bl	8007cfc <xTaskRemoveFromEventList>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d007      	beq.n	8006ce8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006cd8:	4b3c      	ldr	r3, [pc, #240]	@ (8006dcc <xQueueReceive+0x1c0>)
 8006cda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cde:	601a      	str	r2, [r3, #0]
 8006ce0:	f3bf 8f4f 	dsb	sy
 8006ce4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ce8:	f002 f828 	bl	8008d3c <vPortExitCritical>
				return pdPASS;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e069      	b.n	8006dc4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d103      	bne.n	8006cfe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006cf6:	f002 f821 	bl	8008d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	e062      	b.n	8006dc4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d106      	bne.n	8006d12 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d04:	f107 0310 	add.w	r3, r7, #16
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f001 f85b 	bl	8007dc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d12:	f002 f813 	bl	8008d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d16:	f000 fdc7 	bl	80078a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d1a:	f001 ffdf 	bl	8008cdc <vPortEnterCritical>
 8006d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d24:	b25b      	sxtb	r3, r3
 8006d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d2a:	d103      	bne.n	8006d34 <xQueueReceive+0x128>
 8006d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d3a:	b25b      	sxtb	r3, r3
 8006d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d40:	d103      	bne.n	8006d4a <xQueueReceive+0x13e>
 8006d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d4a:	f001 fff7 	bl	8008d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d4e:	1d3a      	adds	r2, r7, #4
 8006d50:	f107 0310 	add.w	r3, r7, #16
 8006d54:	4611      	mov	r1, r2
 8006d56:	4618      	mov	r0, r3
 8006d58:	f001 f84a 	bl	8007df0 <xTaskCheckForTimeOut>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d123      	bne.n	8006daa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d64:	f000 fa3d 	bl	80071e2 <prvIsQueueEmpty>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d017      	beq.n	8006d9e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d70:	3324      	adds	r3, #36	@ 0x24
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	4611      	mov	r1, r2
 8006d76:	4618      	mov	r0, r3
 8006d78:	f000 ff6e 	bl	8007c58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d7e:	f000 f9de 	bl	800713e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d82:	f000 fd9f 	bl	80078c4 <xTaskResumeAll>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d189      	bne.n	8006ca0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8006dcc <xQueueReceive+0x1c0>)
 8006d8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d92:	601a      	str	r2, [r3, #0]
 8006d94:	f3bf 8f4f 	dsb	sy
 8006d98:	f3bf 8f6f 	isb	sy
 8006d9c:	e780      	b.n	8006ca0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006d9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006da0:	f000 f9cd 	bl	800713e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006da4:	f000 fd8e 	bl	80078c4 <xTaskResumeAll>
 8006da8:	e77a      	b.n	8006ca0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006daa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dac:	f000 f9c7 	bl	800713e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006db0:	f000 fd88 	bl	80078c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006db4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006db6:	f000 fa14 	bl	80071e2 <prvIsQueueEmpty>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f43f af6f 	beq.w	8006ca0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006dc2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3730      	adds	r7, #48	@ 0x30
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	e000ed04 	.word	0xe000ed04

08006dd0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b08e      	sub	sp, #56	@ 0x38
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006de2:	2300      	movs	r3, #0
 8006de4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d10b      	bne.n	8006e04 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df0:	f383 8811 	msr	BASEPRI, r3
 8006df4:	f3bf 8f6f 	isb	sy
 8006df8:	f3bf 8f4f 	dsb	sy
 8006dfc:	623b      	str	r3, [r7, #32]
}
 8006dfe:	bf00      	nop
 8006e00:	bf00      	nop
 8006e02:	e7fd      	b.n	8006e00 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d00b      	beq.n	8006e24 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e10:	f383 8811 	msr	BASEPRI, r3
 8006e14:	f3bf 8f6f 	isb	sy
 8006e18:	f3bf 8f4f 	dsb	sy
 8006e1c:	61fb      	str	r3, [r7, #28]
}
 8006e1e:	bf00      	nop
 8006e20:	bf00      	nop
 8006e22:	e7fd      	b.n	8006e20 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e24:	f001 f930 	bl	8008088 <xTaskGetSchedulerState>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d102      	bne.n	8006e34 <xQueueSemaphoreTake+0x64>
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d101      	bne.n	8006e38 <xQueueSemaphoreTake+0x68>
 8006e34:	2301      	movs	r3, #1
 8006e36:	e000      	b.n	8006e3a <xQueueSemaphoreTake+0x6a>
 8006e38:	2300      	movs	r3, #0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d10b      	bne.n	8006e56 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e42:	f383 8811 	msr	BASEPRI, r3
 8006e46:	f3bf 8f6f 	isb	sy
 8006e4a:	f3bf 8f4f 	dsb	sy
 8006e4e:	61bb      	str	r3, [r7, #24]
}
 8006e50:	bf00      	nop
 8006e52:	bf00      	nop
 8006e54:	e7fd      	b.n	8006e52 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e56:	f001 ff41 	bl	8008cdc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d024      	beq.n	8006eb0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e68:	1e5a      	subs	r2, r3, #1
 8006e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e6c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d104      	bne.n	8006e80 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006e76:	f001 fa81 	bl	800837c <pvTaskIncrementMutexHeldCount>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e7e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00f      	beq.n	8006ea8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e8a:	3310      	adds	r3, #16
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f000 ff35 	bl	8007cfc <xTaskRemoveFromEventList>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d007      	beq.n	8006ea8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006e98:	4b54      	ldr	r3, [pc, #336]	@ (8006fec <xQueueSemaphoreTake+0x21c>)
 8006e9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e9e:	601a      	str	r2, [r3, #0]
 8006ea0:	f3bf 8f4f 	dsb	sy
 8006ea4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ea8:	f001 ff48 	bl	8008d3c <vPortExitCritical>
				return pdPASS;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e098      	b.n	8006fe2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d112      	bne.n	8006edc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00b      	beq.n	8006ed4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec0:	f383 8811 	msr	BASEPRI, r3
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	f3bf 8f4f 	dsb	sy
 8006ecc:	617b      	str	r3, [r7, #20]
}
 8006ece:	bf00      	nop
 8006ed0:	bf00      	nop
 8006ed2:	e7fd      	b.n	8006ed0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006ed4:	f001 ff32 	bl	8008d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	e082      	b.n	8006fe2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d106      	bne.n	8006ef0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ee2:	f107 030c 	add.w	r3, r7, #12
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f000 ff6c 	bl	8007dc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006eec:	2301      	movs	r3, #1
 8006eee:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ef0:	f001 ff24 	bl	8008d3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ef4:	f000 fcd8 	bl	80078a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ef8:	f001 fef0 	bl	8008cdc <vPortEnterCritical>
 8006efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f02:	b25b      	sxtb	r3, r3
 8006f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f08:	d103      	bne.n	8006f12 <xQueueSemaphoreTake+0x142>
 8006f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f18:	b25b      	sxtb	r3, r3
 8006f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1e:	d103      	bne.n	8006f28 <xQueueSemaphoreTake+0x158>
 8006f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f22:	2200      	movs	r2, #0
 8006f24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f28:	f001 ff08 	bl	8008d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f2c:	463a      	mov	r2, r7
 8006f2e:	f107 030c 	add.w	r3, r7, #12
 8006f32:	4611      	mov	r1, r2
 8006f34:	4618      	mov	r0, r3
 8006f36:	f000 ff5b 	bl	8007df0 <xTaskCheckForTimeOut>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d132      	bne.n	8006fa6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f42:	f000 f94e 	bl	80071e2 <prvIsQueueEmpty>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d026      	beq.n	8006f9a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d109      	bne.n	8006f68 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006f54:	f001 fec2 	bl	8008cdc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f001 f8b1 	bl	80080c4 <xTaskPriorityInherit>
 8006f62:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006f64:	f001 feea 	bl	8008d3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f6a:	3324      	adds	r3, #36	@ 0x24
 8006f6c:	683a      	ldr	r2, [r7, #0]
 8006f6e:	4611      	mov	r1, r2
 8006f70:	4618      	mov	r0, r3
 8006f72:	f000 fe71 	bl	8007c58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f78:	f000 f8e1 	bl	800713e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f7c:	f000 fca2 	bl	80078c4 <xTaskResumeAll>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	f47f af67 	bne.w	8006e56 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006f88:	4b18      	ldr	r3, [pc, #96]	@ (8006fec <xQueueSemaphoreTake+0x21c>)
 8006f8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f8e:	601a      	str	r2, [r3, #0]
 8006f90:	f3bf 8f4f 	dsb	sy
 8006f94:	f3bf 8f6f 	isb	sy
 8006f98:	e75d      	b.n	8006e56 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006f9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f9c:	f000 f8cf 	bl	800713e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006fa0:	f000 fc90 	bl	80078c4 <xTaskResumeAll>
 8006fa4:	e757      	b.n	8006e56 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006fa6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006fa8:	f000 f8c9 	bl	800713e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006fac:	f000 fc8a 	bl	80078c4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006fb0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006fb2:	f000 f916 	bl	80071e2 <prvIsQueueEmpty>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f43f af4c 	beq.w	8006e56 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00d      	beq.n	8006fe0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006fc4:	f001 fe8a 	bl	8008cdc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006fc8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006fca:	f000 f811 	bl	8006ff0 <prvGetDisinheritPriorityAfterTimeout>
 8006fce:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f001 f94c 	bl	8008274 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006fdc:	f001 feae 	bl	8008d3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006fe0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3738      	adds	r7, #56	@ 0x38
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	e000ed04 	.word	0xe000ed04

08006ff0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d006      	beq.n	800700e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800700a:	60fb      	str	r3, [r7, #12]
 800700c:	e001      	b.n	8007012 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800700e:	2300      	movs	r3, #0
 8007010:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007012:	68fb      	ldr	r3, [r7, #12]
	}
 8007014:	4618      	mov	r0, r3
 8007016:	3714      	adds	r7, #20
 8007018:	46bd      	mov	sp, r7
 800701a:	bc80      	pop	{r7}
 800701c:	4770      	bx	lr

0800701e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800701e:	b580      	push	{r7, lr}
 8007020:	b086      	sub	sp, #24
 8007022:	af00      	add	r7, sp, #0
 8007024:	60f8      	str	r0, [r7, #12]
 8007026:	60b9      	str	r1, [r7, #8]
 8007028:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800702a:	2300      	movs	r3, #0
 800702c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007032:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007038:	2b00      	cmp	r3, #0
 800703a:	d10d      	bne.n	8007058 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d14d      	bne.n	80070e0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	4618      	mov	r0, r3
 800704a:	f001 f8a3 	bl	8008194 <xTaskPriorityDisinherit>
 800704e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2200      	movs	r2, #0
 8007054:	609a      	str	r2, [r3, #8]
 8007056:	e043      	b.n	80070e0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d119      	bne.n	8007092 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6858      	ldr	r0, [r3, #4]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007066:	461a      	mov	r2, r3
 8007068:	68b9      	ldr	r1, [r7, #8]
 800706a:	f002 f9b1 	bl	80093d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	685a      	ldr	r2, [r3, #4]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007076:	441a      	add	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	685a      	ldr	r2, [r3, #4]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	429a      	cmp	r2, r3
 8007086:	d32b      	bcc.n	80070e0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	605a      	str	r2, [r3, #4]
 8007090:	e026      	b.n	80070e0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	68d8      	ldr	r0, [r3, #12]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800709a:	461a      	mov	r2, r3
 800709c:	68b9      	ldr	r1, [r7, #8]
 800709e:	f002 f997 	bl	80093d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	68da      	ldr	r2, [r3, #12]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070aa:	425b      	negs	r3, r3
 80070ac:	441a      	add	r2, r3
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	68da      	ldr	r2, [r3, #12]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d207      	bcs.n	80070ce <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	689a      	ldr	r2, [r3, #8]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c6:	425b      	negs	r3, r3
 80070c8:	441a      	add	r2, r3
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2b02      	cmp	r3, #2
 80070d2:	d105      	bne.n	80070e0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d002      	beq.n	80070e0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	3b01      	subs	r3, #1
 80070de:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	1c5a      	adds	r2, r3, #1
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80070e8:	697b      	ldr	r3, [r7, #20]
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3718      	adds	r7, #24
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b082      	sub	sp, #8
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
 80070fa:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007100:	2b00      	cmp	r3, #0
 8007102:	d018      	beq.n	8007136 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	68da      	ldr	r2, [r3, #12]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710c:	441a      	add	r2, r3
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	68da      	ldr	r2, [r3, #12]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	429a      	cmp	r2, r3
 800711c:	d303      	bcc.n	8007126 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	68d9      	ldr	r1, [r3, #12]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712e:	461a      	mov	r2, r3
 8007130:	6838      	ldr	r0, [r7, #0]
 8007132:	f002 f94d 	bl	80093d0 <memcpy>
	}
}
 8007136:	bf00      	nop
 8007138:	3708      	adds	r7, #8
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800713e:	b580      	push	{r7, lr}
 8007140:	b084      	sub	sp, #16
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007146:	f001 fdc9 	bl	8008cdc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007150:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007152:	e011      	b.n	8007178 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007158:	2b00      	cmp	r3, #0
 800715a:	d012      	beq.n	8007182 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	3324      	adds	r3, #36	@ 0x24
 8007160:	4618      	mov	r0, r3
 8007162:	f000 fdcb 	bl	8007cfc <xTaskRemoveFromEventList>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d001      	beq.n	8007170 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800716c:	f000 fea4 	bl	8007eb8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007170:	7bfb      	ldrb	r3, [r7, #15]
 8007172:	3b01      	subs	r3, #1
 8007174:	b2db      	uxtb	r3, r3
 8007176:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007178:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800717c:	2b00      	cmp	r3, #0
 800717e:	dce9      	bgt.n	8007154 <prvUnlockQueue+0x16>
 8007180:	e000      	b.n	8007184 <prvUnlockQueue+0x46>
					break;
 8007182:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	22ff      	movs	r2, #255	@ 0xff
 8007188:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800718c:	f001 fdd6 	bl	8008d3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007190:	f001 fda4 	bl	8008cdc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800719a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800719c:	e011      	b.n	80071c2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d012      	beq.n	80071cc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	3310      	adds	r3, #16
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 fda6 	bl	8007cfc <xTaskRemoveFromEventList>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d001      	beq.n	80071ba <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80071b6:	f000 fe7f 	bl	8007eb8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80071ba:	7bbb      	ldrb	r3, [r7, #14]
 80071bc:	3b01      	subs	r3, #1
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	dce9      	bgt.n	800719e <prvUnlockQueue+0x60>
 80071ca:	e000      	b.n	80071ce <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80071cc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	22ff      	movs	r2, #255	@ 0xff
 80071d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80071d6:	f001 fdb1 	bl	8008d3c <vPortExitCritical>
}
 80071da:	bf00      	nop
 80071dc:	3710      	adds	r7, #16
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}

080071e2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80071e2:	b580      	push	{r7, lr}
 80071e4:	b084      	sub	sp, #16
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80071ea:	f001 fd77 	bl	8008cdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d102      	bne.n	80071fc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80071f6:	2301      	movs	r3, #1
 80071f8:	60fb      	str	r3, [r7, #12]
 80071fa:	e001      	b.n	8007200 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80071fc:	2300      	movs	r3, #0
 80071fe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007200:	f001 fd9c 	bl	8008d3c <vPortExitCritical>

	return xReturn;
 8007204:	68fb      	ldr	r3, [r7, #12]
}
 8007206:	4618      	mov	r0, r3
 8007208:	3710      	adds	r7, #16
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}

0800720e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b084      	sub	sp, #16
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007216:	f001 fd61 	bl	8008cdc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007222:	429a      	cmp	r2, r3
 8007224:	d102      	bne.n	800722c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007226:	2301      	movs	r3, #1
 8007228:	60fb      	str	r3, [r7, #12]
 800722a:	e001      	b.n	8007230 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800722c:	2300      	movs	r3, #0
 800722e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007230:	f001 fd84 	bl	8008d3c <vPortExitCritical>

	return xReturn;
 8007234:	68fb      	ldr	r3, [r7, #12]
}
 8007236:	4618      	mov	r0, r3
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
	...

08007240 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800724a:	2300      	movs	r3, #0
 800724c:	60fb      	str	r3, [r7, #12]
 800724e:	e014      	b.n	800727a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007250:	4a0e      	ldr	r2, [pc, #56]	@ (800728c <vQueueAddToRegistry+0x4c>)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d10b      	bne.n	8007274 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800725c:	490b      	ldr	r1, [pc, #44]	@ (800728c <vQueueAddToRegistry+0x4c>)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	683a      	ldr	r2, [r7, #0]
 8007262:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007266:	4a09      	ldr	r2, [pc, #36]	@ (800728c <vQueueAddToRegistry+0x4c>)
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	00db      	lsls	r3, r3, #3
 800726c:	4413      	add	r3, r2
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007272:	e006      	b.n	8007282 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	3301      	adds	r3, #1
 8007278:	60fb      	str	r3, [r7, #12]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2b07      	cmp	r3, #7
 800727e:	d9e7      	bls.n	8007250 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007280:	bf00      	nop
 8007282:	bf00      	nop
 8007284:	3714      	adds	r7, #20
 8007286:	46bd      	mov	sp, r7
 8007288:	bc80      	pop	{r7}
 800728a:	4770      	bx	lr
 800728c:	20000ddc 	.word	0x20000ddc

08007290 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	60b9      	str	r1, [r7, #8]
 800729a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80072a0:	f001 fd1c 	bl	8008cdc <vPortEnterCritical>
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80072aa:	b25b      	sxtb	r3, r3
 80072ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b0:	d103      	bne.n	80072ba <vQueueWaitForMessageRestricted+0x2a>
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072c0:	b25b      	sxtb	r3, r3
 80072c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c6:	d103      	bne.n	80072d0 <vQueueWaitForMessageRestricted+0x40>
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072d0:	f001 fd34 	bl	8008d3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d106      	bne.n	80072ea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	3324      	adds	r3, #36	@ 0x24
 80072e0:	687a      	ldr	r2, [r7, #4]
 80072e2:	68b9      	ldr	r1, [r7, #8]
 80072e4:	4618      	mov	r0, r3
 80072e6:	f000 fcdd 	bl	8007ca4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80072ea:	6978      	ldr	r0, [r7, #20]
 80072ec:	f7ff ff27 	bl	800713e <prvUnlockQueue>
	}
 80072f0:	bf00      	nop
 80072f2:	3718      	adds	r7, #24
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b08e      	sub	sp, #56	@ 0x38
 80072fc:	af04      	add	r7, sp, #16
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	607a      	str	r2, [r7, #4]
 8007304:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007308:	2b00      	cmp	r3, #0
 800730a:	d10b      	bne.n	8007324 <xTaskCreateStatic+0x2c>
	__asm volatile
 800730c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007310:	f383 8811 	msr	BASEPRI, r3
 8007314:	f3bf 8f6f 	isb	sy
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	623b      	str	r3, [r7, #32]
}
 800731e:	bf00      	nop
 8007320:	bf00      	nop
 8007322:	e7fd      	b.n	8007320 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10b      	bne.n	8007342 <xTaskCreateStatic+0x4a>
	__asm volatile
 800732a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800732e:	f383 8811 	msr	BASEPRI, r3
 8007332:	f3bf 8f6f 	isb	sy
 8007336:	f3bf 8f4f 	dsb	sy
 800733a:	61fb      	str	r3, [r7, #28]
}
 800733c:	bf00      	nop
 800733e:	bf00      	nop
 8007340:	e7fd      	b.n	800733e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007342:	23a8      	movs	r3, #168	@ 0xa8
 8007344:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	2ba8      	cmp	r3, #168	@ 0xa8
 800734a:	d00b      	beq.n	8007364 <xTaskCreateStatic+0x6c>
	__asm volatile
 800734c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007350:	f383 8811 	msr	BASEPRI, r3
 8007354:	f3bf 8f6f 	isb	sy
 8007358:	f3bf 8f4f 	dsb	sy
 800735c:	61bb      	str	r3, [r7, #24]
}
 800735e:	bf00      	nop
 8007360:	bf00      	nop
 8007362:	e7fd      	b.n	8007360 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007364:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007368:	2b00      	cmp	r3, #0
 800736a:	d01e      	beq.n	80073aa <xTaskCreateStatic+0xb2>
 800736c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800736e:	2b00      	cmp	r3, #0
 8007370:	d01b      	beq.n	80073aa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007374:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800737a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800737c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737e:	2202      	movs	r2, #2
 8007380:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007384:	2300      	movs	r3, #0
 8007386:	9303      	str	r3, [sp, #12]
 8007388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800738a:	9302      	str	r3, [sp, #8]
 800738c:	f107 0314 	add.w	r3, r7, #20
 8007390:	9301      	str	r3, [sp, #4]
 8007392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007394:	9300      	str	r3, [sp, #0]
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	68b9      	ldr	r1, [r7, #8]
 800739c:	68f8      	ldr	r0, [r7, #12]
 800739e:	f000 f851 	bl	8007444 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80073a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80073a4:	f000 f8f6 	bl	8007594 <prvAddNewTaskToReadyList>
 80073a8:	e001      	b.n	80073ae <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80073aa:	2300      	movs	r3, #0
 80073ac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80073ae:	697b      	ldr	r3, [r7, #20]
	}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3728      	adds	r7, #40	@ 0x28
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b08c      	sub	sp, #48	@ 0x30
 80073bc:	af04      	add	r7, sp, #16
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	603b      	str	r3, [r7, #0]
 80073c4:	4613      	mov	r3, r2
 80073c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80073c8:	88fb      	ldrh	r3, [r7, #6]
 80073ca:	009b      	lsls	r3, r3, #2
 80073cc:	4618      	mov	r0, r3
 80073ce:	f001 fd87 	bl	8008ee0 <pvPortMalloc>
 80073d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00e      	beq.n	80073f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80073da:	20a8      	movs	r0, #168	@ 0xa8
 80073dc:	f001 fd80 	bl	8008ee0 <pvPortMalloc>
 80073e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d003      	beq.n	80073f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80073e8:	69fb      	ldr	r3, [r7, #28]
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80073ee:	e005      	b.n	80073fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80073f0:	6978      	ldr	r0, [r7, #20]
 80073f2:	f001 fe43 	bl	800907c <vPortFree>
 80073f6:	e001      	b.n	80073fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80073f8:	2300      	movs	r3, #0
 80073fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d017      	beq.n	8007432 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800740a:	88fa      	ldrh	r2, [r7, #6]
 800740c:	2300      	movs	r3, #0
 800740e:	9303      	str	r3, [sp, #12]
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	9302      	str	r3, [sp, #8]
 8007414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007416:	9301      	str	r3, [sp, #4]
 8007418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	68b9      	ldr	r1, [r7, #8]
 8007420:	68f8      	ldr	r0, [r7, #12]
 8007422:	f000 f80f 	bl	8007444 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007426:	69f8      	ldr	r0, [r7, #28]
 8007428:	f000 f8b4 	bl	8007594 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800742c:	2301      	movs	r3, #1
 800742e:	61bb      	str	r3, [r7, #24]
 8007430:	e002      	b.n	8007438 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007432:	f04f 33ff 	mov.w	r3, #4294967295
 8007436:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007438:	69bb      	ldr	r3, [r7, #24]
	}
 800743a:	4618      	mov	r0, r3
 800743c:	3720      	adds	r7, #32
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
	...

08007444 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b088      	sub	sp, #32
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	607a      	str	r2, [r7, #4]
 8007450:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007454:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	461a      	mov	r2, r3
 800745c:	21a5      	movs	r1, #165	@ 0xa5
 800745e:	f001 ff2b 	bl	80092b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007464:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800746c:	3b01      	subs	r3, #1
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	4413      	add	r3, r2
 8007472:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	f023 0307 	bic.w	r3, r3, #7
 800747a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800747c:	69bb      	ldr	r3, [r7, #24]
 800747e:	f003 0307 	and.w	r3, r3, #7
 8007482:	2b00      	cmp	r3, #0
 8007484:	d00b      	beq.n	800749e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800748a:	f383 8811 	msr	BASEPRI, r3
 800748e:	f3bf 8f6f 	isb	sy
 8007492:	f3bf 8f4f 	dsb	sy
 8007496:	617b      	str	r3, [r7, #20]
}
 8007498:	bf00      	nop
 800749a:	bf00      	nop
 800749c:	e7fd      	b.n	800749a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d01f      	beq.n	80074e4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074a4:	2300      	movs	r3, #0
 80074a6:	61fb      	str	r3, [r7, #28]
 80074a8:	e012      	b.n	80074d0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80074aa:	68ba      	ldr	r2, [r7, #8]
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	4413      	add	r3, r2
 80074b0:	7819      	ldrb	r1, [r3, #0]
 80074b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074b4:	69fb      	ldr	r3, [r7, #28]
 80074b6:	4413      	add	r3, r2
 80074b8:	3334      	adds	r3, #52	@ 0x34
 80074ba:	460a      	mov	r2, r1
 80074bc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80074be:	68ba      	ldr	r2, [r7, #8]
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	4413      	add	r3, r2
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d006      	beq.n	80074d8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	3301      	adds	r3, #1
 80074ce:	61fb      	str	r3, [r7, #28]
 80074d0:	69fb      	ldr	r3, [r7, #28]
 80074d2:	2b0f      	cmp	r3, #15
 80074d4:	d9e9      	bls.n	80074aa <prvInitialiseNewTask+0x66>
 80074d6:	e000      	b.n	80074da <prvInitialiseNewTask+0x96>
			{
				break;
 80074d8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80074da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074e2:	e003      	b.n	80074ec <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80074e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e6:	2200      	movs	r2, #0
 80074e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80074ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ee:	2b37      	cmp	r3, #55	@ 0x37
 80074f0:	d901      	bls.n	80074f6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80074f2:	2337      	movs	r3, #55	@ 0x37
 80074f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80074f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80074fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80074fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007500:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007504:	2200      	movs	r2, #0
 8007506:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750a:	3304      	adds	r3, #4
 800750c:	4618      	mov	r0, r3
 800750e:	f7fe ff76 	bl	80063fe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007514:	3318      	adds	r3, #24
 8007516:	4618      	mov	r0, r3
 8007518:	f7fe ff71 	bl	80063fe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800751c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007520:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007524:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800752c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007530:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007534:	2200      	movs	r2, #0
 8007536:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800753a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753c:	2200      	movs	r2, #0
 800753e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007544:	3354      	adds	r3, #84	@ 0x54
 8007546:	224c      	movs	r2, #76	@ 0x4c
 8007548:	2100      	movs	r1, #0
 800754a:	4618      	mov	r0, r3
 800754c:	f001 feb4 	bl	80092b8 <memset>
 8007550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007552:	4a0d      	ldr	r2, [pc, #52]	@ (8007588 <prvInitialiseNewTask+0x144>)
 8007554:	659a      	str	r2, [r3, #88]	@ 0x58
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	4a0c      	ldr	r2, [pc, #48]	@ (800758c <prvInitialiseNewTask+0x148>)
 800755a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800755c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800755e:	4a0c      	ldr	r2, [pc, #48]	@ (8007590 <prvInitialiseNewTask+0x14c>)
 8007560:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007562:	683a      	ldr	r2, [r7, #0]
 8007564:	68f9      	ldr	r1, [r7, #12]
 8007566:	69b8      	ldr	r0, [r7, #24]
 8007568:	f001 fac8 	bl	8008afc <pxPortInitialiseStack>
 800756c:	4602      	mov	r2, r0
 800756e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007570:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007574:	2b00      	cmp	r3, #0
 8007576:	d002      	beq.n	800757e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800757a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800757c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800757e:	bf00      	nop
 8007580:	3720      	adds	r7, #32
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20002070 	.word	0x20002070
 800758c:	200020d8 	.word	0x200020d8
 8007590:	20002140 	.word	0x20002140

08007594 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b082      	sub	sp, #8
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800759c:	f001 fb9e 	bl	8008cdc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80075a0:	4b2d      	ldr	r3, [pc, #180]	@ (8007658 <prvAddNewTaskToReadyList+0xc4>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3301      	adds	r3, #1
 80075a6:	4a2c      	ldr	r2, [pc, #176]	@ (8007658 <prvAddNewTaskToReadyList+0xc4>)
 80075a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80075aa:	4b2c      	ldr	r3, [pc, #176]	@ (800765c <prvAddNewTaskToReadyList+0xc8>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d109      	bne.n	80075c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80075b2:	4a2a      	ldr	r2, [pc, #168]	@ (800765c <prvAddNewTaskToReadyList+0xc8>)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80075b8:	4b27      	ldr	r3, [pc, #156]	@ (8007658 <prvAddNewTaskToReadyList+0xc4>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d110      	bne.n	80075e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80075c0:	f000 fc9e 	bl	8007f00 <prvInitialiseTaskLists>
 80075c4:	e00d      	b.n	80075e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80075c6:	4b26      	ldr	r3, [pc, #152]	@ (8007660 <prvAddNewTaskToReadyList+0xcc>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d109      	bne.n	80075e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80075ce:	4b23      	ldr	r3, [pc, #140]	@ (800765c <prvAddNewTaskToReadyList+0xc8>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075d8:	429a      	cmp	r2, r3
 80075da:	d802      	bhi.n	80075e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80075dc:	4a1f      	ldr	r2, [pc, #124]	@ (800765c <prvAddNewTaskToReadyList+0xc8>)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80075e2:	4b20      	ldr	r3, [pc, #128]	@ (8007664 <prvAddNewTaskToReadyList+0xd0>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	3301      	adds	r3, #1
 80075e8:	4a1e      	ldr	r2, [pc, #120]	@ (8007664 <prvAddNewTaskToReadyList+0xd0>)
 80075ea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80075ec:	4b1d      	ldr	r3, [pc, #116]	@ (8007664 <prvAddNewTaskToReadyList+0xd0>)
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007668 <prvAddNewTaskToReadyList+0xd4>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d903      	bls.n	8007608 <prvAddNewTaskToReadyList+0x74>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007604:	4a18      	ldr	r2, [pc, #96]	@ (8007668 <prvAddNewTaskToReadyList+0xd4>)
 8007606:	6013      	str	r3, [r2, #0]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800760c:	4613      	mov	r3, r2
 800760e:	009b      	lsls	r3, r3, #2
 8007610:	4413      	add	r3, r2
 8007612:	009b      	lsls	r3, r3, #2
 8007614:	4a15      	ldr	r2, [pc, #84]	@ (800766c <prvAddNewTaskToReadyList+0xd8>)
 8007616:	441a      	add	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	3304      	adds	r3, #4
 800761c:	4619      	mov	r1, r3
 800761e:	4610      	mov	r0, r2
 8007620:	f7fe fef9 	bl	8006416 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007624:	f001 fb8a 	bl	8008d3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007628:	4b0d      	ldr	r3, [pc, #52]	@ (8007660 <prvAddNewTaskToReadyList+0xcc>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00e      	beq.n	800764e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007630:	4b0a      	ldr	r3, [pc, #40]	@ (800765c <prvAddNewTaskToReadyList+0xc8>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800763a:	429a      	cmp	r2, r3
 800763c:	d207      	bcs.n	800764e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800763e:	4b0c      	ldr	r3, [pc, #48]	@ (8007670 <prvAddNewTaskToReadyList+0xdc>)
 8007640:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007644:	601a      	str	r2, [r3, #0]
 8007646:	f3bf 8f4f 	dsb	sy
 800764a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800764e:	bf00      	nop
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	200012f0 	.word	0x200012f0
 800765c:	20000e1c 	.word	0x20000e1c
 8007660:	200012fc 	.word	0x200012fc
 8007664:	2000130c 	.word	0x2000130c
 8007668:	200012f8 	.word	0x200012f8
 800766c:	20000e20 	.word	0x20000e20
 8007670:	e000ed04 	.word	0xe000ed04

08007674 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800767c:	f001 fb2e 	bl	8008cdc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d102      	bne.n	800768c <vTaskDelete+0x18>
 8007686:	4b2d      	ldr	r3, [pc, #180]	@ (800773c <vTaskDelete+0xc8>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	e000      	b.n	800768e <vTaskDelete+0x1a>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	3304      	adds	r3, #4
 8007694:	4618      	mov	r0, r3
 8007696:	f7fe ff19 	bl	80064cc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d004      	beq.n	80076ac <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	3318      	adds	r3, #24
 80076a6:	4618      	mov	r0, r3
 80076a8:	f7fe ff10 	bl	80064cc <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80076ac:	4b24      	ldr	r3, [pc, #144]	@ (8007740 <vTaskDelete+0xcc>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	3301      	adds	r3, #1
 80076b2:	4a23      	ldr	r2, [pc, #140]	@ (8007740 <vTaskDelete+0xcc>)
 80076b4:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80076b6:	4b21      	ldr	r3, [pc, #132]	@ (800773c <vTaskDelete+0xc8>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	429a      	cmp	r2, r3
 80076be:	d10b      	bne.n	80076d8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	3304      	adds	r3, #4
 80076c4:	4619      	mov	r1, r3
 80076c6:	481f      	ldr	r0, [pc, #124]	@ (8007744 <vTaskDelete+0xd0>)
 80076c8:	f7fe fea5 	bl	8006416 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80076cc:	4b1e      	ldr	r3, [pc, #120]	@ (8007748 <vTaskDelete+0xd4>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	3301      	adds	r3, #1
 80076d2:	4a1d      	ldr	r2, [pc, #116]	@ (8007748 <vTaskDelete+0xd4>)
 80076d4:	6013      	str	r3, [r2, #0]
 80076d6:	e009      	b.n	80076ec <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80076d8:	4b1c      	ldr	r3, [pc, #112]	@ (800774c <vTaskDelete+0xd8>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	3b01      	subs	r3, #1
 80076de:	4a1b      	ldr	r2, [pc, #108]	@ (800774c <vTaskDelete+0xd8>)
 80076e0:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f000 fc7a 	bl	8007fdc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80076e8:	f000 fcae 	bl	8008048 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80076ec:	f001 fb26 	bl	8008d3c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80076f0:	4b17      	ldr	r3, [pc, #92]	@ (8007750 <vTaskDelete+0xdc>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d01c      	beq.n	8007732 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80076f8:	4b10      	ldr	r3, [pc, #64]	@ (800773c <vTaskDelete+0xc8>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68fa      	ldr	r2, [r7, #12]
 80076fe:	429a      	cmp	r2, r3
 8007700:	d117      	bne.n	8007732 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8007702:	4b14      	ldr	r3, [pc, #80]	@ (8007754 <vTaskDelete+0xe0>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d00b      	beq.n	8007722 <vTaskDelete+0xae>
	__asm volatile
 800770a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800770e:	f383 8811 	msr	BASEPRI, r3
 8007712:	f3bf 8f6f 	isb	sy
 8007716:	f3bf 8f4f 	dsb	sy
 800771a:	60bb      	str	r3, [r7, #8]
}
 800771c:	bf00      	nop
 800771e:	bf00      	nop
 8007720:	e7fd      	b.n	800771e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8007722:	4b0d      	ldr	r3, [pc, #52]	@ (8007758 <vTaskDelete+0xe4>)
 8007724:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007728:	601a      	str	r2, [r3, #0]
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007732:	bf00      	nop
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	20000e1c 	.word	0x20000e1c
 8007740:	2000130c 	.word	0x2000130c
 8007744:	200012c4 	.word	0x200012c4
 8007748:	200012d8 	.word	0x200012d8
 800774c:	200012f0 	.word	0x200012f0
 8007750:	200012fc 	.word	0x200012fc
 8007754:	20001318 	.word	0x20001318
 8007758:	e000ed04 	.word	0xe000ed04

0800775c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007764:	2300      	movs	r3, #0
 8007766:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d018      	beq.n	80077a0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800776e:	4b14      	ldr	r3, [pc, #80]	@ (80077c0 <vTaskDelay+0x64>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00b      	beq.n	800778e <vTaskDelay+0x32>
	__asm volatile
 8007776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800777a:	f383 8811 	msr	BASEPRI, r3
 800777e:	f3bf 8f6f 	isb	sy
 8007782:	f3bf 8f4f 	dsb	sy
 8007786:	60bb      	str	r3, [r7, #8]
}
 8007788:	bf00      	nop
 800778a:	bf00      	nop
 800778c:	e7fd      	b.n	800778a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800778e:	f000 f88b 	bl	80078a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007792:	2100      	movs	r1, #0
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 fe05 	bl	80083a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800779a:	f000 f893 	bl	80078c4 <xTaskResumeAll>
 800779e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d107      	bne.n	80077b6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80077a6:	4b07      	ldr	r3, [pc, #28]	@ (80077c4 <vTaskDelay+0x68>)
 80077a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077ac:	601a      	str	r2, [r3, #0]
 80077ae:	f3bf 8f4f 	dsb	sy
 80077b2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80077b6:	bf00      	nop
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	20001318 	.word	0x20001318
 80077c4:	e000ed04 	.word	0xe000ed04

080077c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b08a      	sub	sp, #40	@ 0x28
 80077cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80077ce:	2300      	movs	r3, #0
 80077d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80077d2:	2300      	movs	r3, #0
 80077d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80077d6:	463a      	mov	r2, r7
 80077d8:	1d39      	adds	r1, r7, #4
 80077da:	f107 0308 	add.w	r3, r7, #8
 80077de:	4618      	mov	r0, r3
 80077e0:	f7fe fdbc 	bl	800635c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80077e4:	6839      	ldr	r1, [r7, #0]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	9202      	str	r2, [sp, #8]
 80077ec:	9301      	str	r3, [sp, #4]
 80077ee:	2300      	movs	r3, #0
 80077f0:	9300      	str	r3, [sp, #0]
 80077f2:	2300      	movs	r3, #0
 80077f4:	460a      	mov	r2, r1
 80077f6:	4924      	ldr	r1, [pc, #144]	@ (8007888 <vTaskStartScheduler+0xc0>)
 80077f8:	4824      	ldr	r0, [pc, #144]	@ (800788c <vTaskStartScheduler+0xc4>)
 80077fa:	f7ff fd7d 	bl	80072f8 <xTaskCreateStatic>
 80077fe:	4603      	mov	r3, r0
 8007800:	4a23      	ldr	r2, [pc, #140]	@ (8007890 <vTaskStartScheduler+0xc8>)
 8007802:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007804:	4b22      	ldr	r3, [pc, #136]	@ (8007890 <vTaskStartScheduler+0xc8>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d002      	beq.n	8007812 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800780c:	2301      	movs	r3, #1
 800780e:	617b      	str	r3, [r7, #20]
 8007810:	e001      	b.n	8007816 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007812:	2300      	movs	r3, #0
 8007814:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	2b01      	cmp	r3, #1
 800781a:	d102      	bne.n	8007822 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800781c:	f000 fe16 	bl	800844c <xTimerCreateTimerTask>
 8007820:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	2b01      	cmp	r3, #1
 8007826:	d11b      	bne.n	8007860 <vTaskStartScheduler+0x98>
	__asm volatile
 8007828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800782c:	f383 8811 	msr	BASEPRI, r3
 8007830:	f3bf 8f6f 	isb	sy
 8007834:	f3bf 8f4f 	dsb	sy
 8007838:	613b      	str	r3, [r7, #16]
}
 800783a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800783c:	4b15      	ldr	r3, [pc, #84]	@ (8007894 <vTaskStartScheduler+0xcc>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	3354      	adds	r3, #84	@ 0x54
 8007842:	4a15      	ldr	r2, [pc, #84]	@ (8007898 <vTaskStartScheduler+0xd0>)
 8007844:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007846:	4b15      	ldr	r3, [pc, #84]	@ (800789c <vTaskStartScheduler+0xd4>)
 8007848:	f04f 32ff 	mov.w	r2, #4294967295
 800784c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800784e:	4b14      	ldr	r3, [pc, #80]	@ (80078a0 <vTaskStartScheduler+0xd8>)
 8007850:	2201      	movs	r2, #1
 8007852:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007854:	4b13      	ldr	r3, [pc, #76]	@ (80078a4 <vTaskStartScheduler+0xdc>)
 8007856:	2200      	movs	r2, #0
 8007858:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800785a:	f001 f9cd 	bl	8008bf8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800785e:	e00f      	b.n	8007880 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007866:	d10b      	bne.n	8007880 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800786c:	f383 8811 	msr	BASEPRI, r3
 8007870:	f3bf 8f6f 	isb	sy
 8007874:	f3bf 8f4f 	dsb	sy
 8007878:	60fb      	str	r3, [r7, #12]
}
 800787a:	bf00      	nop
 800787c:	bf00      	nop
 800787e:	e7fd      	b.n	800787c <vTaskStartScheduler+0xb4>
}
 8007880:	bf00      	nop
 8007882:	3718      	adds	r7, #24
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}
 8007888:	08009694 	.word	0x08009694
 800788c:	08007ed1 	.word	0x08007ed1
 8007890:	20001314 	.word	0x20001314
 8007894:	20000e1c 	.word	0x20000e1c
 8007898:	20000020 	.word	0x20000020
 800789c:	20001310 	.word	0x20001310
 80078a0:	200012fc 	.word	0x200012fc
 80078a4:	200012f4 	.word	0x200012f4

080078a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80078a8:	b480      	push	{r7}
 80078aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80078ac:	4b04      	ldr	r3, [pc, #16]	@ (80078c0 <vTaskSuspendAll+0x18>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	3301      	adds	r3, #1
 80078b2:	4a03      	ldr	r2, [pc, #12]	@ (80078c0 <vTaskSuspendAll+0x18>)
 80078b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80078b6:	bf00      	nop
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bc80      	pop	{r7}
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop
 80078c0:	20001318 	.word	0x20001318

080078c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b084      	sub	sp, #16
 80078c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80078ca:	2300      	movs	r3, #0
 80078cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80078ce:	2300      	movs	r3, #0
 80078d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80078d2:	4b42      	ldr	r3, [pc, #264]	@ (80079dc <xTaskResumeAll+0x118>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10b      	bne.n	80078f2 <xTaskResumeAll+0x2e>
	__asm volatile
 80078da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078de:	f383 8811 	msr	BASEPRI, r3
 80078e2:	f3bf 8f6f 	isb	sy
 80078e6:	f3bf 8f4f 	dsb	sy
 80078ea:	603b      	str	r3, [r7, #0]
}
 80078ec:	bf00      	nop
 80078ee:	bf00      	nop
 80078f0:	e7fd      	b.n	80078ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80078f2:	f001 f9f3 	bl	8008cdc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80078f6:	4b39      	ldr	r3, [pc, #228]	@ (80079dc <xTaskResumeAll+0x118>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3b01      	subs	r3, #1
 80078fc:	4a37      	ldr	r2, [pc, #220]	@ (80079dc <xTaskResumeAll+0x118>)
 80078fe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007900:	4b36      	ldr	r3, [pc, #216]	@ (80079dc <xTaskResumeAll+0x118>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d162      	bne.n	80079ce <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007908:	4b35      	ldr	r3, [pc, #212]	@ (80079e0 <xTaskResumeAll+0x11c>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d05e      	beq.n	80079ce <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007910:	e02f      	b.n	8007972 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007912:	4b34      	ldr	r3, [pc, #208]	@ (80079e4 <xTaskResumeAll+0x120>)
 8007914:	68db      	ldr	r3, [r3, #12]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	3318      	adds	r3, #24
 800791e:	4618      	mov	r0, r3
 8007920:	f7fe fdd4 	bl	80064cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	3304      	adds	r3, #4
 8007928:	4618      	mov	r0, r3
 800792a:	f7fe fdcf 	bl	80064cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007932:	4b2d      	ldr	r3, [pc, #180]	@ (80079e8 <xTaskResumeAll+0x124>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	429a      	cmp	r2, r3
 8007938:	d903      	bls.n	8007942 <xTaskResumeAll+0x7e>
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793e:	4a2a      	ldr	r2, [pc, #168]	@ (80079e8 <xTaskResumeAll+0x124>)
 8007940:	6013      	str	r3, [r2, #0]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007946:	4613      	mov	r3, r2
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	4413      	add	r3, r2
 800794c:	009b      	lsls	r3, r3, #2
 800794e:	4a27      	ldr	r2, [pc, #156]	@ (80079ec <xTaskResumeAll+0x128>)
 8007950:	441a      	add	r2, r3
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	3304      	adds	r3, #4
 8007956:	4619      	mov	r1, r3
 8007958:	4610      	mov	r0, r2
 800795a:	f7fe fd5c 	bl	8006416 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007962:	4b23      	ldr	r3, [pc, #140]	@ (80079f0 <xTaskResumeAll+0x12c>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007968:	429a      	cmp	r2, r3
 800796a:	d302      	bcc.n	8007972 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800796c:	4b21      	ldr	r3, [pc, #132]	@ (80079f4 <xTaskResumeAll+0x130>)
 800796e:	2201      	movs	r2, #1
 8007970:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007972:	4b1c      	ldr	r3, [pc, #112]	@ (80079e4 <xTaskResumeAll+0x120>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d1cb      	bne.n	8007912 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d001      	beq.n	8007984 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007980:	f000 fb62 	bl	8008048 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007984:	4b1c      	ldr	r3, [pc, #112]	@ (80079f8 <xTaskResumeAll+0x134>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d010      	beq.n	80079b2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007990:	f000 f844 	bl	8007a1c <xTaskIncrementTick>
 8007994:	4603      	mov	r3, r0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d002      	beq.n	80079a0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800799a:	4b16      	ldr	r3, [pc, #88]	@ (80079f4 <xTaskResumeAll+0x130>)
 800799c:	2201      	movs	r2, #1
 800799e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	3b01      	subs	r3, #1
 80079a4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1f1      	bne.n	8007990 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80079ac:	4b12      	ldr	r3, [pc, #72]	@ (80079f8 <xTaskResumeAll+0x134>)
 80079ae:	2200      	movs	r2, #0
 80079b0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80079b2:	4b10      	ldr	r3, [pc, #64]	@ (80079f4 <xTaskResumeAll+0x130>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d009      	beq.n	80079ce <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80079ba:	2301      	movs	r3, #1
 80079bc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80079be:	4b0f      	ldr	r3, [pc, #60]	@ (80079fc <xTaskResumeAll+0x138>)
 80079c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079c4:	601a      	str	r2, [r3, #0]
 80079c6:	f3bf 8f4f 	dsb	sy
 80079ca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80079ce:	f001 f9b5 	bl	8008d3c <vPortExitCritical>

	return xAlreadyYielded;
 80079d2:	68bb      	ldr	r3, [r7, #8]
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3710      	adds	r7, #16
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}
 80079dc:	20001318 	.word	0x20001318
 80079e0:	200012f0 	.word	0x200012f0
 80079e4:	200012b0 	.word	0x200012b0
 80079e8:	200012f8 	.word	0x200012f8
 80079ec:	20000e20 	.word	0x20000e20
 80079f0:	20000e1c 	.word	0x20000e1c
 80079f4:	20001304 	.word	0x20001304
 80079f8:	20001300 	.word	0x20001300
 80079fc:	e000ed04 	.word	0xe000ed04

08007a00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007a06:	4b04      	ldr	r3, [pc, #16]	@ (8007a18 <xTaskGetTickCount+0x18>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007a0c:	687b      	ldr	r3, [r7, #4]
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	370c      	adds	r7, #12
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bc80      	pop	{r7}
 8007a16:	4770      	bx	lr
 8007a18:	200012f4 	.word	0x200012f4

08007a1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b086      	sub	sp, #24
 8007a20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007a22:	2300      	movs	r3, #0
 8007a24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a26:	4b4f      	ldr	r3, [pc, #316]	@ (8007b64 <xTaskIncrementTick+0x148>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f040 8090 	bne.w	8007b50 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007a30:	4b4d      	ldr	r3, [pc, #308]	@ (8007b68 <xTaskIncrementTick+0x14c>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	3301      	adds	r3, #1
 8007a36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007a38:	4a4b      	ldr	r2, [pc, #300]	@ (8007b68 <xTaskIncrementTick+0x14c>)
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d121      	bne.n	8007a88 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007a44:	4b49      	ldr	r3, [pc, #292]	@ (8007b6c <xTaskIncrementTick+0x150>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00b      	beq.n	8007a66 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a52:	f383 8811 	msr	BASEPRI, r3
 8007a56:	f3bf 8f6f 	isb	sy
 8007a5a:	f3bf 8f4f 	dsb	sy
 8007a5e:	603b      	str	r3, [r7, #0]
}
 8007a60:	bf00      	nop
 8007a62:	bf00      	nop
 8007a64:	e7fd      	b.n	8007a62 <xTaskIncrementTick+0x46>
 8007a66:	4b41      	ldr	r3, [pc, #260]	@ (8007b6c <xTaskIncrementTick+0x150>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	60fb      	str	r3, [r7, #12]
 8007a6c:	4b40      	ldr	r3, [pc, #256]	@ (8007b70 <xTaskIncrementTick+0x154>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a3e      	ldr	r2, [pc, #248]	@ (8007b6c <xTaskIncrementTick+0x150>)
 8007a72:	6013      	str	r3, [r2, #0]
 8007a74:	4a3e      	ldr	r2, [pc, #248]	@ (8007b70 <xTaskIncrementTick+0x154>)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6013      	str	r3, [r2, #0]
 8007a7a:	4b3e      	ldr	r3, [pc, #248]	@ (8007b74 <xTaskIncrementTick+0x158>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	4a3c      	ldr	r2, [pc, #240]	@ (8007b74 <xTaskIncrementTick+0x158>)
 8007a82:	6013      	str	r3, [r2, #0]
 8007a84:	f000 fae0 	bl	8008048 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007a88:	4b3b      	ldr	r3, [pc, #236]	@ (8007b78 <xTaskIncrementTick+0x15c>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	693a      	ldr	r2, [r7, #16]
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	d349      	bcc.n	8007b26 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a92:	4b36      	ldr	r3, [pc, #216]	@ (8007b6c <xTaskIncrementTick+0x150>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d104      	bne.n	8007aa6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a9c:	4b36      	ldr	r3, [pc, #216]	@ (8007b78 <xTaskIncrementTick+0x15c>)
 8007a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8007aa2:	601a      	str	r2, [r3, #0]
					break;
 8007aa4:	e03f      	b.n	8007b26 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007aa6:	4b31      	ldr	r3, [pc, #196]	@ (8007b6c <xTaskIncrementTick+0x150>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007ab6:	693a      	ldr	r2, [r7, #16]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d203      	bcs.n	8007ac6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007abe:	4a2e      	ldr	r2, [pc, #184]	@ (8007b78 <xTaskIncrementTick+0x15c>)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007ac4:	e02f      	b.n	8007b26 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	3304      	adds	r3, #4
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7fe fcfe 	bl	80064cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d004      	beq.n	8007ae2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	3318      	adds	r3, #24
 8007adc:	4618      	mov	r0, r3
 8007ade:	f7fe fcf5 	bl	80064cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ae6:	4b25      	ldr	r3, [pc, #148]	@ (8007b7c <xTaskIncrementTick+0x160>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d903      	bls.n	8007af6 <xTaskIncrementTick+0xda>
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007af2:	4a22      	ldr	r2, [pc, #136]	@ (8007b7c <xTaskIncrementTick+0x160>)
 8007af4:	6013      	str	r3, [r2, #0]
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007afa:	4613      	mov	r3, r2
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	4413      	add	r3, r2
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	4a1f      	ldr	r2, [pc, #124]	@ (8007b80 <xTaskIncrementTick+0x164>)
 8007b04:	441a      	add	r2, r3
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	3304      	adds	r3, #4
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	4610      	mov	r0, r2
 8007b0e:	f7fe fc82 	bl	8006416 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b16:	4b1b      	ldr	r3, [pc, #108]	@ (8007b84 <xTaskIncrementTick+0x168>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d3b8      	bcc.n	8007a92 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007b20:	2301      	movs	r3, #1
 8007b22:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b24:	e7b5      	b.n	8007a92 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007b26:	4b17      	ldr	r3, [pc, #92]	@ (8007b84 <xTaskIncrementTick+0x168>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b2c:	4914      	ldr	r1, [pc, #80]	@ (8007b80 <xTaskIncrementTick+0x164>)
 8007b2e:	4613      	mov	r3, r2
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	4413      	add	r3, r2
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	440b      	add	r3, r1
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2b01      	cmp	r3, #1
 8007b3c:	d901      	bls.n	8007b42 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007b42:	4b11      	ldr	r3, [pc, #68]	@ (8007b88 <xTaskIncrementTick+0x16c>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d007      	beq.n	8007b5a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	617b      	str	r3, [r7, #20]
 8007b4e:	e004      	b.n	8007b5a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007b50:	4b0e      	ldr	r3, [pc, #56]	@ (8007b8c <xTaskIncrementTick+0x170>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	3301      	adds	r3, #1
 8007b56:	4a0d      	ldr	r2, [pc, #52]	@ (8007b8c <xTaskIncrementTick+0x170>)
 8007b58:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007b5a:	697b      	ldr	r3, [r7, #20]
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3718      	adds	r7, #24
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}
 8007b64:	20001318 	.word	0x20001318
 8007b68:	200012f4 	.word	0x200012f4
 8007b6c:	200012a8 	.word	0x200012a8
 8007b70:	200012ac 	.word	0x200012ac
 8007b74:	20001308 	.word	0x20001308
 8007b78:	20001310 	.word	0x20001310
 8007b7c:	200012f8 	.word	0x200012f8
 8007b80:	20000e20 	.word	0x20000e20
 8007b84:	20000e1c 	.word	0x20000e1c
 8007b88:	20001304 	.word	0x20001304
 8007b8c:	20001300 	.word	0x20001300

08007b90 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007b96:	4b2a      	ldr	r3, [pc, #168]	@ (8007c40 <vTaskSwitchContext+0xb0>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d003      	beq.n	8007ba6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007b9e:	4b29      	ldr	r3, [pc, #164]	@ (8007c44 <vTaskSwitchContext+0xb4>)
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007ba4:	e047      	b.n	8007c36 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007ba6:	4b27      	ldr	r3, [pc, #156]	@ (8007c44 <vTaskSwitchContext+0xb4>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bac:	4b26      	ldr	r3, [pc, #152]	@ (8007c48 <vTaskSwitchContext+0xb8>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	60fb      	str	r3, [r7, #12]
 8007bb2:	e011      	b.n	8007bd8 <vTaskSwitchContext+0x48>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10b      	bne.n	8007bd2 <vTaskSwitchContext+0x42>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bbe:	f383 8811 	msr	BASEPRI, r3
 8007bc2:	f3bf 8f6f 	isb	sy
 8007bc6:	f3bf 8f4f 	dsb	sy
 8007bca:	607b      	str	r3, [r7, #4]
}
 8007bcc:	bf00      	nop
 8007bce:	bf00      	nop
 8007bd0:	e7fd      	b.n	8007bce <vTaskSwitchContext+0x3e>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	60fb      	str	r3, [r7, #12]
 8007bd8:	491c      	ldr	r1, [pc, #112]	@ (8007c4c <vTaskSwitchContext+0xbc>)
 8007bda:	68fa      	ldr	r2, [r7, #12]
 8007bdc:	4613      	mov	r3, r2
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	4413      	add	r3, r2
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	440b      	add	r3, r1
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d0e3      	beq.n	8007bb4 <vTaskSwitchContext+0x24>
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	4613      	mov	r3, r2
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	4413      	add	r3, r2
 8007bf4:	009b      	lsls	r3, r3, #2
 8007bf6:	4a15      	ldr	r2, [pc, #84]	@ (8007c4c <vTaskSwitchContext+0xbc>)
 8007bf8:	4413      	add	r3, r2
 8007bfa:	60bb      	str	r3, [r7, #8]
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	685a      	ldr	r2, [r3, #4]
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	605a      	str	r2, [r3, #4]
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	685a      	ldr	r2, [r3, #4]
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	3308      	adds	r3, #8
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d104      	bne.n	8007c1c <vTaskSwitchContext+0x8c>
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	685a      	ldr	r2, [r3, #4]
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	605a      	str	r2, [r3, #4]
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	4a0b      	ldr	r2, [pc, #44]	@ (8007c50 <vTaskSwitchContext+0xc0>)
 8007c24:	6013      	str	r3, [r2, #0]
 8007c26:	4a08      	ldr	r2, [pc, #32]	@ (8007c48 <vTaskSwitchContext+0xb8>)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007c2c:	4b08      	ldr	r3, [pc, #32]	@ (8007c50 <vTaskSwitchContext+0xc0>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	3354      	adds	r3, #84	@ 0x54
 8007c32:	4a08      	ldr	r2, [pc, #32]	@ (8007c54 <vTaskSwitchContext+0xc4>)
 8007c34:	6013      	str	r3, [r2, #0]
}
 8007c36:	bf00      	nop
 8007c38:	3714      	adds	r7, #20
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bc80      	pop	{r7}
 8007c3e:	4770      	bx	lr
 8007c40:	20001318 	.word	0x20001318
 8007c44:	20001304 	.word	0x20001304
 8007c48:	200012f8 	.word	0x200012f8
 8007c4c:	20000e20 	.word	0x20000e20
 8007c50:	20000e1c 	.word	0x20000e1c
 8007c54:	20000020 	.word	0x20000020

08007c58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d10b      	bne.n	8007c80 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c6c:	f383 8811 	msr	BASEPRI, r3
 8007c70:	f3bf 8f6f 	isb	sy
 8007c74:	f3bf 8f4f 	dsb	sy
 8007c78:	60fb      	str	r3, [r7, #12]
}
 8007c7a:	bf00      	nop
 8007c7c:	bf00      	nop
 8007c7e:	e7fd      	b.n	8007c7c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007c80:	4b07      	ldr	r3, [pc, #28]	@ (8007ca0 <vTaskPlaceOnEventList+0x48>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	3318      	adds	r3, #24
 8007c86:	4619      	mov	r1, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f7fe fbe7 	bl	800645c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007c8e:	2101      	movs	r1, #1
 8007c90:	6838      	ldr	r0, [r7, #0]
 8007c92:	f000 fb87 	bl	80083a4 <prvAddCurrentTaskToDelayedList>
}
 8007c96:	bf00      	nop
 8007c98:	3710      	adds	r7, #16
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	20000e1c 	.word	0x20000e1c

08007ca4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b086      	sub	sp, #24
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d10b      	bne.n	8007cce <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cba:	f383 8811 	msr	BASEPRI, r3
 8007cbe:	f3bf 8f6f 	isb	sy
 8007cc2:	f3bf 8f4f 	dsb	sy
 8007cc6:	617b      	str	r3, [r7, #20]
}
 8007cc8:	bf00      	nop
 8007cca:	bf00      	nop
 8007ccc:	e7fd      	b.n	8007cca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007cce:	4b0a      	ldr	r3, [pc, #40]	@ (8007cf8 <vTaskPlaceOnEventListRestricted+0x54>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	3318      	adds	r3, #24
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	68f8      	ldr	r0, [r7, #12]
 8007cd8:	f7fe fb9d 	bl	8006416 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d002      	beq.n	8007ce8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ce6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007ce8:	6879      	ldr	r1, [r7, #4]
 8007cea:	68b8      	ldr	r0, [r7, #8]
 8007cec:	f000 fb5a 	bl	80083a4 <prvAddCurrentTaskToDelayedList>
	}
 8007cf0:	bf00      	nop
 8007cf2:	3718      	adds	r7, #24
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	20000e1c 	.word	0x20000e1c

08007cfc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b086      	sub	sp, #24
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d10b      	bne.n	8007d2a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d16:	f383 8811 	msr	BASEPRI, r3
 8007d1a:	f3bf 8f6f 	isb	sy
 8007d1e:	f3bf 8f4f 	dsb	sy
 8007d22:	60fb      	str	r3, [r7, #12]
}
 8007d24:	bf00      	nop
 8007d26:	bf00      	nop
 8007d28:	e7fd      	b.n	8007d26 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	3318      	adds	r3, #24
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f7fe fbcc 	bl	80064cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d34:	4b1d      	ldr	r3, [pc, #116]	@ (8007dac <xTaskRemoveFromEventList+0xb0>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d11d      	bne.n	8007d78 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	3304      	adds	r3, #4
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7fe fbc3 	bl	80064cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d4a:	4b19      	ldr	r3, [pc, #100]	@ (8007db0 <xTaskRemoveFromEventList+0xb4>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d903      	bls.n	8007d5a <xTaskRemoveFromEventList+0x5e>
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d56:	4a16      	ldr	r2, [pc, #88]	@ (8007db0 <xTaskRemoveFromEventList+0xb4>)
 8007d58:	6013      	str	r3, [r2, #0]
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5e:	4613      	mov	r3, r2
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	4413      	add	r3, r2
 8007d64:	009b      	lsls	r3, r3, #2
 8007d66:	4a13      	ldr	r2, [pc, #76]	@ (8007db4 <xTaskRemoveFromEventList+0xb8>)
 8007d68:	441a      	add	r2, r3
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	3304      	adds	r3, #4
 8007d6e:	4619      	mov	r1, r3
 8007d70:	4610      	mov	r0, r2
 8007d72:	f7fe fb50 	bl	8006416 <vListInsertEnd>
 8007d76:	e005      	b.n	8007d84 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	3318      	adds	r3, #24
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	480e      	ldr	r0, [pc, #56]	@ (8007db8 <xTaskRemoveFromEventList+0xbc>)
 8007d80:	f7fe fb49 	bl	8006416 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d88:	4b0c      	ldr	r3, [pc, #48]	@ (8007dbc <xTaskRemoveFromEventList+0xc0>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d905      	bls.n	8007d9e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007d92:	2301      	movs	r3, #1
 8007d94:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007d96:	4b0a      	ldr	r3, [pc, #40]	@ (8007dc0 <xTaskRemoveFromEventList+0xc4>)
 8007d98:	2201      	movs	r2, #1
 8007d9a:	601a      	str	r2, [r3, #0]
 8007d9c:	e001      	b.n	8007da2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007da2:	697b      	ldr	r3, [r7, #20]
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3718      	adds	r7, #24
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	20001318 	.word	0x20001318
 8007db0:	200012f8 	.word	0x200012f8
 8007db4:	20000e20 	.word	0x20000e20
 8007db8:	200012b0 	.word	0x200012b0
 8007dbc:	20000e1c 	.word	0x20000e1c
 8007dc0:	20001304 	.word	0x20001304

08007dc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007dcc:	4b06      	ldr	r3, [pc, #24]	@ (8007de8 <vTaskInternalSetTimeOutState+0x24>)
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007dd4:	4b05      	ldr	r3, [pc, #20]	@ (8007dec <vTaskInternalSetTimeOutState+0x28>)
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	605a      	str	r2, [r3, #4]
}
 8007ddc:	bf00      	nop
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bc80      	pop	{r7}
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	20001308 	.word	0x20001308
 8007dec:	200012f4 	.word	0x200012f4

08007df0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b088      	sub	sp, #32
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d10b      	bne.n	8007e18 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e04:	f383 8811 	msr	BASEPRI, r3
 8007e08:	f3bf 8f6f 	isb	sy
 8007e0c:	f3bf 8f4f 	dsb	sy
 8007e10:	613b      	str	r3, [r7, #16]
}
 8007e12:	bf00      	nop
 8007e14:	bf00      	nop
 8007e16:	e7fd      	b.n	8007e14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d10b      	bne.n	8007e36 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	60fb      	str	r3, [r7, #12]
}
 8007e30:	bf00      	nop
 8007e32:	bf00      	nop
 8007e34:	e7fd      	b.n	8007e32 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007e36:	f000 ff51 	bl	8008cdc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8007eb0 <xTaskCheckForTimeOut+0xc0>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	69ba      	ldr	r2, [r7, #24]
 8007e46:	1ad3      	subs	r3, r2, r3
 8007e48:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e52:	d102      	bne.n	8007e5a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007e54:	2300      	movs	r3, #0
 8007e56:	61fb      	str	r3, [r7, #28]
 8007e58:	e023      	b.n	8007ea2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	4b15      	ldr	r3, [pc, #84]	@ (8007eb4 <xTaskCheckForTimeOut+0xc4>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d007      	beq.n	8007e76 <xTaskCheckForTimeOut+0x86>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	69ba      	ldr	r2, [r7, #24]
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d302      	bcc.n	8007e76 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007e70:	2301      	movs	r3, #1
 8007e72:	61fb      	str	r3, [r7, #28]
 8007e74:	e015      	b.n	8007ea2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	697a      	ldr	r2, [r7, #20]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d20b      	bcs.n	8007e98 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	1ad2      	subs	r2, r2, r3
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f7ff ff99 	bl	8007dc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007e92:	2300      	movs	r3, #0
 8007e94:	61fb      	str	r3, [r7, #28]
 8007e96:	e004      	b.n	8007ea2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007ea2:	f000 ff4b 	bl	8008d3c <vPortExitCritical>

	return xReturn;
 8007ea6:	69fb      	ldr	r3, [r7, #28]
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3720      	adds	r7, #32
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}
 8007eb0:	200012f4 	.word	0x200012f4
 8007eb4:	20001308 	.word	0x20001308

08007eb8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007eb8:	b480      	push	{r7}
 8007eba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007ebc:	4b03      	ldr	r3, [pc, #12]	@ (8007ecc <vTaskMissedYield+0x14>)
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	601a      	str	r2, [r3, #0]
}
 8007ec2:	bf00      	nop
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bc80      	pop	{r7}
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	20001304 	.word	0x20001304

08007ed0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b082      	sub	sp, #8
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007ed8:	f000 f852 	bl	8007f80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007edc:	4b06      	ldr	r3, [pc, #24]	@ (8007ef8 <prvIdleTask+0x28>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d9f9      	bls.n	8007ed8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007ee4:	4b05      	ldr	r3, [pc, #20]	@ (8007efc <prvIdleTask+0x2c>)
 8007ee6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eea:	601a      	str	r2, [r3, #0]
 8007eec:	f3bf 8f4f 	dsb	sy
 8007ef0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007ef4:	e7f0      	b.n	8007ed8 <prvIdleTask+0x8>
 8007ef6:	bf00      	nop
 8007ef8:	20000e20 	.word	0x20000e20
 8007efc:	e000ed04 	.word	0xe000ed04

08007f00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b082      	sub	sp, #8
 8007f04:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f06:	2300      	movs	r3, #0
 8007f08:	607b      	str	r3, [r7, #4]
 8007f0a:	e00c      	b.n	8007f26 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	4613      	mov	r3, r2
 8007f10:	009b      	lsls	r3, r3, #2
 8007f12:	4413      	add	r3, r2
 8007f14:	009b      	lsls	r3, r3, #2
 8007f16:	4a12      	ldr	r2, [pc, #72]	@ (8007f60 <prvInitialiseTaskLists+0x60>)
 8007f18:	4413      	add	r3, r2
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f7fe fa50 	bl	80063c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	3301      	adds	r3, #1
 8007f24:	607b      	str	r3, [r7, #4]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b37      	cmp	r3, #55	@ 0x37
 8007f2a:	d9ef      	bls.n	8007f0c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007f2c:	480d      	ldr	r0, [pc, #52]	@ (8007f64 <prvInitialiseTaskLists+0x64>)
 8007f2e:	f7fe fa47 	bl	80063c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007f32:	480d      	ldr	r0, [pc, #52]	@ (8007f68 <prvInitialiseTaskLists+0x68>)
 8007f34:	f7fe fa44 	bl	80063c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007f38:	480c      	ldr	r0, [pc, #48]	@ (8007f6c <prvInitialiseTaskLists+0x6c>)
 8007f3a:	f7fe fa41 	bl	80063c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007f3e:	480c      	ldr	r0, [pc, #48]	@ (8007f70 <prvInitialiseTaskLists+0x70>)
 8007f40:	f7fe fa3e 	bl	80063c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007f44:	480b      	ldr	r0, [pc, #44]	@ (8007f74 <prvInitialiseTaskLists+0x74>)
 8007f46:	f7fe fa3b 	bl	80063c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f78 <prvInitialiseTaskLists+0x78>)
 8007f4c:	4a05      	ldr	r2, [pc, #20]	@ (8007f64 <prvInitialiseTaskLists+0x64>)
 8007f4e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007f50:	4b0a      	ldr	r3, [pc, #40]	@ (8007f7c <prvInitialiseTaskLists+0x7c>)
 8007f52:	4a05      	ldr	r2, [pc, #20]	@ (8007f68 <prvInitialiseTaskLists+0x68>)
 8007f54:	601a      	str	r2, [r3, #0]
}
 8007f56:	bf00      	nop
 8007f58:	3708      	adds	r7, #8
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	20000e20 	.word	0x20000e20
 8007f64:	20001280 	.word	0x20001280
 8007f68:	20001294 	.word	0x20001294
 8007f6c:	200012b0 	.word	0x200012b0
 8007f70:	200012c4 	.word	0x200012c4
 8007f74:	200012dc 	.word	0x200012dc
 8007f78:	200012a8 	.word	0x200012a8
 8007f7c:	200012ac 	.word	0x200012ac

08007f80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b082      	sub	sp, #8
 8007f84:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f86:	e019      	b.n	8007fbc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007f88:	f000 fea8 	bl	8008cdc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f8c:	4b10      	ldr	r3, [pc, #64]	@ (8007fd0 <prvCheckTasksWaitingTermination+0x50>)
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	3304      	adds	r3, #4
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f7fe fa97 	bl	80064cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd4 <prvCheckTasksWaitingTermination+0x54>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	3b01      	subs	r3, #1
 8007fa4:	4a0b      	ldr	r2, [pc, #44]	@ (8007fd4 <prvCheckTasksWaitingTermination+0x54>)
 8007fa6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8007fd8 <prvCheckTasksWaitingTermination+0x58>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	3b01      	subs	r3, #1
 8007fae:	4a0a      	ldr	r2, [pc, #40]	@ (8007fd8 <prvCheckTasksWaitingTermination+0x58>)
 8007fb0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007fb2:	f000 fec3 	bl	8008d3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f810 	bl	8007fdc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007fbc:	4b06      	ldr	r3, [pc, #24]	@ (8007fd8 <prvCheckTasksWaitingTermination+0x58>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1e1      	bne.n	8007f88 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007fc4:	bf00      	nop
 8007fc6:	bf00      	nop
 8007fc8:	3708      	adds	r7, #8
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	200012c4 	.word	0x200012c4
 8007fd4:	200012f0 	.word	0x200012f0
 8007fd8:	200012d8 	.word	0x200012d8

08007fdc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	3354      	adds	r3, #84	@ 0x54
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f001 f96d 	bl	80092c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d108      	bne.n	800800a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f001 f83d 	bl	800907c <vPortFree>
				vPortFree( pxTCB );
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f001 f83a 	bl	800907c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008008:	e019      	b.n	800803e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008010:	2b01      	cmp	r3, #1
 8008012:	d103      	bne.n	800801c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f001 f831 	bl	800907c <vPortFree>
	}
 800801a:	e010      	b.n	800803e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008022:	2b02      	cmp	r3, #2
 8008024:	d00b      	beq.n	800803e <prvDeleteTCB+0x62>
	__asm volatile
 8008026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800802a:	f383 8811 	msr	BASEPRI, r3
 800802e:	f3bf 8f6f 	isb	sy
 8008032:	f3bf 8f4f 	dsb	sy
 8008036:	60fb      	str	r3, [r7, #12]
}
 8008038:	bf00      	nop
 800803a:	bf00      	nop
 800803c:	e7fd      	b.n	800803a <prvDeleteTCB+0x5e>
	}
 800803e:	bf00      	nop
 8008040:	3710      	adds	r7, #16
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
	...

08008048 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800804e:	4b0c      	ldr	r3, [pc, #48]	@ (8008080 <prvResetNextTaskUnblockTime+0x38>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d104      	bne.n	8008062 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008058:	4b0a      	ldr	r3, [pc, #40]	@ (8008084 <prvResetNextTaskUnblockTime+0x3c>)
 800805a:	f04f 32ff 	mov.w	r2, #4294967295
 800805e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008060:	e008      	b.n	8008074 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008062:	4b07      	ldr	r3, [pc, #28]	@ (8008080 <prvResetNextTaskUnblockTime+0x38>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	68db      	ldr	r3, [r3, #12]
 800806a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	4a04      	ldr	r2, [pc, #16]	@ (8008084 <prvResetNextTaskUnblockTime+0x3c>)
 8008072:	6013      	str	r3, [r2, #0]
}
 8008074:	bf00      	nop
 8008076:	370c      	adds	r7, #12
 8008078:	46bd      	mov	sp, r7
 800807a:	bc80      	pop	{r7}
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	200012a8 	.word	0x200012a8
 8008084:	20001310 	.word	0x20001310

08008088 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800808e:	4b0b      	ldr	r3, [pc, #44]	@ (80080bc <xTaskGetSchedulerState+0x34>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d102      	bne.n	800809c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008096:	2301      	movs	r3, #1
 8008098:	607b      	str	r3, [r7, #4]
 800809a:	e008      	b.n	80080ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800809c:	4b08      	ldr	r3, [pc, #32]	@ (80080c0 <xTaskGetSchedulerState+0x38>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d102      	bne.n	80080aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80080a4:	2302      	movs	r3, #2
 80080a6:	607b      	str	r3, [r7, #4]
 80080a8:	e001      	b.n	80080ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80080aa:	2300      	movs	r3, #0
 80080ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80080ae:	687b      	ldr	r3, [r7, #4]
	}
 80080b0:	4618      	mov	r0, r3
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bc80      	pop	{r7}
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	200012fc 	.word	0x200012fc
 80080c0:	20001318 	.word	0x20001318

080080c4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80080d0:	2300      	movs	r3, #0
 80080d2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d051      	beq.n	800817e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080de:	4b2a      	ldr	r3, [pc, #168]	@ (8008188 <xTaskPriorityInherit+0xc4>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d241      	bcs.n	800816c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	699b      	ldr	r3, [r3, #24]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	db06      	blt.n	80080fe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080f0:	4b25      	ldr	r3, [pc, #148]	@ (8008188 <xTaskPriorityInherit+0xc4>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	6959      	ldr	r1, [r3, #20]
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008106:	4613      	mov	r3, r2
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	4413      	add	r3, r2
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	4a1f      	ldr	r2, [pc, #124]	@ (800818c <xTaskPriorityInherit+0xc8>)
 8008110:	4413      	add	r3, r2
 8008112:	4299      	cmp	r1, r3
 8008114:	d122      	bne.n	800815c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	3304      	adds	r3, #4
 800811a:	4618      	mov	r0, r3
 800811c:	f7fe f9d6 	bl	80064cc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008120:	4b19      	ldr	r3, [pc, #100]	@ (8008188 <xTaskPriorityInherit+0xc4>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800812e:	4b18      	ldr	r3, [pc, #96]	@ (8008190 <xTaskPriorityInherit+0xcc>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	429a      	cmp	r2, r3
 8008134:	d903      	bls.n	800813e <xTaskPriorityInherit+0x7a>
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800813a:	4a15      	ldr	r2, [pc, #84]	@ (8008190 <xTaskPriorityInherit+0xcc>)
 800813c:	6013      	str	r3, [r2, #0]
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008142:	4613      	mov	r3, r2
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	4413      	add	r3, r2
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	4a10      	ldr	r2, [pc, #64]	@ (800818c <xTaskPriorityInherit+0xc8>)
 800814c:	441a      	add	r2, r3
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	3304      	adds	r3, #4
 8008152:	4619      	mov	r1, r3
 8008154:	4610      	mov	r0, r2
 8008156:	f7fe f95e 	bl	8006416 <vListInsertEnd>
 800815a:	e004      	b.n	8008166 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800815c:	4b0a      	ldr	r3, [pc, #40]	@ (8008188 <xTaskPriorityInherit+0xc4>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008166:	2301      	movs	r3, #1
 8008168:	60fb      	str	r3, [r7, #12]
 800816a:	e008      	b.n	800817e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008170:	4b05      	ldr	r3, [pc, #20]	@ (8008188 <xTaskPriorityInherit+0xc4>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008176:	429a      	cmp	r2, r3
 8008178:	d201      	bcs.n	800817e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800817a:	2301      	movs	r3, #1
 800817c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800817e:	68fb      	ldr	r3, [r7, #12]
	}
 8008180:	4618      	mov	r0, r3
 8008182:	3710      	adds	r7, #16
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}
 8008188:	20000e1c 	.word	0x20000e1c
 800818c:	20000e20 	.word	0x20000e20
 8008190:	200012f8 	.word	0x200012f8

08008194 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008194:	b580      	push	{r7, lr}
 8008196:	b086      	sub	sp, #24
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80081a0:	2300      	movs	r3, #0
 80081a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d058      	beq.n	800825c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80081aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008268 <xTaskPriorityDisinherit+0xd4>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	693a      	ldr	r2, [r7, #16]
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d00b      	beq.n	80081cc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80081b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b8:	f383 8811 	msr	BASEPRI, r3
 80081bc:	f3bf 8f6f 	isb	sy
 80081c0:	f3bf 8f4f 	dsb	sy
 80081c4:	60fb      	str	r3, [r7, #12]
}
 80081c6:	bf00      	nop
 80081c8:	bf00      	nop
 80081ca:	e7fd      	b.n	80081c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d10b      	bne.n	80081ec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80081d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d8:	f383 8811 	msr	BASEPRI, r3
 80081dc:	f3bf 8f6f 	isb	sy
 80081e0:	f3bf 8f4f 	dsb	sy
 80081e4:	60bb      	str	r3, [r7, #8]
}
 80081e6:	bf00      	nop
 80081e8:	bf00      	nop
 80081ea:	e7fd      	b.n	80081e8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081f0:	1e5a      	subs	r2, r3, #1
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80081f6:	693b      	ldr	r3, [r7, #16]
 80081f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081fe:	429a      	cmp	r2, r3
 8008200:	d02c      	beq.n	800825c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008206:	2b00      	cmp	r3, #0
 8008208:	d128      	bne.n	800825c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	3304      	adds	r3, #4
 800820e:	4618      	mov	r0, r3
 8008210:	f7fe f95c 	bl	80064cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008220:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800822c:	4b0f      	ldr	r3, [pc, #60]	@ (800826c <xTaskPriorityDisinherit+0xd8>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	429a      	cmp	r2, r3
 8008232:	d903      	bls.n	800823c <xTaskPriorityDisinherit+0xa8>
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008238:	4a0c      	ldr	r2, [pc, #48]	@ (800826c <xTaskPriorityDisinherit+0xd8>)
 800823a:	6013      	str	r3, [r2, #0]
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008240:	4613      	mov	r3, r2
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	4413      	add	r3, r2
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	4a09      	ldr	r2, [pc, #36]	@ (8008270 <xTaskPriorityDisinherit+0xdc>)
 800824a:	441a      	add	r2, r3
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	3304      	adds	r3, #4
 8008250:	4619      	mov	r1, r3
 8008252:	4610      	mov	r0, r2
 8008254:	f7fe f8df 	bl	8006416 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008258:	2301      	movs	r3, #1
 800825a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800825c:	697b      	ldr	r3, [r7, #20]
	}
 800825e:	4618      	mov	r0, r3
 8008260:	3718      	adds	r7, #24
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	20000e1c 	.word	0x20000e1c
 800826c:	200012f8 	.word	0x200012f8
 8008270:	20000e20 	.word	0x20000e20

08008274 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008274:	b580      	push	{r7, lr}
 8008276:	b088      	sub	sp, #32
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008282:	2301      	movs	r3, #1
 8008284:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d06c      	beq.n	8008366 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008290:	2b00      	cmp	r3, #0
 8008292:	d10b      	bne.n	80082ac <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008298:	f383 8811 	msr	BASEPRI, r3
 800829c:	f3bf 8f6f 	isb	sy
 80082a0:	f3bf 8f4f 	dsb	sy
 80082a4:	60fb      	str	r3, [r7, #12]
}
 80082a6:	bf00      	nop
 80082a8:	bf00      	nop
 80082aa:	e7fd      	b.n	80082a8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d902      	bls.n	80082bc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	61fb      	str	r3, [r7, #28]
 80082ba:	e002      	b.n	80082c2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80082bc:	69bb      	ldr	r3, [r7, #24]
 80082be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082c0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c6:	69fa      	ldr	r2, [r7, #28]
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d04c      	beq.n	8008366 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80082cc:	69bb      	ldr	r3, [r7, #24]
 80082ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082d0:	697a      	ldr	r2, [r7, #20]
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d147      	bne.n	8008366 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80082d6:	4b26      	ldr	r3, [pc, #152]	@ (8008370 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	69ba      	ldr	r2, [r7, #24]
 80082dc:	429a      	cmp	r2, r3
 80082de:	d10b      	bne.n	80082f8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80082e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e4:	f383 8811 	msr	BASEPRI, r3
 80082e8:	f3bf 8f6f 	isb	sy
 80082ec:	f3bf 8f4f 	dsb	sy
 80082f0:	60bb      	str	r3, [r7, #8]
}
 80082f2:	bf00      	nop
 80082f4:	bf00      	nop
 80082f6:	e7fd      	b.n	80082f4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80082f8:	69bb      	ldr	r3, [r7, #24]
 80082fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80082fe:	69bb      	ldr	r3, [r7, #24]
 8008300:	69fa      	ldr	r2, [r7, #28]
 8008302:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008304:	69bb      	ldr	r3, [r7, #24]
 8008306:	699b      	ldr	r3, [r3, #24]
 8008308:	2b00      	cmp	r3, #0
 800830a:	db04      	blt.n	8008316 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008316:	69bb      	ldr	r3, [r7, #24]
 8008318:	6959      	ldr	r1, [r3, #20]
 800831a:	693a      	ldr	r2, [r7, #16]
 800831c:	4613      	mov	r3, r2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	4413      	add	r3, r2
 8008322:	009b      	lsls	r3, r3, #2
 8008324:	4a13      	ldr	r2, [pc, #76]	@ (8008374 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008326:	4413      	add	r3, r2
 8008328:	4299      	cmp	r1, r3
 800832a:	d11c      	bne.n	8008366 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	3304      	adds	r3, #4
 8008330:	4618      	mov	r0, r3
 8008332:	f7fe f8cb 	bl	80064cc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800833a:	4b0f      	ldr	r3, [pc, #60]	@ (8008378 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	429a      	cmp	r2, r3
 8008340:	d903      	bls.n	800834a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008346:	4a0c      	ldr	r2, [pc, #48]	@ (8008378 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008348:	6013      	str	r3, [r2, #0]
 800834a:	69bb      	ldr	r3, [r7, #24]
 800834c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800834e:	4613      	mov	r3, r2
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4413      	add	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	4a07      	ldr	r2, [pc, #28]	@ (8008374 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008358:	441a      	add	r2, r3
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	3304      	adds	r3, #4
 800835e:	4619      	mov	r1, r3
 8008360:	4610      	mov	r0, r2
 8008362:	f7fe f858 	bl	8006416 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008366:	bf00      	nop
 8008368:	3720      	adds	r7, #32
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	20000e1c 	.word	0x20000e1c
 8008374:	20000e20 	.word	0x20000e20
 8008378:	200012f8 	.word	0x200012f8

0800837c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800837c:	b480      	push	{r7}
 800837e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008380:	4b07      	ldr	r3, [pc, #28]	@ (80083a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d004      	beq.n	8008392 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008388:	4b05      	ldr	r3, [pc, #20]	@ (80083a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800838e:	3201      	adds	r2, #1
 8008390:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008392:	4b03      	ldr	r3, [pc, #12]	@ (80083a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008394:	681b      	ldr	r3, [r3, #0]
	}
 8008396:	4618      	mov	r0, r3
 8008398:	46bd      	mov	sp, r7
 800839a:	bc80      	pop	{r7}
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	20000e1c 	.word	0x20000e1c

080083a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80083ae:	4b21      	ldr	r3, [pc, #132]	@ (8008434 <prvAddCurrentTaskToDelayedList+0x90>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083b4:	4b20      	ldr	r3, [pc, #128]	@ (8008438 <prvAddCurrentTaskToDelayedList+0x94>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	3304      	adds	r3, #4
 80083ba:	4618      	mov	r0, r3
 80083bc:	f7fe f886 	bl	80064cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c6:	d10a      	bne.n	80083de <prvAddCurrentTaskToDelayedList+0x3a>
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d007      	beq.n	80083de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083ce:	4b1a      	ldr	r3, [pc, #104]	@ (8008438 <prvAddCurrentTaskToDelayedList+0x94>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	3304      	adds	r3, #4
 80083d4:	4619      	mov	r1, r3
 80083d6:	4819      	ldr	r0, [pc, #100]	@ (800843c <prvAddCurrentTaskToDelayedList+0x98>)
 80083d8:	f7fe f81d 	bl	8006416 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80083dc:	e026      	b.n	800842c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80083de:	68fa      	ldr	r2, [r7, #12]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	4413      	add	r3, r2
 80083e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80083e6:	4b14      	ldr	r3, [pc, #80]	@ (8008438 <prvAddCurrentTaskToDelayedList+0x94>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68ba      	ldr	r2, [r7, #8]
 80083ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80083ee:	68ba      	ldr	r2, [r7, #8]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d209      	bcs.n	800840a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083f6:	4b12      	ldr	r3, [pc, #72]	@ (8008440 <prvAddCurrentTaskToDelayedList+0x9c>)
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	4b0f      	ldr	r3, [pc, #60]	@ (8008438 <prvAddCurrentTaskToDelayedList+0x94>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	3304      	adds	r3, #4
 8008400:	4619      	mov	r1, r3
 8008402:	4610      	mov	r0, r2
 8008404:	f7fe f82a 	bl	800645c <vListInsert>
}
 8008408:	e010      	b.n	800842c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800840a:	4b0e      	ldr	r3, [pc, #56]	@ (8008444 <prvAddCurrentTaskToDelayedList+0xa0>)
 800840c:	681a      	ldr	r2, [r3, #0]
 800840e:	4b0a      	ldr	r3, [pc, #40]	@ (8008438 <prvAddCurrentTaskToDelayedList+0x94>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	3304      	adds	r3, #4
 8008414:	4619      	mov	r1, r3
 8008416:	4610      	mov	r0, r2
 8008418:	f7fe f820 	bl	800645c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800841c:	4b0a      	ldr	r3, [pc, #40]	@ (8008448 <prvAddCurrentTaskToDelayedList+0xa4>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	68ba      	ldr	r2, [r7, #8]
 8008422:	429a      	cmp	r2, r3
 8008424:	d202      	bcs.n	800842c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008426:	4a08      	ldr	r2, [pc, #32]	@ (8008448 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	6013      	str	r3, [r2, #0]
}
 800842c:	bf00      	nop
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	200012f4 	.word	0x200012f4
 8008438:	20000e1c 	.word	0x20000e1c
 800843c:	200012dc 	.word	0x200012dc
 8008440:	200012ac 	.word	0x200012ac
 8008444:	200012a8 	.word	0x200012a8
 8008448:	20001310 	.word	0x20001310

0800844c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b08a      	sub	sp, #40	@ 0x28
 8008450:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008452:	2300      	movs	r3, #0
 8008454:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008456:	f000 fb11 	bl	8008a7c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800845a:	4b1d      	ldr	r3, [pc, #116]	@ (80084d0 <xTimerCreateTimerTask+0x84>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d021      	beq.n	80084a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008462:	2300      	movs	r3, #0
 8008464:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008466:	2300      	movs	r3, #0
 8008468:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800846a:	1d3a      	adds	r2, r7, #4
 800846c:	f107 0108 	add.w	r1, r7, #8
 8008470:	f107 030c 	add.w	r3, r7, #12
 8008474:	4618      	mov	r0, r3
 8008476:	f7fd ff89 	bl	800638c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800847a:	6879      	ldr	r1, [r7, #4]
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	9202      	str	r2, [sp, #8]
 8008482:	9301      	str	r3, [sp, #4]
 8008484:	2302      	movs	r3, #2
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	2300      	movs	r3, #0
 800848a:	460a      	mov	r2, r1
 800848c:	4911      	ldr	r1, [pc, #68]	@ (80084d4 <xTimerCreateTimerTask+0x88>)
 800848e:	4812      	ldr	r0, [pc, #72]	@ (80084d8 <xTimerCreateTimerTask+0x8c>)
 8008490:	f7fe ff32 	bl	80072f8 <xTaskCreateStatic>
 8008494:	4603      	mov	r3, r0
 8008496:	4a11      	ldr	r2, [pc, #68]	@ (80084dc <xTimerCreateTimerTask+0x90>)
 8008498:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800849a:	4b10      	ldr	r3, [pc, #64]	@ (80084dc <xTimerCreateTimerTask+0x90>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d001      	beq.n	80084a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80084a2:	2301      	movs	r3, #1
 80084a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d10b      	bne.n	80084c4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80084ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	613b      	str	r3, [r7, #16]
}
 80084be:	bf00      	nop
 80084c0:	bf00      	nop
 80084c2:	e7fd      	b.n	80084c0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80084c4:	697b      	ldr	r3, [r7, #20]
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3718      	adds	r7, #24
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}
 80084ce:	bf00      	nop
 80084d0:	2000134c 	.word	0x2000134c
 80084d4:	0800969c 	.word	0x0800969c
 80084d8:	08008619 	.word	0x08008619
 80084dc:	20001350 	.word	0x20001350

080084e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b08a      	sub	sp, #40	@ 0x28
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	60f8      	str	r0, [r7, #12]
 80084e8:	60b9      	str	r1, [r7, #8]
 80084ea:	607a      	str	r2, [r7, #4]
 80084ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80084ee:	2300      	movs	r3, #0
 80084f0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d10b      	bne.n	8008510 <xTimerGenericCommand+0x30>
	__asm volatile
 80084f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084fc:	f383 8811 	msr	BASEPRI, r3
 8008500:	f3bf 8f6f 	isb	sy
 8008504:	f3bf 8f4f 	dsb	sy
 8008508:	623b      	str	r3, [r7, #32]
}
 800850a:	bf00      	nop
 800850c:	bf00      	nop
 800850e:	e7fd      	b.n	800850c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008510:	4b19      	ldr	r3, [pc, #100]	@ (8008578 <xTimerGenericCommand+0x98>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d02a      	beq.n	800856e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	2b05      	cmp	r3, #5
 8008528:	dc18      	bgt.n	800855c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800852a:	f7ff fdad 	bl	8008088 <xTaskGetSchedulerState>
 800852e:	4603      	mov	r3, r0
 8008530:	2b02      	cmp	r3, #2
 8008532:	d109      	bne.n	8008548 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008534:	4b10      	ldr	r3, [pc, #64]	@ (8008578 <xTimerGenericCommand+0x98>)
 8008536:	6818      	ldr	r0, [r3, #0]
 8008538:	f107 0110 	add.w	r1, r7, #16
 800853c:	2300      	movs	r3, #0
 800853e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008540:	f7fe f934 	bl	80067ac <xQueueGenericSend>
 8008544:	6278      	str	r0, [r7, #36]	@ 0x24
 8008546:	e012      	b.n	800856e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008548:	4b0b      	ldr	r3, [pc, #44]	@ (8008578 <xTimerGenericCommand+0x98>)
 800854a:	6818      	ldr	r0, [r3, #0]
 800854c:	f107 0110 	add.w	r1, r7, #16
 8008550:	2300      	movs	r3, #0
 8008552:	2200      	movs	r2, #0
 8008554:	f7fe f92a 	bl	80067ac <xQueueGenericSend>
 8008558:	6278      	str	r0, [r7, #36]	@ 0x24
 800855a:	e008      	b.n	800856e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800855c:	4b06      	ldr	r3, [pc, #24]	@ (8008578 <xTimerGenericCommand+0x98>)
 800855e:	6818      	ldr	r0, [r3, #0]
 8008560:	f107 0110 	add.w	r1, r7, #16
 8008564:	2300      	movs	r3, #0
 8008566:	683a      	ldr	r2, [r7, #0]
 8008568:	f7fe fa22 	bl	80069b0 <xQueueGenericSendFromISR>
 800856c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800856e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008570:	4618      	mov	r0, r3
 8008572:	3728      	adds	r7, #40	@ 0x28
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	2000134c 	.word	0x2000134c

0800857c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b088      	sub	sp, #32
 8008580:	af02      	add	r7, sp, #8
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008586:	4b23      	ldr	r3, [pc, #140]	@ (8008614 <prvProcessExpiredTimer+0x98>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	68db      	ldr	r3, [r3, #12]
 800858c:	68db      	ldr	r3, [r3, #12]
 800858e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	3304      	adds	r3, #4
 8008594:	4618      	mov	r0, r3
 8008596:	f7fd ff99 	bl	80064cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085a0:	f003 0304 	and.w	r3, r3, #4
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d023      	beq.n	80085f0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	699a      	ldr	r2, [r3, #24]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	18d1      	adds	r1, r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	683a      	ldr	r2, [r7, #0]
 80085b4:	6978      	ldr	r0, [r7, #20]
 80085b6:	f000 f8d3 	bl	8008760 <prvInsertTimerInActiveList>
 80085ba:	4603      	mov	r3, r0
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d020      	beq.n	8008602 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80085c0:	2300      	movs	r3, #0
 80085c2:	9300      	str	r3, [sp, #0]
 80085c4:	2300      	movs	r3, #0
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	2100      	movs	r1, #0
 80085ca:	6978      	ldr	r0, [r7, #20]
 80085cc:	f7ff ff88 	bl	80084e0 <xTimerGenericCommand>
 80085d0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d114      	bne.n	8008602 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80085d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085dc:	f383 8811 	msr	BASEPRI, r3
 80085e0:	f3bf 8f6f 	isb	sy
 80085e4:	f3bf 8f4f 	dsb	sy
 80085e8:	60fb      	str	r3, [r7, #12]
}
 80085ea:	bf00      	nop
 80085ec:	bf00      	nop
 80085ee:	e7fd      	b.n	80085ec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085f6:	f023 0301 	bic.w	r3, r3, #1
 80085fa:	b2da      	uxtb	r2, r3
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	6a1b      	ldr	r3, [r3, #32]
 8008606:	6978      	ldr	r0, [r7, #20]
 8008608:	4798      	blx	r3
}
 800860a:	bf00      	nop
 800860c:	3718      	adds	r7, #24
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	20001344 	.word	0x20001344

08008618 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b084      	sub	sp, #16
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008620:	f107 0308 	add.w	r3, r7, #8
 8008624:	4618      	mov	r0, r3
 8008626:	f000 f859 	bl	80086dc <prvGetNextExpireTime>
 800862a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	4619      	mov	r1, r3
 8008630:	68f8      	ldr	r0, [r7, #12]
 8008632:	f000 f805 	bl	8008640 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008636:	f000 f8d5 	bl	80087e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800863a:	bf00      	nop
 800863c:	e7f0      	b.n	8008620 <prvTimerTask+0x8>
	...

08008640 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800864a:	f7ff f92d 	bl	80078a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800864e:	f107 0308 	add.w	r3, r7, #8
 8008652:	4618      	mov	r0, r3
 8008654:	f000 f864 	bl	8008720 <prvSampleTimeNow>
 8008658:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d130      	bne.n	80086c2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d10a      	bne.n	800867c <prvProcessTimerOrBlockTask+0x3c>
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	429a      	cmp	r2, r3
 800866c:	d806      	bhi.n	800867c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800866e:	f7ff f929 	bl	80078c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008672:	68f9      	ldr	r1, [r7, #12]
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f7ff ff81 	bl	800857c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800867a:	e024      	b.n	80086c6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d008      	beq.n	8008694 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008682:	4b13      	ldr	r3, [pc, #76]	@ (80086d0 <prvProcessTimerOrBlockTask+0x90>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d101      	bne.n	8008690 <prvProcessTimerOrBlockTask+0x50>
 800868c:	2301      	movs	r3, #1
 800868e:	e000      	b.n	8008692 <prvProcessTimerOrBlockTask+0x52>
 8008690:	2300      	movs	r3, #0
 8008692:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008694:	4b0f      	ldr	r3, [pc, #60]	@ (80086d4 <prvProcessTimerOrBlockTask+0x94>)
 8008696:	6818      	ldr	r0, [r3, #0]
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	1ad3      	subs	r3, r2, r3
 800869e:	683a      	ldr	r2, [r7, #0]
 80086a0:	4619      	mov	r1, r3
 80086a2:	f7fe fdf5 	bl	8007290 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80086a6:	f7ff f90d 	bl	80078c4 <xTaskResumeAll>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d10a      	bne.n	80086c6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80086b0:	4b09      	ldr	r3, [pc, #36]	@ (80086d8 <prvProcessTimerOrBlockTask+0x98>)
 80086b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086b6:	601a      	str	r2, [r3, #0]
 80086b8:	f3bf 8f4f 	dsb	sy
 80086bc:	f3bf 8f6f 	isb	sy
}
 80086c0:	e001      	b.n	80086c6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80086c2:	f7ff f8ff 	bl	80078c4 <xTaskResumeAll>
}
 80086c6:	bf00      	nop
 80086c8:	3710      	adds	r7, #16
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop
 80086d0:	20001348 	.word	0x20001348
 80086d4:	2000134c 	.word	0x2000134c
 80086d8:	e000ed04 	.word	0xe000ed04

080086dc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80086dc:	b480      	push	{r7}
 80086de:	b085      	sub	sp, #20
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80086e4:	4b0d      	ldr	r3, [pc, #52]	@ (800871c <prvGetNextExpireTime+0x40>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d101      	bne.n	80086f2 <prvGetNextExpireTime+0x16>
 80086ee:	2201      	movs	r2, #1
 80086f0:	e000      	b.n	80086f4 <prvGetNextExpireTime+0x18>
 80086f2:	2200      	movs	r2, #0
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d105      	bne.n	800870c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008700:	4b06      	ldr	r3, [pc, #24]	@ (800871c <prvGetNextExpireTime+0x40>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	68db      	ldr	r3, [r3, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	60fb      	str	r3, [r7, #12]
 800870a:	e001      	b.n	8008710 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800870c:	2300      	movs	r3, #0
 800870e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008710:	68fb      	ldr	r3, [r7, #12]
}
 8008712:	4618      	mov	r0, r3
 8008714:	3714      	adds	r7, #20
 8008716:	46bd      	mov	sp, r7
 8008718:	bc80      	pop	{r7}
 800871a:	4770      	bx	lr
 800871c:	20001344 	.word	0x20001344

08008720 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008728:	f7ff f96a 	bl	8007a00 <xTaskGetTickCount>
 800872c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800872e:	4b0b      	ldr	r3, [pc, #44]	@ (800875c <prvSampleTimeNow+0x3c>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	68fa      	ldr	r2, [r7, #12]
 8008734:	429a      	cmp	r2, r3
 8008736:	d205      	bcs.n	8008744 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008738:	f000 f93a 	bl	80089b0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2201      	movs	r2, #1
 8008740:	601a      	str	r2, [r3, #0]
 8008742:	e002      	b.n	800874a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800874a:	4a04      	ldr	r2, [pc, #16]	@ (800875c <prvSampleTimeNow+0x3c>)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008750:	68fb      	ldr	r3, [r7, #12]
}
 8008752:	4618      	mov	r0, r3
 8008754:	3710      	adds	r7, #16
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	20001354 	.word	0x20001354

08008760 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b086      	sub	sp, #24
 8008764:	af00      	add	r7, sp, #0
 8008766:	60f8      	str	r0, [r7, #12]
 8008768:	60b9      	str	r1, [r7, #8]
 800876a:	607a      	str	r2, [r7, #4]
 800876c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800876e:	2300      	movs	r3, #0
 8008770:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	68ba      	ldr	r2, [r7, #8]
 8008776:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	68fa      	ldr	r2, [r7, #12]
 800877c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800877e:	68ba      	ldr	r2, [r7, #8]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	429a      	cmp	r2, r3
 8008784:	d812      	bhi.n	80087ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	1ad2      	subs	r2, r2, r3
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	699b      	ldr	r3, [r3, #24]
 8008790:	429a      	cmp	r2, r3
 8008792:	d302      	bcc.n	800879a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008794:	2301      	movs	r3, #1
 8008796:	617b      	str	r3, [r7, #20]
 8008798:	e01b      	b.n	80087d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800879a:	4b10      	ldr	r3, [pc, #64]	@ (80087dc <prvInsertTimerInActiveList+0x7c>)
 800879c:	681a      	ldr	r2, [r3, #0]
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	3304      	adds	r3, #4
 80087a2:	4619      	mov	r1, r3
 80087a4:	4610      	mov	r0, r2
 80087a6:	f7fd fe59 	bl	800645c <vListInsert>
 80087aa:	e012      	b.n	80087d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d206      	bcs.n	80087c2 <prvInsertTimerInActiveList+0x62>
 80087b4:	68ba      	ldr	r2, [r7, #8]
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d302      	bcc.n	80087c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80087bc:	2301      	movs	r3, #1
 80087be:	617b      	str	r3, [r7, #20]
 80087c0:	e007      	b.n	80087d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80087c2:	4b07      	ldr	r3, [pc, #28]	@ (80087e0 <prvInsertTimerInActiveList+0x80>)
 80087c4:	681a      	ldr	r2, [r3, #0]
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	3304      	adds	r3, #4
 80087ca:	4619      	mov	r1, r3
 80087cc:	4610      	mov	r0, r2
 80087ce:	f7fd fe45 	bl	800645c <vListInsert>
		}
	}

	return xProcessTimerNow;
 80087d2:	697b      	ldr	r3, [r7, #20]
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3718      	adds	r7, #24
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}
 80087dc:	20001348 	.word	0x20001348
 80087e0:	20001344 	.word	0x20001344

080087e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b08e      	sub	sp, #56	@ 0x38
 80087e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80087ea:	e0ce      	b.n	800898a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	da19      	bge.n	8008826 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80087f2:	1d3b      	adds	r3, r7, #4
 80087f4:	3304      	adds	r3, #4
 80087f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80087f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d10b      	bne.n	8008816 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80087fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008802:	f383 8811 	msr	BASEPRI, r3
 8008806:	f3bf 8f6f 	isb	sy
 800880a:	f3bf 8f4f 	dsb	sy
 800880e:	61fb      	str	r3, [r7, #28]
}
 8008810:	bf00      	nop
 8008812:	bf00      	nop
 8008814:	e7fd      	b.n	8008812 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800881c:	6850      	ldr	r0, [r2, #4]
 800881e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008820:	6892      	ldr	r2, [r2, #8]
 8008822:	4611      	mov	r1, r2
 8008824:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2b00      	cmp	r3, #0
 800882a:	f2c0 80ae 	blt.w	800898a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008834:	695b      	ldr	r3, [r3, #20]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d004      	beq.n	8008844 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800883a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800883c:	3304      	adds	r3, #4
 800883e:	4618      	mov	r0, r3
 8008840:	f7fd fe44 	bl	80064cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008844:	463b      	mov	r3, r7
 8008846:	4618      	mov	r0, r3
 8008848:	f7ff ff6a 	bl	8008720 <prvSampleTimeNow>
 800884c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2b09      	cmp	r3, #9
 8008852:	f200 8097 	bhi.w	8008984 <prvProcessReceivedCommands+0x1a0>
 8008856:	a201      	add	r2, pc, #4	@ (adr r2, 800885c <prvProcessReceivedCommands+0x78>)
 8008858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800885c:	08008885 	.word	0x08008885
 8008860:	08008885 	.word	0x08008885
 8008864:	08008885 	.word	0x08008885
 8008868:	080088fb 	.word	0x080088fb
 800886c:	0800890f 	.word	0x0800890f
 8008870:	0800895b 	.word	0x0800895b
 8008874:	08008885 	.word	0x08008885
 8008878:	08008885 	.word	0x08008885
 800887c:	080088fb 	.word	0x080088fb
 8008880:	0800890f 	.word	0x0800890f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008886:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800888a:	f043 0301 	orr.w	r3, r3, #1
 800888e:	b2da      	uxtb	r2, r3
 8008890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008892:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800889a:	699b      	ldr	r3, [r3, #24]
 800889c:	18d1      	adds	r1, r2, r3
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088a4:	f7ff ff5c 	bl	8008760 <prvInsertTimerInActiveList>
 80088a8:	4603      	mov	r3, r0
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d06c      	beq.n	8008988 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b0:	6a1b      	ldr	r3, [r3, #32]
 80088b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088bc:	f003 0304 	and.w	r3, r3, #4
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d061      	beq.n	8008988 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80088c4:	68ba      	ldr	r2, [r7, #8]
 80088c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c8:	699b      	ldr	r3, [r3, #24]
 80088ca:	441a      	add	r2, r3
 80088cc:	2300      	movs	r3, #0
 80088ce:	9300      	str	r3, [sp, #0]
 80088d0:	2300      	movs	r3, #0
 80088d2:	2100      	movs	r1, #0
 80088d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088d6:	f7ff fe03 	bl	80084e0 <xTimerGenericCommand>
 80088da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80088dc:	6a3b      	ldr	r3, [r7, #32]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d152      	bne.n	8008988 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80088e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	61bb      	str	r3, [r7, #24]
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop
 80088f8:	e7fd      	b.n	80088f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008900:	f023 0301 	bic.w	r3, r3, #1
 8008904:	b2da      	uxtb	r2, r3
 8008906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008908:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800890c:	e03d      	b.n	800898a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800890e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008910:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008914:	f043 0301 	orr.w	r3, r3, #1
 8008918:	b2da      	uxtb	r2, r3
 800891a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800891c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008924:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d10b      	bne.n	8008946 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800892e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008932:	f383 8811 	msr	BASEPRI, r3
 8008936:	f3bf 8f6f 	isb	sy
 800893a:	f3bf 8f4f 	dsb	sy
 800893e:	617b      	str	r3, [r7, #20]
}
 8008940:	bf00      	nop
 8008942:	bf00      	nop
 8008944:	e7fd      	b.n	8008942 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008948:	699a      	ldr	r2, [r3, #24]
 800894a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894c:	18d1      	adds	r1, r2, r3
 800894e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008954:	f7ff ff04 	bl	8008760 <prvInsertTimerInActiveList>
					break;
 8008958:	e017      	b.n	800898a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800895a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800895c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008960:	f003 0302 	and.w	r3, r3, #2
 8008964:	2b00      	cmp	r3, #0
 8008966:	d103      	bne.n	8008970 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008968:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800896a:	f000 fb87 	bl	800907c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800896e:	e00c      	b.n	800898a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008972:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008976:	f023 0301 	bic.w	r3, r3, #1
 800897a:	b2da      	uxtb	r2, r3
 800897c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008982:	e002      	b.n	800898a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008984:	bf00      	nop
 8008986:	e000      	b.n	800898a <prvProcessReceivedCommands+0x1a6>
					break;
 8008988:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800898a:	4b08      	ldr	r3, [pc, #32]	@ (80089ac <prvProcessReceivedCommands+0x1c8>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	1d39      	adds	r1, r7, #4
 8008990:	2200      	movs	r2, #0
 8008992:	4618      	mov	r0, r3
 8008994:	f7fe f93a 	bl	8006c0c <xQueueReceive>
 8008998:	4603      	mov	r3, r0
 800899a:	2b00      	cmp	r3, #0
 800899c:	f47f af26 	bne.w	80087ec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80089a0:	bf00      	nop
 80089a2:	bf00      	nop
 80089a4:	3730      	adds	r7, #48	@ 0x30
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop
 80089ac:	2000134c 	.word	0x2000134c

080089b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b088      	sub	sp, #32
 80089b4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80089b6:	e049      	b.n	8008a4c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80089b8:	4b2e      	ldr	r3, [pc, #184]	@ (8008a74 <prvSwitchTimerLists+0xc4>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	68db      	ldr	r3, [r3, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089c2:	4b2c      	ldr	r3, [pc, #176]	@ (8008a74 <prvSwitchTimerLists+0xc4>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	3304      	adds	r3, #4
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fd fd7b 	bl	80064cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	6a1b      	ldr	r3, [r3, #32]
 80089da:	68f8      	ldr	r0, [r7, #12]
 80089dc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089e4:	f003 0304 	and.w	r3, r3, #4
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d02f      	beq.n	8008a4c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	699b      	ldr	r3, [r3, #24]
 80089f0:	693a      	ldr	r2, [r7, #16]
 80089f2:	4413      	add	r3, r2
 80089f4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80089f6:	68ba      	ldr	r2, [r7, #8]
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d90e      	bls.n	8008a1c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	68fa      	ldr	r2, [r7, #12]
 8008a08:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8008a74 <prvSwitchTimerLists+0xc4>)
 8008a0c:	681a      	ldr	r2, [r3, #0]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	3304      	adds	r3, #4
 8008a12:	4619      	mov	r1, r3
 8008a14:	4610      	mov	r0, r2
 8008a16:	f7fd fd21 	bl	800645c <vListInsert>
 8008a1a:	e017      	b.n	8008a4c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	9300      	str	r3, [sp, #0]
 8008a20:	2300      	movs	r3, #0
 8008a22:	693a      	ldr	r2, [r7, #16]
 8008a24:	2100      	movs	r1, #0
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	f7ff fd5a 	bl	80084e0 <xTimerGenericCommand>
 8008a2c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d10b      	bne.n	8008a4c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a38:	f383 8811 	msr	BASEPRI, r3
 8008a3c:	f3bf 8f6f 	isb	sy
 8008a40:	f3bf 8f4f 	dsb	sy
 8008a44:	603b      	str	r3, [r7, #0]
}
 8008a46:	bf00      	nop
 8008a48:	bf00      	nop
 8008a4a:	e7fd      	b.n	8008a48 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a4c:	4b09      	ldr	r3, [pc, #36]	@ (8008a74 <prvSwitchTimerLists+0xc4>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d1b0      	bne.n	80089b8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008a56:	4b07      	ldr	r3, [pc, #28]	@ (8008a74 <prvSwitchTimerLists+0xc4>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008a5c:	4b06      	ldr	r3, [pc, #24]	@ (8008a78 <prvSwitchTimerLists+0xc8>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a04      	ldr	r2, [pc, #16]	@ (8008a74 <prvSwitchTimerLists+0xc4>)
 8008a62:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008a64:	4a04      	ldr	r2, [pc, #16]	@ (8008a78 <prvSwitchTimerLists+0xc8>)
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	6013      	str	r3, [r2, #0]
}
 8008a6a:	bf00      	nop
 8008a6c:	3718      	adds	r7, #24
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	20001344 	.word	0x20001344
 8008a78:	20001348 	.word	0x20001348

08008a7c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b082      	sub	sp, #8
 8008a80:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008a82:	f000 f92b 	bl	8008cdc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008a86:	4b15      	ldr	r3, [pc, #84]	@ (8008adc <prvCheckForValidListAndQueue+0x60>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d120      	bne.n	8008ad0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008a8e:	4814      	ldr	r0, [pc, #80]	@ (8008ae0 <prvCheckForValidListAndQueue+0x64>)
 8008a90:	f7fd fc96 	bl	80063c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008a94:	4813      	ldr	r0, [pc, #76]	@ (8008ae4 <prvCheckForValidListAndQueue+0x68>)
 8008a96:	f7fd fc93 	bl	80063c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008a9a:	4b13      	ldr	r3, [pc, #76]	@ (8008ae8 <prvCheckForValidListAndQueue+0x6c>)
 8008a9c:	4a10      	ldr	r2, [pc, #64]	@ (8008ae0 <prvCheckForValidListAndQueue+0x64>)
 8008a9e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008aa0:	4b12      	ldr	r3, [pc, #72]	@ (8008aec <prvCheckForValidListAndQueue+0x70>)
 8008aa2:	4a10      	ldr	r2, [pc, #64]	@ (8008ae4 <prvCheckForValidListAndQueue+0x68>)
 8008aa4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	9300      	str	r3, [sp, #0]
 8008aaa:	4b11      	ldr	r3, [pc, #68]	@ (8008af0 <prvCheckForValidListAndQueue+0x74>)
 8008aac:	4a11      	ldr	r2, [pc, #68]	@ (8008af4 <prvCheckForValidListAndQueue+0x78>)
 8008aae:	2110      	movs	r1, #16
 8008ab0:	200a      	movs	r0, #10
 8008ab2:	f7fd fd9f 	bl	80065f4 <xQueueGenericCreateStatic>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	4a08      	ldr	r2, [pc, #32]	@ (8008adc <prvCheckForValidListAndQueue+0x60>)
 8008aba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008abc:	4b07      	ldr	r3, [pc, #28]	@ (8008adc <prvCheckForValidListAndQueue+0x60>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d005      	beq.n	8008ad0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008ac4:	4b05      	ldr	r3, [pc, #20]	@ (8008adc <prvCheckForValidListAndQueue+0x60>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	490b      	ldr	r1, [pc, #44]	@ (8008af8 <prvCheckForValidListAndQueue+0x7c>)
 8008aca:	4618      	mov	r0, r3
 8008acc:	f7fe fbb8 	bl	8007240 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ad0:	f000 f934 	bl	8008d3c <vPortExitCritical>
}
 8008ad4:	bf00      	nop
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop
 8008adc:	2000134c 	.word	0x2000134c
 8008ae0:	2000131c 	.word	0x2000131c
 8008ae4:	20001330 	.word	0x20001330
 8008ae8:	20001344 	.word	0x20001344
 8008aec:	20001348 	.word	0x20001348
 8008af0:	200013f8 	.word	0x200013f8
 8008af4:	20001358 	.word	0x20001358
 8008af8:	080096a4 	.word	0x080096a4

08008afc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008afc:	b480      	push	{r7}
 8008afe:	b085      	sub	sp, #20
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	60f8      	str	r0, [r7, #12]
 8008b04:	60b9      	str	r1, [r7, #8]
 8008b06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	3b04      	subs	r3, #4
 8008b0c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008b14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3b04      	subs	r3, #4
 8008b1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	f023 0201 	bic.w	r2, r3, #1
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	3b04      	subs	r3, #4
 8008b2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b2c:	4a08      	ldr	r2, [pc, #32]	@ (8008b50 <pxPortInitialiseStack+0x54>)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	3b14      	subs	r3, #20
 8008b36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	3b20      	subs	r3, #32
 8008b42:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b44:	68fb      	ldr	r3, [r7, #12]
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3714      	adds	r7, #20
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bc80      	pop	{r7}
 8008b4e:	4770      	bx	lr
 8008b50:	08008b55 	.word	0x08008b55

08008b54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b5e:	4b12      	ldr	r3, [pc, #72]	@ (8008ba8 <prvTaskExitError+0x54>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b66:	d00b      	beq.n	8008b80 <prvTaskExitError+0x2c>
	__asm volatile
 8008b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6c:	f383 8811 	msr	BASEPRI, r3
 8008b70:	f3bf 8f6f 	isb	sy
 8008b74:	f3bf 8f4f 	dsb	sy
 8008b78:	60fb      	str	r3, [r7, #12]
}
 8008b7a:	bf00      	nop
 8008b7c:	bf00      	nop
 8008b7e:	e7fd      	b.n	8008b7c <prvTaskExitError+0x28>
	__asm volatile
 8008b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b84:	f383 8811 	msr	BASEPRI, r3
 8008b88:	f3bf 8f6f 	isb	sy
 8008b8c:	f3bf 8f4f 	dsb	sy
 8008b90:	60bb      	str	r3, [r7, #8]
}
 8008b92:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b94:	bf00      	nop
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d0fc      	beq.n	8008b96 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b9c:	bf00      	nop
 8008b9e:	bf00      	nop
 8008ba0:	3714      	adds	r7, #20
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bc80      	pop	{r7}
 8008ba6:	4770      	bx	lr
 8008ba8:	2000001c 	.word	0x2000001c
 8008bac:	00000000 	.word	0x00000000

08008bb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008bb0:	4b07      	ldr	r3, [pc, #28]	@ (8008bd0 <pxCurrentTCBConst2>)
 8008bb2:	6819      	ldr	r1, [r3, #0]
 8008bb4:	6808      	ldr	r0, [r1, #0]
 8008bb6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008bba:	f380 8809 	msr	PSP, r0
 8008bbe:	f3bf 8f6f 	isb	sy
 8008bc2:	f04f 0000 	mov.w	r0, #0
 8008bc6:	f380 8811 	msr	BASEPRI, r0
 8008bca:	f04e 0e0d 	orr.w	lr, lr, #13
 8008bce:	4770      	bx	lr

08008bd0 <pxCurrentTCBConst2>:
 8008bd0:	20000e1c 	.word	0x20000e1c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008bd4:	bf00      	nop
 8008bd6:	bf00      	nop

08008bd8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008bd8:	4806      	ldr	r0, [pc, #24]	@ (8008bf4 <prvPortStartFirstTask+0x1c>)
 8008bda:	6800      	ldr	r0, [r0, #0]
 8008bdc:	6800      	ldr	r0, [r0, #0]
 8008bde:	f380 8808 	msr	MSP, r0
 8008be2:	b662      	cpsie	i
 8008be4:	b661      	cpsie	f
 8008be6:	f3bf 8f4f 	dsb	sy
 8008bea:	f3bf 8f6f 	isb	sy
 8008bee:	df00      	svc	0
 8008bf0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008bf2:	bf00      	nop
 8008bf4:	e000ed08 	.word	0xe000ed08

08008bf8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008bfe:	4b32      	ldr	r3, [pc, #200]	@ (8008cc8 <xPortStartScheduler+0xd0>)
 8008c00:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	b2db      	uxtb	r3, r3
 8008c08:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	22ff      	movs	r2, #255	@ 0xff
 8008c0e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008c18:	78fb      	ldrb	r3, [r7, #3]
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008c20:	b2da      	uxtb	r2, r3
 8008c22:	4b2a      	ldr	r3, [pc, #168]	@ (8008ccc <xPortStartScheduler+0xd4>)
 8008c24:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008c26:	4b2a      	ldr	r3, [pc, #168]	@ (8008cd0 <xPortStartScheduler+0xd8>)
 8008c28:	2207      	movs	r2, #7
 8008c2a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c2c:	e009      	b.n	8008c42 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008c2e:	4b28      	ldr	r3, [pc, #160]	@ (8008cd0 <xPortStartScheduler+0xd8>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	3b01      	subs	r3, #1
 8008c34:	4a26      	ldr	r2, [pc, #152]	@ (8008cd0 <xPortStartScheduler+0xd8>)
 8008c36:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c38:	78fb      	ldrb	r3, [r7, #3]
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	005b      	lsls	r3, r3, #1
 8008c3e:	b2db      	uxtb	r3, r3
 8008c40:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c42:	78fb      	ldrb	r3, [r7, #3]
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c4a:	2b80      	cmp	r3, #128	@ 0x80
 8008c4c:	d0ef      	beq.n	8008c2e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008c4e:	4b20      	ldr	r3, [pc, #128]	@ (8008cd0 <xPortStartScheduler+0xd8>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f1c3 0307 	rsb	r3, r3, #7
 8008c56:	2b04      	cmp	r3, #4
 8008c58:	d00b      	beq.n	8008c72 <xPortStartScheduler+0x7a>
	__asm volatile
 8008c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c5e:	f383 8811 	msr	BASEPRI, r3
 8008c62:	f3bf 8f6f 	isb	sy
 8008c66:	f3bf 8f4f 	dsb	sy
 8008c6a:	60bb      	str	r3, [r7, #8]
}
 8008c6c:	bf00      	nop
 8008c6e:	bf00      	nop
 8008c70:	e7fd      	b.n	8008c6e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c72:	4b17      	ldr	r3, [pc, #92]	@ (8008cd0 <xPortStartScheduler+0xd8>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	021b      	lsls	r3, r3, #8
 8008c78:	4a15      	ldr	r2, [pc, #84]	@ (8008cd0 <xPortStartScheduler+0xd8>)
 8008c7a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c7c:	4b14      	ldr	r3, [pc, #80]	@ (8008cd0 <xPortStartScheduler+0xd8>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008c84:	4a12      	ldr	r2, [pc, #72]	@ (8008cd0 <xPortStartScheduler+0xd8>)
 8008c86:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	b2da      	uxtb	r2, r3
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c90:	4b10      	ldr	r3, [pc, #64]	@ (8008cd4 <xPortStartScheduler+0xdc>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a0f      	ldr	r2, [pc, #60]	@ (8008cd4 <xPortStartScheduler+0xdc>)
 8008c96:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008c9a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8008cd4 <xPortStartScheduler+0xdc>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4a0c      	ldr	r2, [pc, #48]	@ (8008cd4 <xPortStartScheduler+0xdc>)
 8008ca2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008ca6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008ca8:	f000 f8b8 	bl	8008e1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008cac:	4b0a      	ldr	r3, [pc, #40]	@ (8008cd8 <xPortStartScheduler+0xe0>)
 8008cae:	2200      	movs	r2, #0
 8008cb0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008cb2:	f7ff ff91 	bl	8008bd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008cb6:	f7fe ff6b 	bl	8007b90 <vTaskSwitchContext>
	prvTaskExitError();
 8008cba:	f7ff ff4b 	bl	8008b54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008cbe:	2300      	movs	r3, #0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3710      	adds	r7, #16
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	e000e400 	.word	0xe000e400
 8008ccc:	20001448 	.word	0x20001448
 8008cd0:	2000144c 	.word	0x2000144c
 8008cd4:	e000ed20 	.word	0xe000ed20
 8008cd8:	2000001c 	.word	0x2000001c

08008cdc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
	__asm volatile
 8008ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce6:	f383 8811 	msr	BASEPRI, r3
 8008cea:	f3bf 8f6f 	isb	sy
 8008cee:	f3bf 8f4f 	dsb	sy
 8008cf2:	607b      	str	r3, [r7, #4]
}
 8008cf4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8008d34 <vPortEnterCritical+0x58>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8008d34 <vPortEnterCritical+0x58>)
 8008cfe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008d00:	4b0c      	ldr	r3, [pc, #48]	@ (8008d34 <vPortEnterCritical+0x58>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d110      	bne.n	8008d2a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008d08:	4b0b      	ldr	r3, [pc, #44]	@ (8008d38 <vPortEnterCritical+0x5c>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d00b      	beq.n	8008d2a <vPortEnterCritical+0x4e>
	__asm volatile
 8008d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d16:	f383 8811 	msr	BASEPRI, r3
 8008d1a:	f3bf 8f6f 	isb	sy
 8008d1e:	f3bf 8f4f 	dsb	sy
 8008d22:	603b      	str	r3, [r7, #0]
}
 8008d24:	bf00      	nop
 8008d26:	bf00      	nop
 8008d28:	e7fd      	b.n	8008d26 <vPortEnterCritical+0x4a>
	}
}
 8008d2a:	bf00      	nop
 8008d2c:	370c      	adds	r7, #12
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bc80      	pop	{r7}
 8008d32:	4770      	bx	lr
 8008d34:	2000001c 	.word	0x2000001c
 8008d38:	e000ed04 	.word	0xe000ed04

08008d3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b083      	sub	sp, #12
 8008d40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008d42:	4b12      	ldr	r3, [pc, #72]	@ (8008d8c <vPortExitCritical+0x50>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d10b      	bne.n	8008d62 <vPortExitCritical+0x26>
	__asm volatile
 8008d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4e:	f383 8811 	msr	BASEPRI, r3
 8008d52:	f3bf 8f6f 	isb	sy
 8008d56:	f3bf 8f4f 	dsb	sy
 8008d5a:	607b      	str	r3, [r7, #4]
}
 8008d5c:	bf00      	nop
 8008d5e:	bf00      	nop
 8008d60:	e7fd      	b.n	8008d5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008d62:	4b0a      	ldr	r3, [pc, #40]	@ (8008d8c <vPortExitCritical+0x50>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	3b01      	subs	r3, #1
 8008d68:	4a08      	ldr	r2, [pc, #32]	@ (8008d8c <vPortExitCritical+0x50>)
 8008d6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008d6c:	4b07      	ldr	r3, [pc, #28]	@ (8008d8c <vPortExitCritical+0x50>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d105      	bne.n	8008d80 <vPortExitCritical+0x44>
 8008d74:	2300      	movs	r3, #0
 8008d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	f383 8811 	msr	BASEPRI, r3
}
 8008d7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bc80      	pop	{r7}
 8008d88:	4770      	bx	lr
 8008d8a:	bf00      	nop
 8008d8c:	2000001c 	.word	0x2000001c

08008d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d90:	f3ef 8009 	mrs	r0, PSP
 8008d94:	f3bf 8f6f 	isb	sy
 8008d98:	4b0d      	ldr	r3, [pc, #52]	@ (8008dd0 <pxCurrentTCBConst>)
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008da0:	6010      	str	r0, [r2, #0]
 8008da2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008da6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008daa:	f380 8811 	msr	BASEPRI, r0
 8008dae:	f7fe feef 	bl	8007b90 <vTaskSwitchContext>
 8008db2:	f04f 0000 	mov.w	r0, #0
 8008db6:	f380 8811 	msr	BASEPRI, r0
 8008dba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008dbe:	6819      	ldr	r1, [r3, #0]
 8008dc0:	6808      	ldr	r0, [r1, #0]
 8008dc2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008dc6:	f380 8809 	msr	PSP, r0
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	4770      	bx	lr

08008dd0 <pxCurrentTCBConst>:
 8008dd0:	20000e1c 	.word	0x20000e1c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008dd4:	bf00      	nop
 8008dd6:	bf00      	nop

08008dd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	607b      	str	r3, [r7, #4]
}
 8008df0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008df2:	f7fe fe13 	bl	8007a1c <xTaskIncrementTick>
 8008df6:	4603      	mov	r3, r0
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d003      	beq.n	8008e04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008dfc:	4b06      	ldr	r3, [pc, #24]	@ (8008e18 <xPortSysTickHandler+0x40>)
 8008dfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e02:	601a      	str	r2, [r3, #0]
 8008e04:	2300      	movs	r3, #0
 8008e06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	f383 8811 	msr	BASEPRI, r3
}
 8008e0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008e10:	bf00      	nop
 8008e12:	3708      	adds	r7, #8
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}
 8008e18:	e000ed04 	.word	0xe000ed04

08008e1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e20:	4b0a      	ldr	r3, [pc, #40]	@ (8008e4c <vPortSetupTimerInterrupt+0x30>)
 8008e22:	2200      	movs	r2, #0
 8008e24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e26:	4b0a      	ldr	r3, [pc, #40]	@ (8008e50 <vPortSetupTimerInterrupt+0x34>)
 8008e28:	2200      	movs	r2, #0
 8008e2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e2c:	4b09      	ldr	r3, [pc, #36]	@ (8008e54 <vPortSetupTimerInterrupt+0x38>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a09      	ldr	r2, [pc, #36]	@ (8008e58 <vPortSetupTimerInterrupt+0x3c>)
 8008e32:	fba2 2303 	umull	r2, r3, r2, r3
 8008e36:	099b      	lsrs	r3, r3, #6
 8008e38:	4a08      	ldr	r2, [pc, #32]	@ (8008e5c <vPortSetupTimerInterrupt+0x40>)
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e3e:	4b03      	ldr	r3, [pc, #12]	@ (8008e4c <vPortSetupTimerInterrupt+0x30>)
 8008e40:	2207      	movs	r2, #7
 8008e42:	601a      	str	r2, [r3, #0]
}
 8008e44:	bf00      	nop
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bc80      	pop	{r7}
 8008e4a:	4770      	bx	lr
 8008e4c:	e000e010 	.word	0xe000e010
 8008e50:	e000e018 	.word	0xe000e018
 8008e54:	20000010 	.word	0x20000010
 8008e58:	10624dd3 	.word	0x10624dd3
 8008e5c:	e000e014 	.word	0xe000e014

08008e60 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e60:	b480      	push	{r7}
 8008e62:	b085      	sub	sp, #20
 8008e64:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e66:	f3ef 8305 	mrs	r3, IPSR
 8008e6a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2b0f      	cmp	r3, #15
 8008e70:	d915      	bls.n	8008e9e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e72:	4a17      	ldr	r2, [pc, #92]	@ (8008ed0 <vPortValidateInterruptPriority+0x70>)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	4413      	add	r3, r2
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e7c:	4b15      	ldr	r3, [pc, #84]	@ (8008ed4 <vPortValidateInterruptPriority+0x74>)
 8008e7e:	781b      	ldrb	r3, [r3, #0]
 8008e80:	7afa      	ldrb	r2, [r7, #11]
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d20b      	bcs.n	8008e9e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e8a:	f383 8811 	msr	BASEPRI, r3
 8008e8e:	f3bf 8f6f 	isb	sy
 8008e92:	f3bf 8f4f 	dsb	sy
 8008e96:	607b      	str	r3, [r7, #4]
}
 8008e98:	bf00      	nop
 8008e9a:	bf00      	nop
 8008e9c:	e7fd      	b.n	8008e9a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8008ed8 <vPortValidateInterruptPriority+0x78>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8008edc <vPortValidateInterruptPriority+0x7c>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d90b      	bls.n	8008ec6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	603b      	str	r3, [r7, #0]
}
 8008ec0:	bf00      	nop
 8008ec2:	bf00      	nop
 8008ec4:	e7fd      	b.n	8008ec2 <vPortValidateInterruptPriority+0x62>
	}
 8008ec6:	bf00      	nop
 8008ec8:	3714      	adds	r7, #20
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bc80      	pop	{r7}
 8008ece:	4770      	bx	lr
 8008ed0:	e000e3f0 	.word	0xe000e3f0
 8008ed4:	20001448 	.word	0x20001448
 8008ed8:	e000ed0c 	.word	0xe000ed0c
 8008edc:	2000144c 	.word	0x2000144c

08008ee0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b08a      	sub	sp, #40	@ 0x28
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008eec:	f7fe fcdc 	bl	80078a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ef0:	4b5c      	ldr	r3, [pc, #368]	@ (8009064 <pvPortMalloc+0x184>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d101      	bne.n	8008efc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ef8:	f000 f924 	bl	8009144 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008efc:	4b5a      	ldr	r3, [pc, #360]	@ (8009068 <pvPortMalloc+0x188>)
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4013      	ands	r3, r2
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	f040 8095 	bne.w	8009034 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d01e      	beq.n	8008f4e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008f10:	2208      	movs	r2, #8
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4413      	add	r3, r2
 8008f16:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f003 0307 	and.w	r3, r3, #7
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d015      	beq.n	8008f4e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f023 0307 	bic.w	r3, r3, #7
 8008f28:	3308      	adds	r3, #8
 8008f2a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f003 0307 	and.w	r3, r3, #7
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d00b      	beq.n	8008f4e <pvPortMalloc+0x6e>
	__asm volatile
 8008f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f3a:	f383 8811 	msr	BASEPRI, r3
 8008f3e:	f3bf 8f6f 	isb	sy
 8008f42:	f3bf 8f4f 	dsb	sy
 8008f46:	617b      	str	r3, [r7, #20]
}
 8008f48:	bf00      	nop
 8008f4a:	bf00      	nop
 8008f4c:	e7fd      	b.n	8008f4a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d06f      	beq.n	8009034 <pvPortMalloc+0x154>
 8008f54:	4b45      	ldr	r3, [pc, #276]	@ (800906c <pvPortMalloc+0x18c>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d86a      	bhi.n	8009034 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f5e:	4b44      	ldr	r3, [pc, #272]	@ (8009070 <pvPortMalloc+0x190>)
 8008f60:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f62:	4b43      	ldr	r3, [pc, #268]	@ (8009070 <pvPortMalloc+0x190>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f68:	e004      	b.n	8008f74 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d903      	bls.n	8008f86 <pvPortMalloc+0xa6>
 8008f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d1f1      	bne.n	8008f6a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008f86:	4b37      	ldr	r3, [pc, #220]	@ (8009064 <pvPortMalloc+0x184>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d051      	beq.n	8009034 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f90:	6a3b      	ldr	r3, [r7, #32]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2208      	movs	r2, #8
 8008f96:	4413      	add	r3, r2
 8008f98:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9c:	681a      	ldr	r2, [r3, #0]
 8008f9e:	6a3b      	ldr	r3, [r7, #32]
 8008fa0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	1ad2      	subs	r2, r2, r3
 8008faa:	2308      	movs	r3, #8
 8008fac:	005b      	lsls	r3, r3, #1
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d920      	bls.n	8008ff4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4413      	add	r3, r2
 8008fb8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fba:	69bb      	ldr	r3, [r7, #24]
 8008fbc:	f003 0307 	and.w	r3, r3, #7
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d00b      	beq.n	8008fdc <pvPortMalloc+0xfc>
	__asm volatile
 8008fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc8:	f383 8811 	msr	BASEPRI, r3
 8008fcc:	f3bf 8f6f 	isb	sy
 8008fd0:	f3bf 8f4f 	dsb	sy
 8008fd4:	613b      	str	r3, [r7, #16]
}
 8008fd6:	bf00      	nop
 8008fd8:	bf00      	nop
 8008fda:	e7fd      	b.n	8008fd8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fde:	685a      	ldr	r2, [r3, #4]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	1ad2      	subs	r2, r2, r3
 8008fe4:	69bb      	ldr	r3, [r7, #24]
 8008fe6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008fee:	69b8      	ldr	r0, [r7, #24]
 8008ff0:	f000 f90a 	bl	8009208 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800906c <pvPortMalloc+0x18c>)
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	1ad3      	subs	r3, r2, r3
 8008ffe:	4a1b      	ldr	r2, [pc, #108]	@ (800906c <pvPortMalloc+0x18c>)
 8009000:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009002:	4b1a      	ldr	r3, [pc, #104]	@ (800906c <pvPortMalloc+0x18c>)
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	4b1b      	ldr	r3, [pc, #108]	@ (8009074 <pvPortMalloc+0x194>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	429a      	cmp	r2, r3
 800900c:	d203      	bcs.n	8009016 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800900e:	4b17      	ldr	r3, [pc, #92]	@ (800906c <pvPortMalloc+0x18c>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a18      	ldr	r2, [pc, #96]	@ (8009074 <pvPortMalloc+0x194>)
 8009014:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009018:	685a      	ldr	r2, [r3, #4]
 800901a:	4b13      	ldr	r3, [pc, #76]	@ (8009068 <pvPortMalloc+0x188>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	431a      	orrs	r2, r3
 8009020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009022:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009026:	2200      	movs	r2, #0
 8009028:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800902a:	4b13      	ldr	r3, [pc, #76]	@ (8009078 <pvPortMalloc+0x198>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	3301      	adds	r3, #1
 8009030:	4a11      	ldr	r2, [pc, #68]	@ (8009078 <pvPortMalloc+0x198>)
 8009032:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009034:	f7fe fc46 	bl	80078c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009038:	69fb      	ldr	r3, [r7, #28]
 800903a:	f003 0307 	and.w	r3, r3, #7
 800903e:	2b00      	cmp	r3, #0
 8009040:	d00b      	beq.n	800905a <pvPortMalloc+0x17a>
	__asm volatile
 8009042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009046:	f383 8811 	msr	BASEPRI, r3
 800904a:	f3bf 8f6f 	isb	sy
 800904e:	f3bf 8f4f 	dsb	sy
 8009052:	60fb      	str	r3, [r7, #12]
}
 8009054:	bf00      	nop
 8009056:	bf00      	nop
 8009058:	e7fd      	b.n	8009056 <pvPortMalloc+0x176>
	return pvReturn;
 800905a:	69fb      	ldr	r3, [r7, #28]
}
 800905c:	4618      	mov	r0, r3
 800905e:	3728      	adds	r7, #40	@ 0x28
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	20002058 	.word	0x20002058
 8009068:	2000206c 	.word	0x2000206c
 800906c:	2000205c 	.word	0x2000205c
 8009070:	20002050 	.word	0x20002050
 8009074:	20002060 	.word	0x20002060
 8009078:	20002064 	.word	0x20002064

0800907c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b086      	sub	sp, #24
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d04f      	beq.n	800912e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800908e:	2308      	movs	r3, #8
 8009090:	425b      	negs	r3, r3
 8009092:	697a      	ldr	r2, [r7, #20]
 8009094:	4413      	add	r3, r2
 8009096:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	685a      	ldr	r2, [r3, #4]
 80090a0:	4b25      	ldr	r3, [pc, #148]	@ (8009138 <vPortFree+0xbc>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4013      	ands	r3, r2
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d10b      	bne.n	80090c2 <vPortFree+0x46>
	__asm volatile
 80090aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ae:	f383 8811 	msr	BASEPRI, r3
 80090b2:	f3bf 8f6f 	isb	sy
 80090b6:	f3bf 8f4f 	dsb	sy
 80090ba:	60fb      	str	r3, [r7, #12]
}
 80090bc:	bf00      	nop
 80090be:	bf00      	nop
 80090c0:	e7fd      	b.n	80090be <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00b      	beq.n	80090e2 <vPortFree+0x66>
	__asm volatile
 80090ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ce:	f383 8811 	msr	BASEPRI, r3
 80090d2:	f3bf 8f6f 	isb	sy
 80090d6:	f3bf 8f4f 	dsb	sy
 80090da:	60bb      	str	r3, [r7, #8]
}
 80090dc:	bf00      	nop
 80090de:	bf00      	nop
 80090e0:	e7fd      	b.n	80090de <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	685a      	ldr	r2, [r3, #4]
 80090e6:	4b14      	ldr	r3, [pc, #80]	@ (8009138 <vPortFree+0xbc>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4013      	ands	r3, r2
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d01e      	beq.n	800912e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d11a      	bne.n	800912e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	685a      	ldr	r2, [r3, #4]
 80090fc:	4b0e      	ldr	r3, [pc, #56]	@ (8009138 <vPortFree+0xbc>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	43db      	mvns	r3, r3
 8009102:	401a      	ands	r2, r3
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009108:	f7fe fbce 	bl	80078a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	685a      	ldr	r2, [r3, #4]
 8009110:	4b0a      	ldr	r3, [pc, #40]	@ (800913c <vPortFree+0xc0>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4413      	add	r3, r2
 8009116:	4a09      	ldr	r2, [pc, #36]	@ (800913c <vPortFree+0xc0>)
 8009118:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800911a:	6938      	ldr	r0, [r7, #16]
 800911c:	f000 f874 	bl	8009208 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009120:	4b07      	ldr	r3, [pc, #28]	@ (8009140 <vPortFree+0xc4>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	3301      	adds	r3, #1
 8009126:	4a06      	ldr	r2, [pc, #24]	@ (8009140 <vPortFree+0xc4>)
 8009128:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800912a:	f7fe fbcb 	bl	80078c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800912e:	bf00      	nop
 8009130:	3718      	adds	r7, #24
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	2000206c 	.word	0x2000206c
 800913c:	2000205c 	.word	0x2000205c
 8009140:	20002068 	.word	0x20002068

08009144 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009144:	b480      	push	{r7}
 8009146:	b085      	sub	sp, #20
 8009148:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800914a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800914e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009150:	4b27      	ldr	r3, [pc, #156]	@ (80091f0 <prvHeapInit+0xac>)
 8009152:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f003 0307 	and.w	r3, r3, #7
 800915a:	2b00      	cmp	r3, #0
 800915c:	d00c      	beq.n	8009178 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	3307      	adds	r3, #7
 8009162:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f023 0307 	bic.w	r3, r3, #7
 800916a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800916c:	68ba      	ldr	r2, [r7, #8]
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	1ad3      	subs	r3, r2, r3
 8009172:	4a1f      	ldr	r2, [pc, #124]	@ (80091f0 <prvHeapInit+0xac>)
 8009174:	4413      	add	r3, r2
 8009176:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800917c:	4a1d      	ldr	r2, [pc, #116]	@ (80091f4 <prvHeapInit+0xb0>)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009182:	4b1c      	ldr	r3, [pc, #112]	@ (80091f4 <prvHeapInit+0xb0>)
 8009184:	2200      	movs	r2, #0
 8009186:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	68ba      	ldr	r2, [r7, #8]
 800918c:	4413      	add	r3, r2
 800918e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009190:	2208      	movs	r2, #8
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	1a9b      	subs	r3, r3, r2
 8009196:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f023 0307 	bic.w	r3, r3, #7
 800919e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	4a15      	ldr	r2, [pc, #84]	@ (80091f8 <prvHeapInit+0xb4>)
 80091a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80091a6:	4b14      	ldr	r3, [pc, #80]	@ (80091f8 <prvHeapInit+0xb4>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	2200      	movs	r2, #0
 80091ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80091ae:	4b12      	ldr	r3, [pc, #72]	@ (80091f8 <prvHeapInit+0xb4>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2200      	movs	r2, #0
 80091b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	68fa      	ldr	r2, [r7, #12]
 80091be:	1ad2      	subs	r2, r2, r3
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80091c4:	4b0c      	ldr	r3, [pc, #48]	@ (80091f8 <prvHeapInit+0xb4>)
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	4a0a      	ldr	r2, [pc, #40]	@ (80091fc <prvHeapInit+0xb8>)
 80091d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	4a09      	ldr	r2, [pc, #36]	@ (8009200 <prvHeapInit+0xbc>)
 80091da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80091dc:	4b09      	ldr	r3, [pc, #36]	@ (8009204 <prvHeapInit+0xc0>)
 80091de:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80091e2:	601a      	str	r2, [r3, #0]
}
 80091e4:	bf00      	nop
 80091e6:	3714      	adds	r7, #20
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bc80      	pop	{r7}
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop
 80091f0:	20001450 	.word	0x20001450
 80091f4:	20002050 	.word	0x20002050
 80091f8:	20002058 	.word	0x20002058
 80091fc:	20002060 	.word	0x20002060
 8009200:	2000205c 	.word	0x2000205c
 8009204:	2000206c 	.word	0x2000206c

08009208 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009208:	b480      	push	{r7}
 800920a:	b085      	sub	sp, #20
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009210:	4b27      	ldr	r3, [pc, #156]	@ (80092b0 <prvInsertBlockIntoFreeList+0xa8>)
 8009212:	60fb      	str	r3, [r7, #12]
 8009214:	e002      	b.n	800921c <prvInsertBlockIntoFreeList+0x14>
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	60fb      	str	r3, [r7, #12]
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	687a      	ldr	r2, [r7, #4]
 8009222:	429a      	cmp	r2, r3
 8009224:	d8f7      	bhi.n	8009216 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	68ba      	ldr	r2, [r7, #8]
 8009230:	4413      	add	r3, r2
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	429a      	cmp	r2, r3
 8009236:	d108      	bne.n	800924a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	685a      	ldr	r2, [r3, #4]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	441a      	add	r2, r3
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	68ba      	ldr	r2, [r7, #8]
 8009254:	441a      	add	r2, r3
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	429a      	cmp	r2, r3
 800925c:	d118      	bne.n	8009290 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	4b14      	ldr	r3, [pc, #80]	@ (80092b4 <prvInsertBlockIntoFreeList+0xac>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	429a      	cmp	r2, r3
 8009268:	d00d      	beq.n	8009286 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	685a      	ldr	r2, [r3, #4]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	441a      	add	r2, r3
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	681a      	ldr	r2, [r3, #0]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	601a      	str	r2, [r3, #0]
 8009284:	e008      	b.n	8009298 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009286:	4b0b      	ldr	r3, [pc, #44]	@ (80092b4 <prvInsertBlockIntoFreeList+0xac>)
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	601a      	str	r2, [r3, #0]
 800928e:	e003      	b.n	8009298 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009298:	68fa      	ldr	r2, [r7, #12]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	429a      	cmp	r2, r3
 800929e:	d002      	beq.n	80092a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092a6:	bf00      	nop
 80092a8:	3714      	adds	r7, #20
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bc80      	pop	{r7}
 80092ae:	4770      	bx	lr
 80092b0:	20002050 	.word	0x20002050
 80092b4:	20002058 	.word	0x20002058

080092b8 <memset>:
 80092b8:	4603      	mov	r3, r0
 80092ba:	4402      	add	r2, r0
 80092bc:	4293      	cmp	r3, r2
 80092be:	d100      	bne.n	80092c2 <memset+0xa>
 80092c0:	4770      	bx	lr
 80092c2:	f803 1b01 	strb.w	r1, [r3], #1
 80092c6:	e7f9      	b.n	80092bc <memset+0x4>

080092c8 <_reclaim_reent>:
 80092c8:	4b2d      	ldr	r3, [pc, #180]	@ (8009380 <_reclaim_reent+0xb8>)
 80092ca:	b570      	push	{r4, r5, r6, lr}
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4604      	mov	r4, r0
 80092d0:	4283      	cmp	r3, r0
 80092d2:	d053      	beq.n	800937c <_reclaim_reent+0xb4>
 80092d4:	69c3      	ldr	r3, [r0, #28]
 80092d6:	b31b      	cbz	r3, 8009320 <_reclaim_reent+0x58>
 80092d8:	68db      	ldr	r3, [r3, #12]
 80092da:	b163      	cbz	r3, 80092f6 <_reclaim_reent+0x2e>
 80092dc:	2500      	movs	r5, #0
 80092de:	69e3      	ldr	r3, [r4, #28]
 80092e0:	68db      	ldr	r3, [r3, #12]
 80092e2:	5959      	ldr	r1, [r3, r5]
 80092e4:	b9b1      	cbnz	r1, 8009314 <_reclaim_reent+0x4c>
 80092e6:	3504      	adds	r5, #4
 80092e8:	2d80      	cmp	r5, #128	@ 0x80
 80092ea:	d1f8      	bne.n	80092de <_reclaim_reent+0x16>
 80092ec:	69e3      	ldr	r3, [r4, #28]
 80092ee:	4620      	mov	r0, r4
 80092f0:	68d9      	ldr	r1, [r3, #12]
 80092f2:	f000 f87b 	bl	80093ec <_free_r>
 80092f6:	69e3      	ldr	r3, [r4, #28]
 80092f8:	6819      	ldr	r1, [r3, #0]
 80092fa:	b111      	cbz	r1, 8009302 <_reclaim_reent+0x3a>
 80092fc:	4620      	mov	r0, r4
 80092fe:	f000 f875 	bl	80093ec <_free_r>
 8009302:	69e3      	ldr	r3, [r4, #28]
 8009304:	689d      	ldr	r5, [r3, #8]
 8009306:	b15d      	cbz	r5, 8009320 <_reclaim_reent+0x58>
 8009308:	4629      	mov	r1, r5
 800930a:	4620      	mov	r0, r4
 800930c:	682d      	ldr	r5, [r5, #0]
 800930e:	f000 f86d 	bl	80093ec <_free_r>
 8009312:	e7f8      	b.n	8009306 <_reclaim_reent+0x3e>
 8009314:	680e      	ldr	r6, [r1, #0]
 8009316:	4620      	mov	r0, r4
 8009318:	f000 f868 	bl	80093ec <_free_r>
 800931c:	4631      	mov	r1, r6
 800931e:	e7e1      	b.n	80092e4 <_reclaim_reent+0x1c>
 8009320:	6961      	ldr	r1, [r4, #20]
 8009322:	b111      	cbz	r1, 800932a <_reclaim_reent+0x62>
 8009324:	4620      	mov	r0, r4
 8009326:	f000 f861 	bl	80093ec <_free_r>
 800932a:	69e1      	ldr	r1, [r4, #28]
 800932c:	b111      	cbz	r1, 8009334 <_reclaim_reent+0x6c>
 800932e:	4620      	mov	r0, r4
 8009330:	f000 f85c 	bl	80093ec <_free_r>
 8009334:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009336:	b111      	cbz	r1, 800933e <_reclaim_reent+0x76>
 8009338:	4620      	mov	r0, r4
 800933a:	f000 f857 	bl	80093ec <_free_r>
 800933e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009340:	b111      	cbz	r1, 8009348 <_reclaim_reent+0x80>
 8009342:	4620      	mov	r0, r4
 8009344:	f000 f852 	bl	80093ec <_free_r>
 8009348:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800934a:	b111      	cbz	r1, 8009352 <_reclaim_reent+0x8a>
 800934c:	4620      	mov	r0, r4
 800934e:	f000 f84d 	bl	80093ec <_free_r>
 8009352:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009354:	b111      	cbz	r1, 800935c <_reclaim_reent+0x94>
 8009356:	4620      	mov	r0, r4
 8009358:	f000 f848 	bl	80093ec <_free_r>
 800935c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800935e:	b111      	cbz	r1, 8009366 <_reclaim_reent+0x9e>
 8009360:	4620      	mov	r0, r4
 8009362:	f000 f843 	bl	80093ec <_free_r>
 8009366:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009368:	b111      	cbz	r1, 8009370 <_reclaim_reent+0xa8>
 800936a:	4620      	mov	r0, r4
 800936c:	f000 f83e 	bl	80093ec <_free_r>
 8009370:	6a23      	ldr	r3, [r4, #32]
 8009372:	b11b      	cbz	r3, 800937c <_reclaim_reent+0xb4>
 8009374:	4620      	mov	r0, r4
 8009376:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800937a:	4718      	bx	r3
 800937c:	bd70      	pop	{r4, r5, r6, pc}
 800937e:	bf00      	nop
 8009380:	20000020 	.word	0x20000020

08009384 <__libc_init_array>:
 8009384:	b570      	push	{r4, r5, r6, lr}
 8009386:	2600      	movs	r6, #0
 8009388:	4d0c      	ldr	r5, [pc, #48]	@ (80093bc <__libc_init_array+0x38>)
 800938a:	4c0d      	ldr	r4, [pc, #52]	@ (80093c0 <__libc_init_array+0x3c>)
 800938c:	1b64      	subs	r4, r4, r5
 800938e:	10a4      	asrs	r4, r4, #2
 8009390:	42a6      	cmp	r6, r4
 8009392:	d109      	bne.n	80093a8 <__libc_init_array+0x24>
 8009394:	f000 f87e 	bl	8009494 <_init>
 8009398:	2600      	movs	r6, #0
 800939a:	4d0a      	ldr	r5, [pc, #40]	@ (80093c4 <__libc_init_array+0x40>)
 800939c:	4c0a      	ldr	r4, [pc, #40]	@ (80093c8 <__libc_init_array+0x44>)
 800939e:	1b64      	subs	r4, r4, r5
 80093a0:	10a4      	asrs	r4, r4, #2
 80093a2:	42a6      	cmp	r6, r4
 80093a4:	d105      	bne.n	80093b2 <__libc_init_array+0x2e>
 80093a6:	bd70      	pop	{r4, r5, r6, pc}
 80093a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80093ac:	4798      	blx	r3
 80093ae:	3601      	adds	r6, #1
 80093b0:	e7ee      	b.n	8009390 <__libc_init_array+0xc>
 80093b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80093b6:	4798      	blx	r3
 80093b8:	3601      	adds	r6, #1
 80093ba:	e7f2      	b.n	80093a2 <__libc_init_array+0x1e>
 80093bc:	0800a694 	.word	0x0800a694
 80093c0:	0800a694 	.word	0x0800a694
 80093c4:	0800a694 	.word	0x0800a694
 80093c8:	0800a6a0 	.word	0x0800a6a0

080093cc <__retarget_lock_acquire_recursive>:
 80093cc:	4770      	bx	lr

080093ce <__retarget_lock_release_recursive>:
 80093ce:	4770      	bx	lr

080093d0 <memcpy>:
 80093d0:	440a      	add	r2, r1
 80093d2:	4291      	cmp	r1, r2
 80093d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80093d8:	d100      	bne.n	80093dc <memcpy+0xc>
 80093da:	4770      	bx	lr
 80093dc:	b510      	push	{r4, lr}
 80093de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093e2:	4291      	cmp	r1, r2
 80093e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093e8:	d1f9      	bne.n	80093de <memcpy+0xe>
 80093ea:	bd10      	pop	{r4, pc}

080093ec <_free_r>:
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	4605      	mov	r5, r0
 80093f0:	2900      	cmp	r1, #0
 80093f2:	d040      	beq.n	8009476 <_free_r+0x8a>
 80093f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093f8:	1f0c      	subs	r4, r1, #4
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	bfb8      	it	lt
 80093fe:	18e4      	addlt	r4, r4, r3
 8009400:	f000 f83c 	bl	800947c <__malloc_lock>
 8009404:	4a1c      	ldr	r2, [pc, #112]	@ (8009478 <_free_r+0x8c>)
 8009406:	6813      	ldr	r3, [r2, #0]
 8009408:	b933      	cbnz	r3, 8009418 <_free_r+0x2c>
 800940a:	6063      	str	r3, [r4, #4]
 800940c:	6014      	str	r4, [r2, #0]
 800940e:	4628      	mov	r0, r5
 8009410:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009414:	f000 b838 	b.w	8009488 <__malloc_unlock>
 8009418:	42a3      	cmp	r3, r4
 800941a:	d908      	bls.n	800942e <_free_r+0x42>
 800941c:	6820      	ldr	r0, [r4, #0]
 800941e:	1821      	adds	r1, r4, r0
 8009420:	428b      	cmp	r3, r1
 8009422:	bf01      	itttt	eq
 8009424:	6819      	ldreq	r1, [r3, #0]
 8009426:	685b      	ldreq	r3, [r3, #4]
 8009428:	1809      	addeq	r1, r1, r0
 800942a:	6021      	streq	r1, [r4, #0]
 800942c:	e7ed      	b.n	800940a <_free_r+0x1e>
 800942e:	461a      	mov	r2, r3
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	b10b      	cbz	r3, 8009438 <_free_r+0x4c>
 8009434:	42a3      	cmp	r3, r4
 8009436:	d9fa      	bls.n	800942e <_free_r+0x42>
 8009438:	6811      	ldr	r1, [r2, #0]
 800943a:	1850      	adds	r0, r2, r1
 800943c:	42a0      	cmp	r0, r4
 800943e:	d10b      	bne.n	8009458 <_free_r+0x6c>
 8009440:	6820      	ldr	r0, [r4, #0]
 8009442:	4401      	add	r1, r0
 8009444:	1850      	adds	r0, r2, r1
 8009446:	4283      	cmp	r3, r0
 8009448:	6011      	str	r1, [r2, #0]
 800944a:	d1e0      	bne.n	800940e <_free_r+0x22>
 800944c:	6818      	ldr	r0, [r3, #0]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	4408      	add	r0, r1
 8009452:	6010      	str	r0, [r2, #0]
 8009454:	6053      	str	r3, [r2, #4]
 8009456:	e7da      	b.n	800940e <_free_r+0x22>
 8009458:	d902      	bls.n	8009460 <_free_r+0x74>
 800945a:	230c      	movs	r3, #12
 800945c:	602b      	str	r3, [r5, #0]
 800945e:	e7d6      	b.n	800940e <_free_r+0x22>
 8009460:	6820      	ldr	r0, [r4, #0]
 8009462:	1821      	adds	r1, r4, r0
 8009464:	428b      	cmp	r3, r1
 8009466:	bf01      	itttt	eq
 8009468:	6819      	ldreq	r1, [r3, #0]
 800946a:	685b      	ldreq	r3, [r3, #4]
 800946c:	1809      	addeq	r1, r1, r0
 800946e:	6021      	streq	r1, [r4, #0]
 8009470:	6063      	str	r3, [r4, #4]
 8009472:	6054      	str	r4, [r2, #4]
 8009474:	e7cb      	b.n	800940e <_free_r+0x22>
 8009476:	bd38      	pop	{r3, r4, r5, pc}
 8009478:	200021ac 	.word	0x200021ac

0800947c <__malloc_lock>:
 800947c:	4801      	ldr	r0, [pc, #4]	@ (8009484 <__malloc_lock+0x8>)
 800947e:	f7ff bfa5 	b.w	80093cc <__retarget_lock_acquire_recursive>
 8009482:	bf00      	nop
 8009484:	200021a8 	.word	0x200021a8

08009488 <__malloc_unlock>:
 8009488:	4801      	ldr	r0, [pc, #4]	@ (8009490 <__malloc_unlock+0x8>)
 800948a:	f7ff bfa0 	b.w	80093ce <__retarget_lock_release_recursive>
 800948e:	bf00      	nop
 8009490:	200021a8 	.word	0x200021a8

08009494 <_init>:
 8009494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009496:	bf00      	nop
 8009498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800949a:	bc08      	pop	{r3}
 800949c:	469e      	mov	lr, r3
 800949e:	4770      	bx	lr

080094a0 <_fini>:
 80094a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094a2:	bf00      	nop
 80094a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094a6:	bc08      	pop	{r3}
 80094a8:	469e      	mov	lr, r3
 80094aa:	4770      	bx	lr
