
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_hand-call-in-threads_2de27425_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4b204a1f 	blmi	0x812884
   4:	447ab530 	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   8:	b0954c1f 	addslt	r4, r5, pc, lsl ip
   c:	58d3447c 	ldmpl	r3, {r2, r3, r4, r5, r6, sl, lr}^
  10:	681b4620 	ldmdavs	fp, {r5, r9, sl, lr}
  14:	f04f9313 			; <UNDEFINED> instruction: 0xf04f9313
  18:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  1c:	69a3fffe 	stmibvs	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  20:	61a33301 			; <UNDEFINED> instruction: 0x61a33301
  24:	d0242b04 	eorle	r2, r4, r4, lsl #22
  28:	466c4818 			; <UNDEFINED> instruction: 0x466c4818
  2c:	4478ad06 	ldrbtmi	sl, [r8], #-3334	; 0xfffff2fa
  30:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  34:	46202100 	strtmi	r2, [r0], -r0, lsl #2
  38:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  3c:	46282100 	strtmi	r2, [r8], -r0, lsl #2
  40:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  44:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  48:	4621fffe 	qsub8mi	pc, r1, lr	; <UNPREDICTABLE>
  4c:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  50:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
  54:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  58:	4b0a4a0d 	blmi	0x292894
  5c:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  60:	9b13681a 	blls	0x4da0d0
  64:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  68:	d1070300 	mrsle	r0, SP_und
  6c:	b0152000 	andslt	r2, r5, r0
  70:	f104bd30 			; <UNDEFINED> instruction: 0xf104bd30
  74:	f7ff0020 			; <UNDEFINED> instruction: 0xf7ff0020
  78:	e7d5fffe 			; <UNDEFINED> instruction: 0xe7d5fffe
  7c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  80:	00000076 	andeq	r0, r0, r6, ror r0
  84:	00000000 	andeq	r0, r0, r0
  88:	00000078 	andeq	r0, r0, r8, ror r0
  8c:	0000005a 	andeq	r0, r0, sl, asr r0
  90:	00000030 	andeq	r0, r0, r0, lsr r0
  94:	4c0ab510 	cfstr32mi	mvfx11, [sl], {16}
  98:	4620447c 			; <UNDEFINED> instruction: 0x4620447c
  9c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a0:	330169a3 	movwcc	r6, #6563	; 0x19a3
  a4:	2b0461a3 	blcs	0x118738
  a8:	4806d005 	stmdami	r6, {r0, r2, ip, lr, pc}
  ac:	4010e8bd 			; <UNDEFINED> instruction: 0x4010e8bd
  b0:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  b4:	f104bffe 			; <UNDEFINED> instruction: 0xf104bffe
  b8:	f7ff0020 			; <UNDEFINED> instruction: 0xf7ff0020
  bc:	e7f4fffe 	udf	#20478	; 0x4ffe
  c0:	00000024 	andeq	r0, r0, r4, lsr #32
  c4:	00000010 	andeq	r0, r0, r0, lsl r0
  c8:	460cb538 			; <UNDEFINED> instruction: 0x460cb538
  cc:	46084605 	strmi	r4, [r8], -r5, lsl #12
  d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d4:	46284621 	strtmi	r4, [r8], -r1, lsr #12
  d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  dc:	e8bd4620 	pop	{r5, r9, sl, lr}
  e0:	f7ff4038 			; <UNDEFINED> instruction: 0xf7ff4038
  e4:	bf00bffe 	svclt	0x0000bffe
  e8:	21004a15 	tstcs	r0, r5, lsl sl
  ec:	b5304b15 	ldrlt	r4, [r0, #-2837]!	; 0xfffff4eb
  f0:	b095447a 	addslt	r4, r5, sl, ror r4
  f4:	466c58d3 			; <UNDEFINED> instruction: 0x466c58d3
  f8:	4620ad06 	strtmi	sl, [r0], -r6, lsl #26
  fc:	9313681b 	tstls	r3, #1769472	; 0x1b0000
 100:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 104:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 108:	46282100 	strtmi	r2, [r8], -r0, lsl #2
 10c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 110:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 114:	4621fffe 	qsub8mi	pc, r1, lr	; <UNPREDICTABLE>
 118:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 11c:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 120:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 124:	4b074a08 	blmi	0x1d294c
 128:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 12c:	9b13681a 	blls	0x4da19c
 130:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 134:	d1010300 	mrsle	r0, SP_irq
 138:	bd30b015 	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
 13c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 140:	0000004c 	andeq	r0, r0, ip, asr #32
 144:	00000000 	andeq	r0, r0, r0
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	bf004770 	svclt	0x00004770
 150:	4c0fb510 	cfstr32mi	mvfx11, [pc], {16}
 154:	4620447c 			; <UNDEFINED> instruction: 0x4620447c
 158:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 15c:	2b0469a3 	blcs	0x11a7f0
 160:	4621d007 	strtmi	sp, [r1], -r7
 164:	0020f104 	eoreq	pc, r0, r4, lsl #2
 168:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 16c:	2b0469a3 	blcs	0x11a800
 170:	4808d105 	stmdami	r8, {r0, r2, r8, ip, lr, pc}
 174:	4010e8bd 			; <UNDEFINED> instruction: 0x4010e8bd
 178:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 17c:	4620bffe 	qsub8mi	fp, r0, lr
 180:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 184:	44784804 	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
 188:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 18c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 190:	00000038 	andeq	r0, r0, r8, lsr r0
 194:	00000018 	andeq	r0, r0, r8, lsl r0
 198:	0000000e 	andeq	r0, r0, lr
 19c:	bf004770 	svclt	0x00004770

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	21004a19 	tstcs	r0, r9, lsl sl
   4:	447a4b19 	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   8:	4d19b5f0 	cfldr32mi	mvfx11, [r9, #-960]	; 0xfffffc40
   c:	4f19b087 	svcmi	0x0019b087
  10:	447d58d3 	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
  14:	447f4628 	ldrbtmi	r4, [pc], #-1576	; 0x1c
  18:	9305681b 	movwls	r6, #22555	; 0x581b
  1c:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  20:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  24:	f1052100 			; <UNDEFINED> instruction: 0xf1052100
  28:	ac010020 	stcge	0, cr0, [r1], {32}
  2c:	f7ffae05 			; <UNDEFINED> instruction: 0xf7ffae05
  30:	2300fffe 	movwcs	pc, #4094	; 0xffe	; <UNPREDICTABLE>
  34:	463a4620 	ldrtmi	r4, [sl], -r0, lsr #12
  38:	34044619 	strcc	r4, [r4], #-1561	; 0xfffff9e7
  3c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  40:	d1f642b4 	ldrhle	r4, [r6, #36]!	; 0x24
  44:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  48:	4b084a0b 	blmi	0x21287c
  4c:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  50:	9b05681a 	blls	0x15a0c0
  54:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  58:	d1020300 	mrsle	r0, LR_svc
  5c:	b0072000 	andlt	r2, r7, r0
  60:	f7ffbdf0 			; <UNDEFINED> instruction: 0xf7ffbdf0
  64:	bf00fffe 	svclt	0x0000fffe
  68:	0000005e 	andeq	r0, r0, lr, asr r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	0000005a 	andeq	r0, r0, sl, asr r0
  74:	0000005a 	andeq	r0, r0, sl, asr r0
  78:	00000028 	andeq	r0, r0, r8, lsr #32
