0.7
2020.2
Nov 18 2020
09:20:35
/home/yunkunliao/zhuzhu/xilinx-risc-v/hdl/picorv32.v,1678675415,verilog,,/home/yunkunliao/zhuzhu/xilinx-risc-v/hdl/system.v,,picorv32;picorv32_axi;picorv32_axi_adapter;picorv32_pcpi_div;picorv32_pcpi_fast_mul;picorv32_pcpi_mul;picorv32_regs;picorv32_wb,,,,,,,,
/home/yunkunliao/zhuzhu/xilinx-risc-v/hdl/system.v,1678675415,verilog,,/home/yunkunliao/zhuzhu/xilinx-risc-v/hdl/system_tb.v,,system,,,,,,,,
/home/yunkunliao/zhuzhu/xilinx-risc-v/hdl/system_tb.v,1678675415,verilog,,,,system_tb,,,,,,,,
/home/yunkunliao/zhuzhu/xilinx-risc-v/ip/ila_0_sim_netlist.v,1678675415,verilog,,/home/yunkunliao/zhuzhu/xilinx-risc-v/hdl/picorv32.v,,ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_11_ila;ila_0_ila_v6_2_11_ila_cap_addrgen;ila_0_ila_v6_2_11_ila_cap_ctrl_legacy;ila_0_ila_v6_2_11_ila_cap_sample_counter;ila_0_ila_v6_2_11_ila_cap_window_counter;ila_0_ila_v6_2_11_ila_core;ila_0_ila_v6_2_11_ila_register;ila_0_ila_v6_2_11_ila_reset_ctrl;ila_0_ila_v6_2_11_ila_trace_memory;ila_0_ila_v6_2_11_ila_trig_match;ila_0_ila_v6_2_11_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_12;ila_0_ltlib_v1_0_0_all_typeA_14;ila_0_ltlib_v1_0_0_all_typeA_17;ila_0_ltlib_v1_0_0_all_typeA_19;ila_0_ltlib_v1_0_0_all_typeA_22;ila_0_ltlib_v1_0_0_all_typeA_6;ila_0_ltlib_v1_0_0_all_typeA_9;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_49;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_57;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_10;ila_0_ltlib_v1_0_0_all_typeA_slice_13;ila_0_ltlib_v1_0_0_all_typeA_slice_15;ila_0_ltlib_v1_0_0_all_typeA_slice_18;ila_0_ltlib_v1_0_0_all_typeA_slice_20;ila_0_ltlib_v1_0_0_all_typeA_slice_23;ila_0_ltlib_v1_0_0_all_typeA_slice_7;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_50;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_58;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_51;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_59;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA_21;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_16;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_11;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_5;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_8;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_48;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_56;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_24;ila_0_ltlib_v1_0_0_async_edge_xfer_25;ila_0_ltlib_v1_0_0_async_edge_xfer_26;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_52;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_46;ila_0_ltlib_v1_0_0_cfglut5_53;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_54;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_45;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match_0;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_1;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized1_2;ila_0_ltlib_v1_0_0_match__parameterized1_3;ila_0_ltlib_v1_0_0_match__parameterized1_4;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_47;ila_0_ltlib_v1_0_0_match_nodelay_55;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_27;ila_0_xsdbs_v1_0_2_reg__parameterized18;ila_0_xsdbs_v1_0_2_reg__parameterized19;ila_0_xsdbs_v1_0_2_reg__parameterized20;ila_0_xsdbs_v1_0_2_reg__parameterized21;ila_0_xsdbs_v1_0_2_reg__parameterized33;ila_0_xsdbs_v1_0_2_reg__parameterized34;ila_0_xsdbs_v1_0_2_reg__parameterized35;ila_0_xsdbs_v1_0_2_reg__parameterized36;ila_0_xsdbs_v1_0_2_reg__parameterized37;ila_0_xsdbs_v1_0_2_reg__parameterized38;ila_0_xsdbs_v1_0_2_reg__parameterized39;ila_0_xsdbs_v1_0_2_reg__parameterized40;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg__parameterized46;ila_0_xsdbs_v1_0_2_reg__parameterized48;ila_0_xsdbs_v1_0_2_reg__parameterized51;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_31;ila_0_xsdbs_v1_0_2_reg_ctl_32;ila_0_xsdbs_v1_0_2_reg_ctl_33;ila_0_xsdbs_v1_0_2_reg_ctl_34;ila_0_xsdbs_v1_0_2_reg_ctl_37;ila_0_xsdbs_v1_0_2_reg_ctl_39;ila_0_xsdbs_v1_0_2_reg_ctl_40;ila_0_xsdbs_v1_0_2_reg_ctl_41;ila_0_xsdbs_v1_0_2_reg_ctl_42;ila_0_xsdbs_v1_0_2_reg_ctl_43;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_35;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_38;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_28;ila_0_xsdbs_v1_0_2_reg_stat_29;ila_0_xsdbs_v1_0_2_reg_stat_30;ila_0_xsdbs_v1_0_2_reg_stat_36;ila_0_xsdbs_v1_0_2_reg_stat_44;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs,,,,,,,,
/home/yunkunliao/zhuzhu/xilinx-risc-v/vivado/generic/RISC-V.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
