0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.sim/sim_1/impl/timing/xsim/tb_ss_lr_top_time_impl.v,1764421504,verilog,,C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sim_1/new/tb_ss_lr_top.v,,SS_BTN_FLTR;SS_DIVIDER;SS_FSM;SS_LR_TOP;SS_ROM;SS_UART;glbl,,,,,,,,
C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sim_1/new/tb_ss_lr_top.v,1764421296,verilog,,,,tb_ss_lr_top,,,,,,,,
