Oh no...

Cycle: 4
MARS instruction number: 5	Instruction: srlv $9,$9,$5
Expected:	Register Write to Reg: 0x09 Val: 0x000000F0
Got     :	Register Write to Reg: 0x09 Val: 0x00000000
Incorrect write

Cycle: 5
MARS instruction number: 6	Instruction: srlv $15,$15,$5
Expected:	Register Write to Reg: 0x0F Val: 0x0000000D
Got     :	Register Write to Reg: 0x0F Val: 0x00000000
Incorrect write

Cycle: 6
MARS instruction number: 7	Instruction: srlv $21,$21,$5
Expected:	Register Write to Reg: 0x15 Val: 0x0000000A
Got     :	Register Write to Reg: 0x15 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


