// Seed: 2605745561
module module_0;
  wire id_1;
  module_2 modCall_1 ();
endmodule
macromodule module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    output supply1 id_4
);
  assign id_4 = $display(1, id_1);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = 1;
  logic [7:0] id_2 = id_2[1];
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
  wire id_3, id_4, id_5, id_6;
endmodule
module module_3 #(
    parameter id_8 = 32'd84,
    parameter id_9 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_7;
  defparam id_8.id_9 = 1;
  tri id_10 = 1'b0;
endmodule
