
*** Running vivado
    with args -log CPUTOP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CPUTOP.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CPUTOP.tcl -notrace
Command: synth_design -top CPUTOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -414 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/CPU/CPU.srcs/sources_1/new/decodeInstruction.v:44]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/CPU/CPU.srcs/sources_1/new/decodeInstruction.v:44]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 274.164 ; gain = 96.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPUTOP' [D:/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'instructionMemory' [D:/vivado/CPU/CPU.srcs/sources_1/new/instructionMemory.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [D:/vivado/CPU/CPU.srcs/sources_1/new/instructionMemory.v:31]
WARNING: [Synth 8-567] referenced signal 'storage' should be on the sensitivity list [D:/vivado/CPU/CPU.srcs/sources_1/new/instructionMemory.v:33]
WARNING: [Synth 8-567] referenced signal 'IDataOut' should be on the sensitivity list [D:/vivado/CPU/CPU.srcs/sources_1/new/instructionMemory.v:33]
INFO: [Synth 8-256] done synthesizing module 'instructionMemory' (1#1) [D:/vivado/CPU/CPU.srcs/sources_1/new/instructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU32' [D:/vivado/CPU/CPU.srcs/sources_1/new/ALU32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU32' (2#1) [D:/vivado/CPU/CPU.srcs/sources_1/new/ALU32.v:23]
INFO: [Synth 8-638] synthesizing module 'controlUnit' [D:/vivado/CPU/CPU.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'controlUnit' (3#1) [D:/vivado/CPU/CPU.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'RAM' (4#1) [D:/vivado/CPU/CPU.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/vivado/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [D:/vivado/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/vivado/CPU/CPU.srcs/sources_1/new/RegFile.v:23]
ERROR: [Synth 8-434] mixed level sensitive and edge triggered event controls are not supported for synthesis [D:/vivado/CPU/CPU.srcs/sources_1/new/RegFile.v:39]
ERROR: [Synth 8-285] failed synthesizing module 'RegFile' [D:/vivado/CPU/CPU.srcs/sources_1/new/RegFile.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'CPUTOP' [D:/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 350.566 ; gain = 172.742
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat May 19 17:36:59 2018...
