# Verilog Examples

Various, hopefully useful, Verilog examples.

## Introduction

This is my submission for Verification Task **B1. CoCoTb based Verification**. Some Verilog examples I use for teaching Verilog, that may be useful for other projects as well. Most (if not all) the examples are tested with .

## References

I would like to mention the following references which helped me in completion of this task:

  * **[CoCoTb-Documentation](https://readthedocs.org/projects/cocotb/downloads/pdf/latest/)**.
  * [verilog-examples](https://gitlab.com/jjchico/verilog-examples/) - Various *verilog* examples.
  * [python-testBench guide](https://www.youtube.com/watch?v=DtzD2UM-Dzg) - How to configure Makefile and write python testbench.
  * [Icarus Verilog](http://iverilog.icarus.com/).

## Authors

  * **Prankur Verma**
