Loading plugins phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\RPS_PSOC5_01.cyprj -d CY8C5267AXI-LP051 -s C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.049ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RPS_PSOC5_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\RPS_PSOC5_01.cyprj -dcpsoc3 RPS_PSOC5_01.v -verilog
======================================================================

======================================================================
Compiling:  RPS_PSOC5_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\RPS_PSOC5_01.cyprj -dcpsoc3 RPS_PSOC5_01.v -verilog
======================================================================

======================================================================
Compiling:  RPS_PSOC5_01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\RPS_PSOC5_01.cyprj -dcpsoc3 -verilog RPS_PSOC5_01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Oct 07 12:35:39 2019


======================================================================
Compiling:  RPS_PSOC5_01.v
Program  :   vpp
Options  :    -yv2 -q10 RPS_PSOC5_01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Oct 07 12:35:39 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RPS_PSOC5_01.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  RPS_PSOC5_01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\RPS_PSOC5_01.cyprj -dcpsoc3 -verilog RPS_PSOC5_01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Oct 07 12:35:39 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\codegentemp\RPS_PSOC5_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\codegentemp\RPS_PSOC5_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.

tovif:  No errors.


======================================================================
Compiling:  RPS_PSOC5_01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\RPS_PSOC5_01.cyprj -dcpsoc3 -verilog RPS_PSOC5_01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Oct 07 12:35:40 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\codegentemp\RPS_PSOC5_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\codegentemp\RPS_PSOC5_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\I2C_EEPROM:udb_clk\
	Net_73
	\I2C_EEPROM:Net_973\
	Net_74
	\I2C_EEPROM:Net_974\
	\I2C_EEPROM:timeout_clk\
	Net_79
	\I2C_EEPROM:Net_975\
	Net_77
	Net_78
	Net_340
	Net_341
	Net_497
	Net_489
	Net_490
	Net_718
	Net_659
	Net_660
	Net_825
	Net_743
	Net_744
	Net_745
	Net_871
	Net_872


Deleted 40 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART:tmpOE__Dm_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__SDA_1_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__SCL_1_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \I2C_EEPROM:Net_969\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \I2C_EEPROM:Net_968\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \DataOut_Port0:clk\ to zero
Aliasing \DataOut_Port0:rst\ to zero
Aliasing \Dir_Ctl:clk\ to zero
Aliasing \Dir_Ctl:rst\ to zero
Aliasing tmpOE__PORT0D1_net_0 to tmpOE__PORT0D0_net_0
Aliasing tmpOE__PORT0D2_net_0 to tmpOE__PORT0D0_net_0
Aliasing tmpOE__PORT0D3_net_0 to tmpOE__PORT0D0_net_0
Aliasing tmpOE__PORT0D4_net_0 to tmpOE__PORT0D0_net_0
Aliasing tmpOE__PORT0D5_net_0 to tmpOE__PORT0D0_net_0
Aliasing tmpOE__PORT0D6_net_0 to tmpOE__PORT0D0_net_0
Aliasing tmpOE__PORT0D7_net_0 to tmpOE__PORT0D0_net_0
Aliasing tmpOE__PORT2D1_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D2_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D3_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D4_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D5_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D6_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D7_net_0 to tmpOE__PORT2D0_net_0
Aliasing \DataOut_Port2:clk\ to zero
Aliasing \DataOut_Port2:rst\ to zero
Aliasing tmpOE__PORT3D1_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D2_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D3_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D4_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D5_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D6_net_0 to tmpOE__PORT3D0_net_0
Aliasing \DataIn_Port4:status_6\ to zero
Aliasing \DataIn_Port4:status_7\ to zero
Aliasing \DataOut_Port3:clk\ to zero
Aliasing \DataOut_Port3:rst\ to zero
Aliasing tmpOE__PORT4D1_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT4D2_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT4D3_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT4D4_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT4D5_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT3D7_net_0 to tmpOE__PORT3D0_net_0
Aliasing \DataOut_Port4:clk\ to zero
Aliasing \DataOut_Port4:rst\ to zero
Aliasing \DataIn_Port1:status_5\ to zero
Aliasing \DataIn_Port1:status_6\ to zero
Aliasing \DataIn_Port1:status_7\ to zero
Aliasing tmpOE__PORT1D1_net_0 to tmpOE__PORT1D0_net_0
Aliasing tmpOE__PORT1D2_net_0 to tmpOE__PORT1D0_net_0
Aliasing tmpOE__PORT1D3_net_0 to tmpOE__PORT1D0_net_0
Aliasing tmpOE__PORT1D4_net_0 to tmpOE__PORT1D0_net_0
Aliasing \DataIn_Port5:status_5\ to zero
Aliasing \DataIn_Port5:status_6\ to zero
Aliasing \DataIn_Port5:status_7\ to zero
Aliasing \DataOut_Port1:clk\ to zero
Aliasing \DataOut_Port1:rst\ to zero
Aliasing tmpOE__PORT5D1_net_0 to tmpOE__PORT5D0_net_0
Aliasing tmpOE__PORT5D2_net_0 to tmpOE__PORT5D0_net_0
Aliasing tmpOE__PORT5D3_net_0 to tmpOE__PORT5D0_net_0
Aliasing tmpOE__PORT5D4_net_0 to tmpOE__PORT5D0_net_0
Aliasing \DataIn_Port6:status_4\ to zero
Aliasing \DataIn_Port6:status_5\ to zero
Aliasing \DataIn_Port6:status_6\ to zero
Aliasing \DataIn_Port6:status_7\ to zero
Aliasing \DataOut_Port5:clk\ to zero
Aliasing \DataOut_Port5:rst\ to zero
Aliasing tmpOE__PORT6D1_net_0 to tmpOE__PORT6D0_net_0
Aliasing tmpOE__PORT6D2_net_0 to tmpOE__PORT6D0_net_0
Aliasing tmpOE__PORT6D3_net_0 to tmpOE__PORT6D0_net_0
Aliasing \DataIn_Port12:status_6\ to zero
Aliasing \DataIn_Port12:status_7\ to zero
Aliasing \DataOut_Port6:clk\ to zero
Aliasing \DataOut_Port6:rst\ to zero
Aliasing tmpOE__PORT12D1_net_0 to tmpOE__PORT12D0_net_0
Aliasing tmpOE__PORT12D2_net_0 to tmpOE__PORT12D0_net_0
Aliasing tmpOE__PORT12D3_net_0 to tmpOE__PORT12D0_net_0
Aliasing tmpOE__PORT12D4_net_0 to tmpOE__PORT12D0_net_0
Aliasing tmpOE__PORT12D5_net_0 to tmpOE__PORT12D0_net_0
Aliasing \DataOut_Port12:clk\ to zero
Aliasing \DataOut_Port12:rst\ to zero
Removing Rhs of wire one[9] = \USBUART:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire \DataIn_Port3:status_0\[64] = PI3_0[65]
Removing Lhs of wire \DataIn_Port3:status_1\[66] = PI3_1[67]
Removing Lhs of wire \DataIn_Port3:status_2\[68] = PI3_2[69]
Removing Lhs of wire \DataIn_Port3:status_3\[70] = PI3_3[71]
Removing Lhs of wire \DataIn_Port3:status_4\[72] = PI3_4[73]
Removing Lhs of wire \DataIn_Port3:status_5\[74] = PI3_5[75]
Removing Lhs of wire \DataIn_Port3:status_6\[76] = PI3_6[77]
Removing Lhs of wire \DataIn_Port3:status_7\[78] = PI3_7[79]
Removing Lhs of wire tmpOE__SDA_1_net_0[83] = one[9]
Removing Lhs of wire tmpOE__SCL_1_net_0[89] = one[9]
Removing Rhs of wire \I2C_EEPROM:sda_x_wire\[94] = \I2C_EEPROM:Net_643_1\[95]
Removing Rhs of wire \I2C_EEPROM:Net_697\[97] = \I2C_EEPROM:Net_643_2\[103]
Removing Rhs of wire \I2C_EEPROM:Net_1109_0\[100] = \I2C_EEPROM:scl_yfb\[113]
Removing Rhs of wire \I2C_EEPROM:Net_1109_1\[101] = \I2C_EEPROM:sda_yfb\[114]
Removing Lhs of wire \I2C_EEPROM:scl_x_wire\[104] = \I2C_EEPROM:Net_643_0\[102]
Removing Lhs of wire \I2C_EEPROM:Net_969\[105] = one[9]
Removing Lhs of wire \I2C_EEPROM:Net_968\[106] = one[9]
Removing Lhs of wire \I2C_EEPROM:tmpOE__Bufoe_scl_net_0\[116] = one[9]
Removing Lhs of wire \I2C_EEPROM:tmpOE__Bufoe_sda_net_0\[118] = one[9]
Removing Lhs of wire \DataOut_Port0:clk\[124] = zero[4]
Removing Lhs of wire \DataOut_Port0:rst\[125] = zero[4]
Removing Rhs of wire P0_0[126] = \DataOut_Port0:control_out_0\[127]
Removing Rhs of wire P0_0[126] = \DataOut_Port0:control_0\[150]
Removing Rhs of wire P0_1[128] = \DataOut_Port0:control_out_1\[129]
Removing Rhs of wire P0_1[128] = \DataOut_Port0:control_1\[149]
Removing Rhs of wire P0_2[130] = \DataOut_Port0:control_out_2\[131]
Removing Rhs of wire P0_2[130] = \DataOut_Port0:control_2\[148]
Removing Rhs of wire P0_3[132] = \DataOut_Port0:control_out_3\[133]
Removing Rhs of wire P0_3[132] = \DataOut_Port0:control_3\[147]
Removing Rhs of wire P0_4[134] = \DataOut_Port0:control_out_4\[135]
Removing Rhs of wire P0_4[134] = \DataOut_Port0:control_4\[146]
Removing Rhs of wire P0_5[136] = \DataOut_Port0:control_out_5\[137]
Removing Rhs of wire P0_5[136] = \DataOut_Port0:control_5\[145]
Removing Rhs of wire P0_6[138] = \DataOut_Port0:control_out_6\[139]
Removing Rhs of wire P0_6[138] = \DataOut_Port0:control_6\[144]
Removing Rhs of wire P0_7[140] = \DataOut_Port0:control_out_7\[141]
Removing Rhs of wire P0_7[140] = \DataOut_Port0:control_7\[143]
Removing Lhs of wire \Dir_Ctl:clk\[151] = zero[4]
Removing Lhs of wire \Dir_Ctl:rst\[152] = zero[4]
Removing Rhs of wire P0DIR[153] = \Dir_Ctl:control_out_0\[154]
Removing Rhs of wire P0DIR[153] = \Dir_Ctl:control_0\[177]
Removing Rhs of wire P1DIR[155] = \Dir_Ctl:control_out_1\[156]
Removing Rhs of wire P1DIR[155] = \Dir_Ctl:control_1\[176]
Removing Rhs of wire P2DIR[157] = \Dir_Ctl:control_out_2\[158]
Removing Rhs of wire P2DIR[157] = \Dir_Ctl:control_2\[175]
Removing Rhs of wire P3DIR[159] = \Dir_Ctl:control_out_3\[160]
Removing Rhs of wire P3DIR[159] = \Dir_Ctl:control_3\[174]
Removing Rhs of wire P4DIR[161] = \Dir_Ctl:control_out_4\[162]
Removing Rhs of wire P4DIR[161] = \Dir_Ctl:control_4\[173]
Removing Rhs of wire P5DIR[163] = \Dir_Ctl:control_out_5\[164]
Removing Rhs of wire P5DIR[163] = \Dir_Ctl:control_5\[172]
Removing Rhs of wire P6DIR[165] = \Dir_Ctl:control_out_6\[166]
Removing Rhs of wire P6DIR[165] = \Dir_Ctl:control_6\[171]
Removing Rhs of wire P12DIR[167] = \Dir_Ctl:control_out_7\[168]
Removing Rhs of wire P12DIR[167] = \Dir_Ctl:control_7\[170]
Removing Lhs of wire \DataIn_Port0:status_0\[178] = PI0_0[179]
Removing Lhs of wire \DataIn_Port0:status_1\[180] = PI0_1[181]
Removing Lhs of wire \DataIn_Port0:status_2\[182] = PI0_2[183]
Removing Lhs of wire \DataIn_Port0:status_3\[184] = PI0_3[185]
Removing Lhs of wire \DataIn_Port0:status_4\[186] = PI0_4[187]
Removing Lhs of wire \DataIn_Port0:status_5\[188] = PI0_5[189]
Removing Lhs of wire \DataIn_Port0:status_6\[190] = PI0_6[191]
Removing Lhs of wire \DataIn_Port0:status_7\[192] = PI0_7[193]
Removing Lhs of wire tmpOE__PORT0D0_net_0[197] = P0DIR[153]
Removing Lhs of wire tmpOE__PORT0D1_net_0[202] = P0DIR[153]
Removing Lhs of wire tmpOE__PORT0D2_net_0[207] = P0DIR[153]
Removing Lhs of wire tmpOE__PORT0D3_net_0[212] = P0DIR[153]
Removing Lhs of wire tmpOE__PORT0D4_net_0[217] = P0DIR[153]
Removing Lhs of wire tmpOE__PORT0D5_net_0[222] = P0DIR[153]
Removing Lhs of wire tmpOE__PORT0D6_net_0[227] = P0DIR[153]
Removing Lhs of wire tmpOE__PORT0D7_net_0[232] = P0DIR[153]
Removing Lhs of wire tmpOE__PORT3D0_net_0[238] = P3DIR[159]
Removing Rhs of wire P3_0[239] = \DataOut_Port3:control_out_0\[383]
Removing Rhs of wire P3_0[239] = \DataOut_Port3:control_0\[400]
Removing Lhs of wire \DataIn_Port2:status_0\[243] = PI2_0[244]
Removing Lhs of wire \DataIn_Port2:status_1\[245] = PI2_1[246]
Removing Lhs of wire \DataIn_Port2:status_2\[247] = PI2_2[248]
Removing Lhs of wire \DataIn_Port2:status_3\[249] = PI2_3[250]
Removing Lhs of wire \DataIn_Port2:status_4\[251] = PI2_4[252]
Removing Lhs of wire \DataIn_Port2:status_5\[253] = PI2_5[254]
Removing Lhs of wire \DataIn_Port2:status_6\[255] = PI2_6[256]
Removing Lhs of wire \DataIn_Port2:status_7\[257] = PI2_7[258]
Removing Lhs of wire tmpOE__PORT2D0_net_0[262] = P2DIR[157]
Removing Rhs of wire P2_0[263] = \DataOut_Port2:control_out_0\[311]
Removing Rhs of wire P2_0[263] = \DataOut_Port2:control_0\[327]
Removing Lhs of wire tmpOE__PORT2D1_net_0[268] = P2DIR[157]
Removing Rhs of wire P2_1[269] = \DataOut_Port2:control_out_1\[312]
Removing Rhs of wire P2_1[269] = \DataOut_Port2:control_1\[326]
Removing Lhs of wire tmpOE__PORT2D2_net_0[274] = P2DIR[157]
Removing Rhs of wire P2_2[275] = \DataOut_Port2:control_out_2\[313]
Removing Rhs of wire P2_2[275] = \DataOut_Port2:control_2\[325]
Removing Lhs of wire tmpOE__PORT2D3_net_0[280] = P2DIR[157]
Removing Rhs of wire P2_3[281] = \DataOut_Port2:control_out_3\[314]
Removing Rhs of wire P2_3[281] = \DataOut_Port2:control_3\[324]
Removing Lhs of wire tmpOE__PORT2D4_net_0[286] = P2DIR[157]
Removing Rhs of wire P2_4[287] = \DataOut_Port2:control_out_4\[315]
Removing Rhs of wire P2_4[287] = \DataOut_Port2:control_4\[323]
Removing Lhs of wire tmpOE__PORT2D5_net_0[292] = P2DIR[157]
Removing Rhs of wire P2_5[293] = \DataOut_Port2:control_out_5\[316]
Removing Rhs of wire P2_5[293] = \DataOut_Port2:control_5\[322]
Removing Lhs of wire tmpOE__PORT2D6_net_0[298] = P2DIR[157]
Removing Rhs of wire P2_6[299] = \DataOut_Port2:control_out_6\[317]
Removing Rhs of wire P2_6[299] = \DataOut_Port2:control_6\[321]
Removing Lhs of wire tmpOE__PORT2D7_net_0[304] = P2DIR[157]
Removing Rhs of wire P2_7[305] = \DataOut_Port2:control_out_7\[318]
Removing Rhs of wire P2_7[305] = \DataOut_Port2:control_7\[320]
Removing Lhs of wire \DataOut_Port2:clk\[309] = zero[4]
Removing Lhs of wire \DataOut_Port2:rst\[310] = zero[4]
Removing Lhs of wire tmpOE__PORT3D1_net_0[330] = P3DIR[159]
Removing Rhs of wire P3_1[331] = \DataOut_Port3:control_out_1\[384]
Removing Rhs of wire P3_1[331] = \DataOut_Port3:control_1\[399]
Removing Lhs of wire tmpOE__PORT3D2_net_0[336] = P3DIR[159]
Removing Rhs of wire P3_2[337] = \DataOut_Port3:control_out_2\[385]
Removing Rhs of wire P3_2[337] = \DataOut_Port3:control_2\[398]
Removing Lhs of wire tmpOE__PORT3D3_net_0[342] = P3DIR[159]
Removing Rhs of wire P3_3[343] = \DataOut_Port3:control_out_3\[386]
Removing Rhs of wire P3_3[343] = \DataOut_Port3:control_3\[397]
Removing Lhs of wire tmpOE__PORT3D4_net_0[348] = P3DIR[159]
Removing Rhs of wire P3_4[349] = \DataOut_Port3:control_out_4\[387]
Removing Rhs of wire P3_4[349] = \DataOut_Port3:control_4\[396]
Removing Lhs of wire tmpOE__PORT3D5_net_0[354] = P3DIR[159]
Removing Rhs of wire P3_5[355] = \DataOut_Port3:control_out_5\[388]
Removing Rhs of wire P3_5[355] = \DataOut_Port3:control_5\[395]
Removing Lhs of wire tmpOE__PORT3D6_net_0[360] = P3DIR[159]
Removing Rhs of wire P3_6[361] = \DataOut_Port3:control_out_6\[389]
Removing Rhs of wire P3_6[361] = \DataOut_Port3:control_6\[394]
Removing Lhs of wire \DataIn_Port4:status_0\[365] = PI4_0[366]
Removing Lhs of wire \DataIn_Port4:status_1\[367] = PI4_1[368]
Removing Lhs of wire \DataIn_Port4:status_2\[369] = PI4_2[370]
Removing Lhs of wire \DataIn_Port4:status_3\[371] = PI4_3[372]
Removing Lhs of wire \DataIn_Port4:status_4\[373] = PI4_4[374]
Removing Lhs of wire \DataIn_Port4:status_5\[375] = PI4_5[376]
Removing Lhs of wire \DataIn_Port4:status_6\[377] = zero[4]
Removing Lhs of wire \DataIn_Port4:status_7\[378] = zero[4]
Removing Lhs of wire \DataOut_Port3:clk\[381] = zero[4]
Removing Lhs of wire \DataOut_Port3:rst\[382] = zero[4]
Removing Rhs of wire P3_7[390] = \DataOut_Port3:control_out_7\[391]
Removing Rhs of wire P3_7[390] = \DataOut_Port3:control_7\[393]
Removing Lhs of wire tmpOE__PORT4D0_net_0[403] = P4DIR[161]
Removing Rhs of wire P4_0[404] = \DataOut_Port4:control_out_0\[445]
Removing Rhs of wire P4_0[404] = \DataOut_Port4:control_0\[463]
Removing Lhs of wire tmpOE__PORT4D1_net_0[409] = P4DIR[161]
Removing Rhs of wire P4_1[410] = \DataOut_Port4:control_out_1\[446]
Removing Rhs of wire P4_1[410] = \DataOut_Port4:control_1\[462]
Removing Lhs of wire tmpOE__PORT4D2_net_0[415] = P4DIR[161]
Removing Rhs of wire P4_2[416] = \DataOut_Port4:control_out_2\[447]
Removing Rhs of wire P4_2[416] = \DataOut_Port4:control_2\[461]
Removing Lhs of wire tmpOE__PORT4D3_net_0[421] = P4DIR[161]
Removing Rhs of wire P4_3[422] = \DataOut_Port4:control_out_3\[448]
Removing Rhs of wire P4_3[422] = \DataOut_Port4:control_3\[460]
Removing Lhs of wire tmpOE__PORT4D4_net_0[427] = P4DIR[161]
Removing Rhs of wire P4_4[428] = \DataOut_Port4:control_out_4\[449]
Removing Rhs of wire P4_4[428] = \DataOut_Port4:control_4\[459]
Removing Lhs of wire tmpOE__PORT4D5_net_0[433] = P4DIR[161]
Removing Rhs of wire P4_5[434] = \DataOut_Port4:control_out_5\[450]
Removing Rhs of wire P4_5[434] = \DataOut_Port4:control_5\[458]
Removing Lhs of wire tmpOE__PORT3D7_net_0[439] = P3DIR[159]
Removing Lhs of wire \DataOut_Port4:clk\[443] = zero[4]
Removing Lhs of wire \DataOut_Port4:rst\[444] = zero[4]
Removing Lhs of wire \DataIn_Port1:status_0\[465] = PI1_0[466]
Removing Lhs of wire \DataIn_Port1:status_1\[467] = PI1_1[468]
Removing Lhs of wire \DataIn_Port1:status_2\[469] = PI1_2[470]
Removing Lhs of wire \DataIn_Port1:status_3\[471] = PI1_3[472]
Removing Lhs of wire \DataIn_Port1:status_4\[473] = PI1_4[474]
Removing Lhs of wire \DataIn_Port1:status_5\[475] = zero[4]
Removing Lhs of wire \DataIn_Port1:status_6\[476] = zero[4]
Removing Lhs of wire \DataIn_Port1:status_7\[477] = zero[4]
Removing Lhs of wire tmpOE__PORT1D0_net_0[481] = P1DIR[155]
Removing Rhs of wire P1_0[482] = \DataOut_Port1:control_out_0\[527]
Removing Rhs of wire P1_0[482] = \DataOut_Port1:control_0\[546]
Removing Lhs of wire tmpOE__PORT1D1_net_0[487] = P1DIR[155]
Removing Rhs of wire P1_1[488] = \DataOut_Port1:control_out_1\[528]
Removing Rhs of wire P1_1[488] = \DataOut_Port1:control_1\[545]
Removing Lhs of wire tmpOE__PORT1D2_net_0[493] = P1DIR[155]
Removing Rhs of wire P1_2[494] = \DataOut_Port1:control_out_2\[529]
Removing Rhs of wire P1_2[494] = \DataOut_Port1:control_2\[544]
Removing Lhs of wire tmpOE__PORT1D3_net_0[499] = P1DIR[155]
Removing Rhs of wire P1_3[500] = \DataOut_Port1:control_out_3\[530]
Removing Rhs of wire P1_3[500] = \DataOut_Port1:control_3\[543]
Removing Lhs of wire tmpOE__PORT1D4_net_0[505] = P1DIR[155]
Removing Rhs of wire P1_4[506] = \DataOut_Port1:control_out_4\[531]
Removing Rhs of wire P1_4[506] = \DataOut_Port1:control_4\[542]
Removing Lhs of wire \DataIn_Port5:status_0\[510] = PI5_0[511]
Removing Lhs of wire \DataIn_Port5:status_1\[512] = PI5_1[513]
Removing Lhs of wire \DataIn_Port5:status_2\[514] = PI5_2[515]
Removing Lhs of wire \DataIn_Port5:status_3\[516] = PI5_3[517]
Removing Lhs of wire \DataIn_Port5:status_4\[518] = PI5_4[519]
Removing Lhs of wire \DataIn_Port5:status_5\[520] = zero[4]
Removing Lhs of wire \DataIn_Port5:status_6\[521] = zero[4]
Removing Lhs of wire \DataIn_Port5:status_7\[522] = zero[4]
Removing Lhs of wire \DataOut_Port1:clk\[525] = zero[4]
Removing Lhs of wire \DataOut_Port1:rst\[526] = zero[4]
Removing Lhs of wire tmpOE__PORT5D0_net_0[549] = P5DIR[163]
Removing Rhs of wire P5_0[550] = \DataOut_Port5:control_out_0\[594]
Removing Rhs of wire P5_0[550] = \DataOut_Port5:control_0\[613]
Removing Lhs of wire tmpOE__PORT5D1_net_0[555] = P5DIR[163]
Removing Rhs of wire P5_1[556] = \DataOut_Port5:control_out_1\[595]
Removing Rhs of wire P5_1[556] = \DataOut_Port5:control_1\[612]
Removing Lhs of wire tmpOE__PORT5D2_net_0[561] = P5DIR[163]
Removing Rhs of wire P5_2[562] = \DataOut_Port5:control_out_2\[596]
Removing Rhs of wire P5_2[562] = \DataOut_Port5:control_2\[611]
Removing Lhs of wire tmpOE__PORT5D3_net_0[567] = P5DIR[163]
Removing Rhs of wire P5_3[568] = \DataOut_Port5:control_out_3\[597]
Removing Rhs of wire P5_3[568] = \DataOut_Port5:control_3\[610]
Removing Lhs of wire tmpOE__PORT5D4_net_0[573] = P5DIR[163]
Removing Rhs of wire P5_4[574] = \DataOut_Port5:control_out_4\[598]
Removing Rhs of wire P5_4[574] = \DataOut_Port5:control_4\[609]
Removing Lhs of wire \DataIn_Port6:status_0\[578] = PI6_0[579]
Removing Lhs of wire \DataIn_Port6:status_1\[580] = PI6_1[581]
Removing Lhs of wire \DataIn_Port6:status_2\[582] = PI6_2[583]
Removing Lhs of wire \DataIn_Port6:status_3\[584] = PI6_3[585]
Removing Lhs of wire \DataIn_Port6:status_4\[586] = zero[4]
Removing Lhs of wire \DataIn_Port6:status_5\[587] = zero[4]
Removing Lhs of wire \DataIn_Port6:status_6\[588] = zero[4]
Removing Lhs of wire \DataIn_Port6:status_7\[589] = zero[4]
Removing Lhs of wire \DataOut_Port5:clk\[592] = zero[4]
Removing Lhs of wire \DataOut_Port5:rst\[593] = zero[4]
Removing Lhs of wire tmpOE__PORT6D0_net_0[616] = P6DIR[165]
Removing Rhs of wire P6_0[617] = \DataOut_Port6:control_out_0\[657]
Removing Rhs of wire P6_0[617] = \DataOut_Port6:control_0\[677]
Removing Lhs of wire tmpOE__PORT6D1_net_0[622] = P6DIR[165]
Removing Rhs of wire P6_1[623] = \DataOut_Port6:control_out_1\[658]
Removing Rhs of wire P6_1[623] = \DataOut_Port6:control_1\[676]
Removing Lhs of wire tmpOE__PORT6D2_net_0[628] = P6DIR[165]
Removing Rhs of wire P6_2[629] = \DataOut_Port6:control_out_2\[659]
Removing Rhs of wire P6_2[629] = \DataOut_Port6:control_2\[675]
Removing Lhs of wire tmpOE__PORT6D3_net_0[634] = P6DIR[165]
Removing Rhs of wire P6_3[635] = \DataOut_Port6:control_out_3\[660]
Removing Rhs of wire P6_3[635] = \DataOut_Port6:control_3\[674]
Removing Lhs of wire \DataIn_Port12:status_0\[639] = PI12_0[640]
Removing Lhs of wire \DataIn_Port12:status_1\[641] = PI12_1[642]
Removing Lhs of wire \DataIn_Port12:status_2\[643] = PI12_2[644]
Removing Lhs of wire \DataIn_Port12:status_3\[645] = PI12_3[646]
Removing Lhs of wire \DataIn_Port12:status_4\[647] = PI12_4[648]
Removing Lhs of wire \DataIn_Port12:status_5\[649] = PI12_5[650]
Removing Lhs of wire \DataIn_Port12:status_6\[651] = zero[4]
Removing Lhs of wire \DataIn_Port12:status_7\[652] = zero[4]
Removing Lhs of wire \DataOut_Port6:clk\[655] = zero[4]
Removing Lhs of wire \DataOut_Port6:rst\[656] = zero[4]
Removing Lhs of wire tmpOE__PORT12D0_net_0[680] = P12DIR[167]
Removing Rhs of wire P12_0[681] = \DataOut_Port12:control_out_0\[717]
Removing Rhs of wire P12_0[681] = \DataOut_Port12:control_0\[735]
Removing Lhs of wire tmpOE__PORT12D1_net_0[686] = P12DIR[167]
Removing Rhs of wire P12_1[687] = \DataOut_Port12:control_out_1\[718]
Removing Rhs of wire P12_1[687] = \DataOut_Port12:control_1\[734]
Removing Lhs of wire tmpOE__PORT12D2_net_0[692] = P12DIR[167]
Removing Rhs of wire P12_2[693] = \DataOut_Port12:control_out_2\[719]
Removing Rhs of wire P12_2[693] = \DataOut_Port12:control_2\[733]
Removing Lhs of wire tmpOE__PORT12D3_net_0[698] = P12DIR[167]
Removing Rhs of wire P12_3[699] = \DataOut_Port12:control_out_3\[720]
Removing Rhs of wire P12_3[699] = \DataOut_Port12:control_3\[732]
Removing Lhs of wire tmpOE__PORT12D4_net_0[704] = P12DIR[167]
Removing Rhs of wire P12_4[705] = \DataOut_Port12:control_out_4\[721]
Removing Rhs of wire P12_4[705] = \DataOut_Port12:control_4\[731]
Removing Lhs of wire tmpOE__PORT12D5_net_0[710] = P12DIR[167]
Removing Rhs of wire P12_5[711] = \DataOut_Port12:control_out_5\[722]
Removing Rhs of wire P12_5[711] = \DataOut_Port12:control_5\[730]
Removing Lhs of wire \DataOut_Port12:clk\[715] = zero[4]
Removing Lhs of wire \DataOut_Port12:rst\[716] = zero[4]

------------------------------------------------------
Aliased 0 equations, 261 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\RPS_PSOC5_01.cyprj -dcpsoc3 RPS_PSOC5_01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.973ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 07 October 2019 12:35:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dgilliland\Documents\GitHub\RPI_PSOC5\RPS_PSOC5_01\RPS_PSOC5_01.cydsn\RPS_PSOC5_01.cyprj -d CY8C5267AXI-LP051 RPS_PSOC5_01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock I2C_EEPROM_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=0, Signal=Net_167
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=0, Signal=Net_253
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=0, Signal=Net_104
    Digital Clock 3: Automatic-assigning  clock 'Clock_4'. Fanout=0, Signal=Net_330
    Digital Clock 4: Automatic-assigning  clock 'Clock_6'. Fanout=0, Signal=Net_654
    Digital Clock 5: Automatic-assigning  clock 'Clock_5'. Fanout=0, Signal=Net_484
    Digital Clock 6: Automatic-assigning  clock 'Clock_7'. Fanout=0, Signal=Net_737
    Digital Clock 7: Automatic-assigning  clock 'Clock_8'. Fanout=0, Signal=Net_866
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
Info: plm.M0038: The pin named PORT12D0(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,7)"
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,6)"
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_EEPROM:Net_1109_1\ ,
            pin_input => \I2C_EEPROM:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_EEPROM:Net_1109_0\ ,
            pin_input => \I2C_EEPROM:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT0D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT0D0(0)__PA ,
            oe => P0DIR ,
            pin_input => P0_0 ,
            fb => PI0_0 ,
            pad => PORT0D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT0D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT0D1(0)__PA ,
            oe => P0DIR ,
            pin_input => P0_1 ,
            fb => PI0_1 ,
            pad => PORT0D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT0D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT0D2(0)__PA ,
            oe => P0DIR ,
            pin_input => P0_2 ,
            fb => PI0_2 ,
            pad => PORT0D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT0D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT0D3(0)__PA ,
            oe => P0DIR ,
            pin_input => P0_3 ,
            fb => PI0_3 ,
            pad => PORT0D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT0D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT0D4(0)__PA ,
            oe => P0DIR ,
            pin_input => P0_4 ,
            fb => PI0_4 ,
            pad => PORT0D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT0D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT0D5(0)__PA ,
            oe => P0DIR ,
            pin_input => P0_5 ,
            fb => PI0_5 ,
            pad => PORT0D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT0D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT0D6(0)__PA ,
            oe => P0DIR ,
            pin_input => P0_6 ,
            fb => PI0_6 ,
            pad => PORT0D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT0D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT0D7(0)__PA ,
            oe => P0DIR ,
            pin_input => P0_7 ,
            fb => PI0_7 ,
            pad => PORT0D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D0(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_0 ,
            fb => PI3_0 ,
            pad => PORT3D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D0(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_0 ,
            fb => PI2_0 ,
            pad => PORT2D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D1(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_1 ,
            fb => PI2_1 ,
            pad => PORT2D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D2(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_2 ,
            fb => PI2_2 ,
            pad => PORT2D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D3(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_3 ,
            fb => PI2_3 ,
            pad => PORT2D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D4(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_4 ,
            fb => PI2_4 ,
            pad => PORT2D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D5(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_5 ,
            fb => PI2_5 ,
            pad => PORT2D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D6(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_6 ,
            fb => PI2_6 ,
            pad => PORT2D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D7(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_7 ,
            fb => PI2_7 ,
            pad => PORT2D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D1(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_1 ,
            fb => PI3_1 ,
            pad => PORT3D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D2(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_2 ,
            fb => PI3_2 ,
            pad => PORT3D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D3(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_3 ,
            fb => PI3_3 ,
            pad => PORT3D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D4(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_4 ,
            fb => PI3_4 ,
            pad => PORT3D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D5(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_5 ,
            fb => PI3_5 ,
            pad => PORT3D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D6(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_6 ,
            fb => PI3_6 ,
            pad => PORT3D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D0(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_0 ,
            fb => PI4_0 ,
            pad => PORT4D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D1(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_1 ,
            fb => PI4_1 ,
            pad => PORT4D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D2(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_2 ,
            fb => PI4_2 ,
            pad => PORT4D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D3(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_3 ,
            fb => PI4_3 ,
            pad => PORT4D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D4(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_4 ,
            fb => PI4_4 ,
            pad => PORT4D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D5(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_5 ,
            fb => PI4_5 ,
            pad => PORT4D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D7(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_7 ,
            fb => PI3_7 ,
            pad => PORT3D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D0(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_0 ,
            fb => PI1_0 ,
            pad => PORT1D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D1(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_1 ,
            fb => PI1_1 ,
            pad => PORT1D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D2(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_2 ,
            fb => PI1_2 ,
            pad => PORT1D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D3(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_3 ,
            fb => PI1_3 ,
            pad => PORT1D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D4(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_4 ,
            fb => PI1_4 ,
            pad => PORT1D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D0(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_0 ,
            fb => PI5_0 ,
            pad => PORT5D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D1(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_1 ,
            fb => PI5_1 ,
            pad => PORT5D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D2(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_2 ,
            fb => PI5_2 ,
            pad => PORT5D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D3(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_3 ,
            fb => PI5_3 ,
            pad => PORT5D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D4(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_4 ,
            fb => PI5_4 ,
            pad => PORT5D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT6D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT6D0(0)__PA ,
            oe => P6DIR ,
            pin_input => P6_0 ,
            fb => PI6_0 ,
            pad => PORT6D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT6D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT6D1(0)__PA ,
            oe => P6DIR ,
            pin_input => P6_1 ,
            fb => PI6_1 ,
            pad => PORT6D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT6D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT6D2(0)__PA ,
            oe => P6DIR ,
            pin_input => P6_2 ,
            fb => PI6_2 ,
            pad => PORT6D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT6D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT6D3(0)__PA ,
            oe => P6DIR ,
            pin_input => P6_3 ,
            fb => PI6_3 ,
            pad => PORT6D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D0(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_0 ,
            fb => PI12_0 ,
            pad => PORT12D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D1(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_1 ,
            fb => PI12_1 ,
            pad => PORT12D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D2(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_2 ,
            fb => PI12_2 ,
            pad => PORT12D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D3(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_3 ,
            fb => PI12_3 ,
            pad => PORT12D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D4(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_4 ,
            fb => PI12_4 ,
            pad => PORT12D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D5(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_5 ,
            fb => PI12_5 ,
            pad => PORT12D5(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\DataIn_Port3:sts:sts_reg\
        PORT MAP (
            status_7 => PI3_7 ,
            status_6 => PI3_6 ,
            status_5 => PI3_5 ,
            status_4 => PI3_4 ,
            status_3 => PI3_3 ,
            status_2 => PI3_2 ,
            status_1 => PI3_1 ,
            status_0 => PI3_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port0:sts:sts_reg\
        PORT MAP (
            status_7 => PI0_7 ,
            status_6 => PI0_6 ,
            status_5 => PI0_5 ,
            status_4 => PI0_4 ,
            status_3 => PI0_3 ,
            status_2 => PI0_2 ,
            status_1 => PI0_1 ,
            status_0 => PI0_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port2:sts:sts_reg\
        PORT MAP (
            status_7 => PI2_7 ,
            status_6 => PI2_6 ,
            status_5 => PI2_5 ,
            status_4 => PI2_4 ,
            status_3 => PI2_3 ,
            status_2 => PI2_2 ,
            status_1 => PI2_1 ,
            status_0 => PI2_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port4:sts:sts_reg\
        PORT MAP (
            status_5 => PI4_5 ,
            status_4 => PI4_4 ,
            status_3 => PI4_3 ,
            status_2 => PI4_2 ,
            status_1 => PI4_1 ,
            status_0 => PI4_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port1:sts:sts_reg\
        PORT MAP (
            status_4 => PI1_4 ,
            status_3 => PI1_3 ,
            status_2 => PI1_2 ,
            status_1 => PI1_1 ,
            status_0 => PI1_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port5:sts:sts_reg\
        PORT MAP (
            status_4 => PI5_4 ,
            status_3 => PI5_3 ,
            status_2 => PI5_2 ,
            status_1 => PI5_1 ,
            status_0 => PI5_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port6:sts:sts_reg\
        PORT MAP (
            status_3 => PI6_3 ,
            status_2 => PI6_2 ,
            status_1 => PI6_1 ,
            status_0 => PI6_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port12:sts:sts_reg\
        PORT MAP (
            status_5 => PI12_5 ,
            status_4 => PI12_4 ,
            status_3 => PI12_3 ,
            status_2 => PI12_2 ,
            status_1 => PI12_1 ,
            status_0 => PI12_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCL_1(0)_SYNC
        PORT MAP (
            in => \I2C_EEPROM:Net_1109_0\ ,
            out => \I2C_EEPROM:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_1(0)_SYNC
        PORT MAP (
            in => \I2C_EEPROM:Net_1109_1\ ,
            out => \I2C_EEPROM:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\DataOut_Port0:Sync:ctrl_reg\
        PORT MAP (
            control_7 => P0_7 ,
            control_6 => P0_6 ,
            control_5 => P0_5 ,
            control_4 => P0_4 ,
            control_3 => P0_3 ,
            control_2 => P0_2 ,
            control_1 => P0_1 ,
            control_0 => P0_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Dir_Ctl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => P12DIR ,
            control_6 => P6DIR ,
            control_5 => P5DIR ,
            control_4 => P4DIR ,
            control_3 => P3DIR ,
            control_2 => P2DIR ,
            control_1 => P1DIR ,
            control_0 => P0DIR );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => P2_7 ,
            control_6 => P2_6 ,
            control_5 => P2_5 ,
            control_4 => P2_4 ,
            control_3 => P2_3 ,
            control_2 => P2_2 ,
            control_1 => P2_1 ,
            control_0 => P2_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => P3_7 ,
            control_6 => P3_6 ,
            control_5 => P3_5 ,
            control_4 => P3_4 ,
            control_3 => P3_3 ,
            control_2 => P3_2 ,
            control_1 => P3_1 ,
            control_0 => P3_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DataOut_Port4:control_7\ ,
            control_6 => \DataOut_Port4:control_6\ ,
            control_5 => P4_5 ,
            control_4 => P4_4 ,
            control_3 => P4_3 ,
            control_2 => P4_2 ,
            control_1 => P4_1 ,
            control_0 => P4_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DataOut_Port1:control_7\ ,
            control_6 => \DataOut_Port1:control_6\ ,
            control_5 => \DataOut_Port1:control_5\ ,
            control_4 => P1_4 ,
            control_3 => P1_3 ,
            control_2 => P1_2 ,
            control_1 => P1_1 ,
            control_0 => P1_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DataOut_Port5:control_7\ ,
            control_6 => \DataOut_Port5:control_6\ ,
            control_5 => \DataOut_Port5:control_5\ ,
            control_4 => P5_4 ,
            control_3 => P5_3 ,
            control_2 => P5_2 ,
            control_1 => P5_1 ,
            control_0 => P5_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DataOut_Port6:control_7\ ,
            control_6 => \DataOut_Port6:control_6\ ,
            control_5 => \DataOut_Port6:control_5\ ,
            control_4 => \DataOut_Port6:control_4\ ,
            control_3 => P6_3 ,
            control_2 => P6_2 ,
            control_1 => P6_1 ,
            control_0 => P6_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port12:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DataOut_Port12:control_7\ ,
            control_6 => \DataOut_Port12:control_6\ ,
            control_5 => P12_5 ,
            control_4 => P12_4 ,
            control_3 => P12_3 ,
            control_2 => P12_2 ,
            control_1 => P12_1 ,
            control_0 => P12_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_EEPROM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_EEPROM:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   56 :   16 :   72 : 77.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :  192 :  192 :  0.00 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    Status Registers          :    8 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    9 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.140ms
Tech Mapping phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : PORT0D0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PORT0D1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : PORT0D2(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : PORT0D3(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : PORT0D4(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PORT0D5(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : PORT0D6(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PORT0D7(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : PORT12D0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : PORT12D1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : PORT12D2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : PORT12D3(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : PORT12D4(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : PORT12D5(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : PORT1D0(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : PORT1D1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PORT1D2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PORT1D3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PORT1D4(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : PORT2D0(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PORT2D1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : PORT2D2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : PORT2D3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PORT2D4(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : PORT2D5(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : PORT2D6(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PORT2D7(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PORT3D0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PORT3D1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : PORT3D2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PORT3D3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PORT3D4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PORT3D5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : PORT3D6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : PORT3D7(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : PORT4D0(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : PORT4D1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : PORT4D2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PORT4D3(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : PORT4D4(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PORT4D5(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : PORT5D0(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : PORT5D1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : PORT5D2(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : PORT5D3(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : PORT5D4(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : PORT6D0(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : PORT6D1(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : PORT6D2(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : PORT6D3(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.337ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
statuscell: Name =\DataIn_Port1:sts:sts_reg\
    PORT MAP (
        status_4 => PI1_4 ,
        status_3 => PI1_3 ,
        status_2 => PI1_2 ,
        status_1 => PI1_1 ,
        status_0 => PI1_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port5:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DataOut_Port5:control_7\ ,
        control_6 => \DataOut_Port5:control_6\ ,
        control_5 => \DataOut_Port5:control_5\ ,
        control_4 => P5_4 ,
        control_3 => P5_3 ,
        control_2 => P5_2 ,
        control_1 => P5_1 ,
        control_0 => P5_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
statuscell: Name =\DataIn_Port6:sts:sts_reg\
    PORT MAP (
        status_3 => PI6_3 ,
        status_2 => PI6_2 ,
        status_1 => PI6_1 ,
        status_0 => PI6_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Dir_Ctl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => P12DIR ,
        control_6 => P6DIR ,
        control_5 => P5DIR ,
        control_4 => P4DIR ,
        control_3 => P3DIR ,
        control_2 => P2DIR ,
        control_1 => P1DIR ,
        control_0 => P0DIR );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
statuscell: Name =\DataIn_Port2:sts:sts_reg\
    PORT MAP (
        status_7 => PI2_7 ,
        status_6 => PI2_6 ,
        status_5 => PI2_5 ,
        status_4 => PI2_4 ,
        status_3 => PI2_3 ,
        status_2 => PI2_2 ,
        status_1 => PI2_1 ,
        status_0 => PI2_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => P2_7 ,
        control_6 => P2_6 ,
        control_5 => P2_5 ,
        control_4 => P2_4 ,
        control_3 => P2_3 ,
        control_2 => P2_2 ,
        control_1 => P2_1 ,
        control_0 => P2_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
statuscell: Name =\DataIn_Port5:sts:sts_reg\
    PORT MAP (
        status_4 => PI5_4 ,
        status_3 => PI5_3 ,
        status_2 => PI5_2 ,
        status_1 => PI5_1 ,
        status_0 => PI5_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DataOut_Port1:control_7\ ,
        control_6 => \DataOut_Port1:control_6\ ,
        control_5 => \DataOut_Port1:control_5\ ,
        control_4 => P1_4 ,
        control_3 => P1_3 ,
        control_2 => P1_2 ,
        control_1 => P1_1 ,
        control_0 => P1_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
controlcell: Name =\DataOut_Port6:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DataOut_Port6:control_7\ ,
        control_6 => \DataOut_Port6:control_6\ ,
        control_5 => \DataOut_Port6:control_5\ ,
        control_4 => \DataOut_Port6:control_4\ ,
        control_3 => P6_3 ,
        control_2 => P6_2 ,
        control_1 => P6_1 ,
        control_0 => P6_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SDA_1(0)_SYNC
    PORT MAP (
        in => \I2C_EEPROM:Net_1109_1\ ,
        out => \I2C_EEPROM:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL_1(0)_SYNC
    PORT MAP (
        in => \I2C_EEPROM:Net_1109_0\ ,
        out => \I2C_EEPROM:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
statuscell: Name =\DataIn_Port12:sts:sts_reg\
    PORT MAP (
        status_5 => PI12_5 ,
        status_4 => PI12_4 ,
        status_3 => PI12_3 ,
        status_2 => PI12_2 ,
        status_1 => PI12_1 ,
        status_0 => PI12_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port12:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DataOut_Port12:control_7\ ,
        control_6 => \DataOut_Port12:control_6\ ,
        control_5 => P12_5 ,
        control_4 => P12_4 ,
        control_3 => P12_3 ,
        control_2 => P12_2 ,
        control_1 => P12_1 ,
        control_0 => P12_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
statuscell: Name =\DataIn_Port4:sts:sts_reg\
    PORT MAP (
        status_5 => PI4_5 ,
        status_4 => PI4_4 ,
        status_3 => PI4_3 ,
        status_2 => PI4_2 ,
        status_1 => PI4_1 ,
        status_0 => PI4_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port4:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DataOut_Port4:control_7\ ,
        control_6 => \DataOut_Port4:control_6\ ,
        control_5 => P4_5 ,
        control_4 => P4_4 ,
        control_3 => P4_3 ,
        control_2 => P4_2 ,
        control_1 => P4_1 ,
        control_0 => P4_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
statuscell: Name =\DataIn_Port3:sts:sts_reg\
    PORT MAP (
        status_7 => PI3_7 ,
        status_6 => PI3_6 ,
        status_5 => PI3_5 ,
        status_4 => PI3_4 ,
        status_3 => PI3_3 ,
        status_2 => PI3_2 ,
        status_1 => PI3_1 ,
        status_0 => PI3_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => P3_7 ,
        control_6 => P3_6 ,
        control_5 => P3_5 ,
        control_4 => P3_4 ,
        control_3 => P3_3 ,
        control_2 => P3_2 ,
        control_1 => P3_1 ,
        control_0 => P3_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
statuscell: Name =\DataIn_Port0:sts:sts_reg\
    PORT MAP (
        status_7 => PI0_7 ,
        status_6 => PI0_6 ,
        status_5 => PI0_5 ,
        status_4 => PI0_4 ,
        status_3 => PI0_3 ,
        status_2 => PI0_2 ,
        status_1 => PI0_1 ,
        status_0 => PI0_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port0:Sync:ctrl_reg\
    PORT MAP (
        control_7 => P0_7 ,
        control_6 => P0_6 ,
        control_5 => P0_5 ,
        control_4 => P0_4 ,
        control_3 => P0_3 ,
        control_2 => P0_2 ,
        control_1 => P0_1 ,
        control_0 => P0_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_EEPROM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_EEPROM:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT0D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT0D0(0)__PA ,
        oe => P0DIR ,
        pin_input => P0_0 ,
        fb => PI0_0 ,
        pad => PORT0D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PORT0D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT0D1(0)__PA ,
        oe => P0DIR ,
        pin_input => P0_1 ,
        fb => PI0_1 ,
        pad => PORT0D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT0D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT0D2(0)__PA ,
        oe => P0DIR ,
        pin_input => P0_2 ,
        fb => PI0_2 ,
        pad => PORT0D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT0D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT0D3(0)__PA ,
        oe => P0DIR ,
        pin_input => P0_3 ,
        fb => PI0_3 ,
        pad => PORT0D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT0D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT0D4(0)__PA ,
        oe => P0DIR ,
        pin_input => P0_4 ,
        fb => PI0_4 ,
        pad => PORT0D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT0D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT0D5(0)__PA ,
        oe => P0DIR ,
        pin_input => P0_5 ,
        fb => PI0_5 ,
        pad => PORT0D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT0D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT0D6(0)__PA ,
        oe => P0DIR ,
        pin_input => P0_6 ,
        fb => PI0_6 ,
        pad => PORT0D6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT0D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT0D7(0)__PA ,
        oe => P0DIR ,
        pin_input => P0_7 ,
        fb => PI0_7 ,
        pad => PORT0D7(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = PORT1D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D0(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_0 ,
        fb => PI1_0 ,
        pad => PORT1D0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT1D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D1(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_1 ,
        fb => PI1_1 ,
        pad => PORT1D1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT1D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D2(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_2 ,
        fb => PI1_2 ,
        pad => PORT1D2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT1D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D3(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_3 ,
        fb => PI1_3 ,
        pad => PORT1D3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT1D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D4(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_4 ,
        fb => PI1_4 ,
        pad => PORT1D4(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT2D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D0(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_0 ,
        fb => PI2_0 ,
        pad => PORT2D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PORT2D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D1(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_1 ,
        fb => PI2_1 ,
        pad => PORT2D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT2D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D2(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_2 ,
        fb => PI2_2 ,
        pad => PORT2D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT2D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D3(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_3 ,
        fb => PI2_3 ,
        pad => PORT2D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT2D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D4(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_4 ,
        fb => PI2_4 ,
        pad => PORT2D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT2D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D5(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_5 ,
        fb => PI2_5 ,
        pad => PORT2D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT2D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D7(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_7 ,
        fb => PI2_7 ,
        pad => PORT2D7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT2D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D6(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_6 ,
        fb => PI2_6 ,
        pad => PORT2D6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT3D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D0(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_0 ,
        fb => PI3_0 ,
        pad => PORT3D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PORT3D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D1(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_1 ,
        fb => PI3_1 ,
        pad => PORT3D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT3D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D2(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_2 ,
        fb => PI3_2 ,
        pad => PORT3D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT3D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D3(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_3 ,
        fb => PI3_3 ,
        pad => PORT3D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT3D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D4(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_4 ,
        fb => PI3_4 ,
        pad => PORT3D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT3D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D5(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_5 ,
        fb => PI3_5 ,
        pad => PORT3D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT3D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D6(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_6 ,
        fb => PI3_6 ,
        pad => PORT3D6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT3D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D7(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_7 ,
        fb => PI3_7 ,
        pad => PORT3D7(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT4D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D0(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_0 ,
        fb => PI4_0 ,
        pad => PORT4D0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT4D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D2(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_2 ,
        fb => PI4_2 ,
        pad => PORT4D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT4D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D3(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_3 ,
        fb => PI4_3 ,
        pad => PORT4D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT4D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D4(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_4 ,
        fb => PI4_4 ,
        pad => PORT4D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT4D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D5(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_5 ,
        fb => PI4_5 ,
        pad => PORT4D5(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT5D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D0(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_0 ,
        fb => PI5_0 ,
        pad => PORT5D0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT5D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D1(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_1 ,
        fb => PI5_1 ,
        pad => PORT5D1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT5D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D2(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_2 ,
        fb => PI5_2 ,
        pad => PORT5D2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT5D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D3(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_3 ,
        fb => PI5_3 ,
        pad => PORT5D3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT5D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D4(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_4 ,
        fb => PI5_4 ,
        pad => PORT5D4(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = PORT4D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D1(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_1 ,
        fb => PI4_1 ,
        pad => PORT4D1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT6D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT6D0(0)__PA ,
        oe => P6DIR ,
        pin_input => P6_0 ,
        fb => PI6_0 ,
        pad => PORT6D0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT6D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT6D1(0)__PA ,
        oe => P6DIR ,
        pin_input => P6_1 ,
        fb => PI6_1 ,
        pad => PORT6D1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT6D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT6D2(0)__PA ,
        oe => P6DIR ,
        pin_input => P6_2 ,
        fb => PI6_2 ,
        pad => PORT6D2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT6D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT6D3(0)__PA ,
        oe => P6DIR ,
        pin_input => P6_3 ,
        fb => PI6_3 ,
        pad => PORT6D3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT12D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D0(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_0 ,
        fb => PI12_0 ,
        pad => PORT12D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PORT12D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D1(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_1 ,
        fb => PI12_1 ,
        pad => PORT12D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT12D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D2(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_2 ,
        fb => PI12_2 ,
        pad => PORT12D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT12D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D3(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_3 ,
        fb => PI12_3 ,
        pad => PORT12D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_EEPROM:Net_1109_0\ ,
        pin_input => \I2C_EEPROM:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_EEPROM:Net_1109_1\ ,
        pin_input => \I2C_EEPROM:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT12D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D4(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_4 ,
        fb => PI12_4 ,
        pad => PORT12D4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT12D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D5(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_5 ,
        fb => PI12_5 ,
        pad => PORT12D5(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,6)"
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,7)"
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_167 ,
            dclk_0 => Net_167_local ,
            dclk_glb_1 => Net_253 ,
            dclk_1 => Net_253_local ,
            dclk_glb_2 => Net_104 ,
            dclk_2 => Net_104_local ,
            dclk_glb_3 => Net_330 ,
            dclk_3 => Net_330_local ,
            dclk_glb_4 => Net_654 ,
            dclk_4 => Net_654_local ,
            dclk_glb_5 => Net_484 ,
            dclk_5 => Net_484_local ,
            dclk_glb_6 => Net_737 ,
            dclk_6 => Net_737_local ,
            dclk_glb_7 => Net_866 ,
            dclk_7 => Net_866_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_EEPROM:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_EEPROM:Net_1109_0\ ,
            sda_in => \I2C_EEPROM:Net_1109_1\ ,
            scl_out => \I2C_EEPROM:Net_643_0\ ,
            sda_out => \I2C_EEPROM:sda_x_wire\ ,
            interrupt => \I2C_EEPROM:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_67 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      PORT0D0(0) | FB(PI0_0), In(P0_0), OE(P0DIR)
     |   1 |     * |      NONE |         CMOS_OUT |      PORT0D1(0) | FB(PI0_1), In(P0_1), OE(P0DIR)
     |   2 |     * |      NONE |         CMOS_OUT |      PORT0D2(0) | FB(PI0_2), In(P0_2), OE(P0DIR)
     |   3 |     * |      NONE |         CMOS_OUT |      PORT0D3(0) | FB(PI0_3), In(P0_3), OE(P0DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT0D4(0) | FB(PI0_4), In(P0_4), OE(P0DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT0D5(0) | FB(PI0_5), In(P0_5), OE(P0DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT0D6(0) | FB(PI0_6), In(P0_6), OE(P0DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT0D7(0) | FB(PI0_7), In(P0_7), OE(P0DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |      PORT1D0(0) | FB(PI1_0), In(P1_0), OE(P1DIR)
     |   3 |     * |      NONE |         CMOS_OUT |      PORT1D1(0) | FB(PI1_1), In(P1_1), OE(P1DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT1D2(0) | FB(PI1_2), In(P1_2), OE(P1DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT1D3(0) | FB(PI1_3), In(P1_3), OE(P1DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT1D4(0) | FB(PI1_4), In(P1_4), OE(P1DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      PORT2D0(0) | FB(PI2_0), In(P2_0), OE(P2DIR)
     |   1 |     * |      NONE |         CMOS_OUT |      PORT2D1(0) | FB(PI2_1), In(P2_1), OE(P2DIR)
     |   2 |     * |      NONE |         CMOS_OUT |      PORT2D2(0) | FB(PI2_2), In(P2_2), OE(P2DIR)
     |   3 |     * |      NONE |         CMOS_OUT |      PORT2D3(0) | FB(PI2_3), In(P2_3), OE(P2DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT2D4(0) | FB(PI2_4), In(P2_4), OE(P2DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT2D5(0) | FB(PI2_5), In(P2_5), OE(P2DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT2D7(0) | FB(PI2_7), In(P2_7), OE(P2DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT2D6(0) | FB(PI2_6), In(P2_6), OE(P2DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |      PORT3D0(0) | FB(PI3_0), In(P3_0), OE(P3DIR)
     |   1 |     * |      NONE |         CMOS_OUT |      PORT3D1(0) | FB(PI3_1), In(P3_1), OE(P3DIR)
     |   2 |     * |      NONE |         CMOS_OUT |      PORT3D2(0) | FB(PI3_2), In(P3_2), OE(P3DIR)
     |   3 |     * |      NONE |         CMOS_OUT |      PORT3D3(0) | FB(PI3_3), In(P3_3), OE(P3DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT3D4(0) | FB(PI3_4), In(P3_4), OE(P3DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT3D5(0) | FB(PI3_5), In(P3_5), OE(P3DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT3D6(0) | FB(PI3_6), In(P3_6), OE(P3DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT3D7(0) | FB(PI3_7), In(P3_7), OE(P3DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |      PORT4D0(0) | FB(PI4_0), In(P4_0), OE(P4DIR)
     |   2 |     * |      NONE |         CMOS_OUT |      PORT4D2(0) | FB(PI4_2), In(P4_2), OE(P4DIR)
     |   3 |     * |      NONE |         CMOS_OUT |      PORT4D3(0) | FB(PI4_3), In(P4_3), OE(P4DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT4D4(0) | FB(PI4_4), In(P4_4), OE(P4DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT4D5(0) | FB(PI4_5), In(P4_5), OE(P4DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |      PORT5D0(0) | FB(PI5_0), In(P5_0), OE(P5DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT5D1(0) | FB(PI5_1), In(P5_1), OE(P5DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT5D2(0) | FB(PI5_2), In(P5_2), OE(P5DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT5D3(0) | FB(PI5_3), In(P5_3), OE(P5DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT5D4(0) | FB(PI5_4), In(P5_4), OE(P5DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   6 |   1 |     * |      NONE |         CMOS_OUT |      PORT4D1(0) | FB(PI4_1), In(P4_1), OE(P4DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT6D0(0) | FB(PI6_0), In(P6_0), OE(P6DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT6D1(0) | FB(PI6_1), In(P6_1), OE(P6DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT6D2(0) | FB(PI6_2), In(P6_2), OE(P6DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT6D3(0) | FB(PI6_3), In(P6_3), OE(P6DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |     PORT12D0(0) | FB(PI12_0), In(P12_0), OE(P12DIR)
     |   1 |     * |      NONE |         CMOS_OUT |     PORT12D1(0) | FB(PI12_1), In(P12_1), OE(P12DIR)
     |   2 |     * |      NONE |         CMOS_OUT |     PORT12D2(0) | FB(PI12_2), In(P12_2), OE(P12DIR)
     |   3 |     * |      NONE |         CMOS_OUT |     PORT12D3(0) | FB(PI12_3), In(P12_3), OE(P12DIR)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |        SCL_1(0) | FB(\I2C_EEPROM:Net_1109_0\), In(\I2C_EEPROM:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |        SDA_1(0) | FB(\I2C_EEPROM:Net_1109_1\), In(\I2C_EEPROM:sda_x_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |     PORT12D4(0) | FB(PI12_4), In(P12_4), OE(P12DIR)
     |   7 |     * |      NONE |         CMOS_OUT |     PORT12D5(0) | FB(PI12_5), In(P12_5), OE(P12DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.078ms
Digital Placement phase: Elapsed time ==> 0s.968ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "RPS_PSOC5_01_r.vh2" --pcf-path "RPS_PSOC5_01.pco" --des-name "RPS_PSOC5_01" --dsf-path "RPS_PSOC5_01.dsf" --sdc-path "RPS_PSOC5_01.sdc" --lib-path "RPS_PSOC5_01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.919ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RPS_PSOC5_01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.412ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.188ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.248ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.248ms
API generation phase: Elapsed time ==> 2s.661ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
