URL: http://www.cs.rpi.edu/~blythes/docs/todaes97.ps
Refering-URL: http://www.cs.rpi.edu/~blythes/pubs.html
Root-URL: http://www.cs.rpi.edu
Title: Efficient Optimal Design Space Characterization Methodologies  
Author: STEPHEN A. BLYTHE ROBERT A. WALKER 
Address: 1  
Affiliation: Rensselaer Polytechnic Institute and  Kent State University  
Abstract: One of the primary advantages of a high-level synthesis system is its ability to explore the design space. This paper presents several methodologies for design space exploration that compute all optimal tradeoff points for the combined problem of scheduling, clock length determination, and module selection. We discuss how each methodology takes advantage of both the structure within the design space itself as well as the structure of, and interaction between, each of the three subproblems. 
Abstract-found: 1
Intro-found: 1
Reference: <author> Blythe, S. A. and Walker, R. A. </author> <year> 1996. </year> <title> Towards a Practical Methodology for Completely Characterizing the Optimal Design Space. </title> <booktitle> In Proc. of the 9th International Symposium on System-Level Synthesis (La Jolla, </booktitle> <address> California, Nov. 6-8 1996). </address> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> Brayton, R. K. and Spence, R. </author> <year> 1984. </year> <title> Sensitivity and Optimization. Computer-aided design of electronic circuits. </title> <publisher> Elsevier Science Publishing Co., INC., </publisher> <address> 52 Vandervilt Avenue, New York, NY 10017, USA. </address>
Reference: <author> Chaiyakul, V., Wu, A. C.-H., and Gajski, D. D. </author> <year> 1992. </year> <title> Timing Models for High Level Synthesis. </title> <booktitle> In Proc. of the European Design Automation Conference (EuroDAC) (Hamburg, </booktitle> <address> Germany, </address> <month> Feb. </month> <year> 1992), </year> <pages> pp. 60-65. </pages> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> Chaudhuri, S., Blythe, S. A., and Walker, R. A. </author> <year> 1995. </year> <title> An Exact Methodology for Scheduling in a 3D Design Space. </title> <booktitle> In Proc. of the 8th International Symposium on System-Level Synthesis (Cannes, </booktitle> <address> France, </address> <month> Sept. 13-15 </month> <year> 1995), </year> <pages> pp. 78-83. </pages> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> Chaudhuri, S., Blythe, S. A., and Walker, R. A. </author> <year> 1997. </year> <title> A Solution Methodology for 9 Note that the bounding methodology described here would more fully characterize the design space than the one described in [Timmer et al. 1993], for the reasons explained in Section 4.2. submission to ACM Transactions on Design Automation of Electronic Systems Efficient Optimal Design Space Characterization Methodologies * 21 Exact Design Space Exploration in a Three Dimensional Design Space. </title> <journal> IEEE Transactions on VLSI Systems 5, </journal> <month> 1 (March), </month> <note> (to appear). </note>
Reference: <author> Chaudhuri, S., Walker, R. A., and Mitchell, J. E. </author> <year> 1994. </year> <title> Analyzing and Exploiting the Structure of the Constraints in the ILP Approach to the Scheduling Problem. </title> <journal> IEEE Transactions on VLSI Systems 2, </journal> <volume> 4 (Dec.), </volume> <pages> 456-471. </pages>
Reference: <author> Chen, L.-G. and Jeng, L.-G. </author> <year> 1991. </year> <title> Optimal Module Set and Clock Cycle Selection for DSP Synthesis. </title> <booktitle> In Proc. of 1991 IEEE International Symp. on Circuits and Systems. </booktitle> <address> (Singapore, </address> <month> June 11-14 </month> <year> 1991), </year> <pages> pp. 2200-2203. </pages> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> Corazao, M., Khalaf, M., Guerra, L., Potkonjak, M., and Rabaey, J. M. </author> <year> 1993. </year> <title> Instruction Set Mapping for Performance Optimization . In Proc. </title> <booktitle> of the IEEE/ACM International Conference on Computer-Aided Design (Santa Clara, </booktitle> <address> California, </address> <month> Nov. 7-11 </month> <year> 1993), </year> <pages> pp. 518-521. </pages> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> De Micheli, G. </author> <year> 1994. </year> <title> Synthesis and Optimization of Digital Circuits. </title> <booktitle> McGraw-Hill series in electrical and computer engineering. </booktitle> <publisher> McGraw-Hill, </publisher> <address> New York, NY, USA. </address>
Reference: <author> Gajski, D. D., Vahid, F., Narayan, S., and Gong, J. </author> <year> 1994. </year> <title> Specification and Design of Embedded Systems. P T R Prentice-Hall, </title> <address> Englewood Cliffs, NJ 07632, USA. </address>
Reference: <author> Jain, R., Parker, A. C., and Park, N. </author> <year> 1988. </year> <title> Module Selection for Pipeline Synthesis. </title> <booktitle> In Proc. of the 25th ACM/IEEE Design Automation Conf. </booktitle> <address> (Anaheim, California, </address> <month> June 12-15 </month> <year> 1988), </year> <pages> pp. 542-547. </pages> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> Jha, P., Parameswaran, S., and Dutt, N. </author> <year> 1995. </year> <title> Reclocking for High Level Synthesis. </title> <booktitle> In Proc. of the Asia-South Pacific Conference on Design Automation (ASP-DAC) (Makuhari Messe, Chiba, </booktitle> <address> Japan, Aug. 29-Sept. 1 1995). </address> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> McFarland, M. C. </author> <year> 1987. </year> <title> Reevaluating the Design Space for Register Transfer Hardware Synthesis. </title> <booktitle> In Proc. of the IEEE/ACM International Conference on Computer-Aided Design (Santa Clara, </booktitle> <address> California, </address> <month> Nov. 9-12 </month> <year> 1987), </year> <pages> pp. 262-265. </pages> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> Narayan, S. and Gajski, D. D. </author> <year> 1992. </year> <title> System Clock Estimation based on Clock Slack Minimization. </title> <booktitle> In Proc. of the European Design Automation Conference (EuroDAC) (Hamburg, </booktitle> <address> Germany, </address> <month> Feb. </month> <year> 1992), </year> <pages> pp. 66-71. </pages> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> Paulin, P. G. and Knight, J. P. </author> <year> 1989. </year> <title> Force Directed Scheduling for the Behavioral Synthesis of ASICs. </title> <journal> IEEE Transactions on Computer-Aided Design 8, </journal> <month> 6 (June), </month> <pages> 661-679. </pages>
Reference: <author> Timmer, A. H., Heijiligers, M. J. M., and Jess, J. A. G. </author> <year> 1993. </year> <title> Fast System-Level Area-Delay Curve Prediction. </title> <booktitle> In Proc. of 1st APCHDLSA (1993), </booktitle> <pages> pp. 198-207. </pages> . <year> 1992. </year> <booktitle> Proc. of the European Design Automation Conference (EuroDAC) (Hamburg, </booktitle> <address> Ger-many, </address> <month> Feb. </month> <year> 1992). </year> <journal> IEEE Computer Society Press. submission to ACM Transactions on Design Automation of Electronic Systems </journal>
References-found: 16

