

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Mon Apr  6 16:46:39 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_Convolution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  2076847|  2088027| 20.768 ms | 20.880 ms |  2076842|  2088026| dataflow |
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+-----------+-----------+---------+---------+---------+
        |               |            |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------+------------+---------+---------+-----------+-----------+---------+---------+---------+
        |Filter2D_U0    |Filter2D    |      145|  2088025|  1.450 us | 20.880 ms |      145|  2088025|   none  |
        |AXIM2Mat_U0    |AXIM2Mat    |        1|  2076841| 10.000 ns | 20.768 ms |        1|  2076841|   none  |
        |Mat2AXIM_U0    |Mat2AXIM    |  2076841|  2076841| 20.768 ms | 20.768 ms |  2076841|  2076841|   none  |
        |Block_proc_U0  |Block_proc  |        0|        0|    0 ns   |    0 ns   |        0|        0|   none  |
        +---------------+------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      30|    136|    -|
|Instance         |        3|      -|     868|   1938|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     904|   2142|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+-----+------+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------+------------+---------+-------+-----+------+-----+
    |AXIM2Mat_U0    |AXIM2Mat    |        0|      0|  184|   305|    0|
    |Block_proc_U0  |Block_proc  |        0|      0|    2|    29|    0|
    |Filter2D_U0    |Filter2D    |        3|      0|  604|  1406|    0|
    |Mat2AXIM_U0    |Mat2AXIM    |        0|      0|   78|   198|    0|
    +---------------+------------+---------+-------+-----+------+-----+
    |Total          |            |        3|      0|  868|  1938|    0|
    +---------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |dst_data_stream_0_V_U  |        0|  5|   0|    -|     2|    8|       16|
    |src_cols_V_c9_U        |        0|  5|   0|    -|     2|   12|       24|
    |src_cols_V_c_U         |        0|  5|   0|    -|     2|   12|       24|
    |src_data_stream_0_V_U  |        0|  5|   0|    -|     2|    8|       16|
    |src_rows_V_c8_U        |        0|  5|   0|    -|     2|   12|       24|
    |src_rows_V_c_U         |        0|  5|   0|    -|     2|   12|       24|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |Total                  |        0| 30|   0|    0|    12|   64|      128|
    +-----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |AXIM2Mat_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |Block_proc_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIM2Mat_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |Block_proc_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                         |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIM2Mat_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  32|          10|           8|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |AXIM2Mat_U0_ap_ready_count          |   9|          2|    2|          4|
    |Block_proc_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIM2Mat_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_Block_proc_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|    6|         12|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |AXIM2Mat_U0_ap_ready_count          |  2|   0|    2|          0|
    |Block_proc_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIM2Mat_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  6|   0|    6|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|image_in_address0   | out |   21|  ap_memory |   image_in   |     array    |
|image_in_ce0        | out |    1|  ap_memory |   image_in   |     array    |
|image_in_d0         | out |    8|  ap_memory |   image_in   |     array    |
|image_in_q0         |  in |    8|  ap_memory |   image_in   |     array    |
|image_in_we0        | out |    1|  ap_memory |   image_in   |     array    |
|image_in_address1   | out |   21|  ap_memory |   image_in   |     array    |
|image_in_ce1        | out |    1|  ap_memory |   image_in   |     array    |
|image_in_d1         | out |    8|  ap_memory |   image_in   |     array    |
|image_in_q1         |  in |    8|  ap_memory |   image_in   |     array    |
|image_in_we1        | out |    1|  ap_memory |   image_in   |     array    |
|image_out_address0  | out |   21|  ap_memory |   image_out  |     array    |
|image_out_ce0       | out |    1|  ap_memory |   image_out  |     array    |
|image_out_d0        | out |    8|  ap_memory |   image_out  |     array    |
|image_out_q0        |  in |    8|  ap_memory |   image_out  |     array    |
|image_out_we0       | out |    1|  ap_memory |   image_out  |     array    |
|image_out_address1  | out |   21|  ap_memory |   image_out  |     array    |
|image_out_ce1       | out |    1|  ap_memory |   image_out  |     array    |
|image_out_d1        | out |    8|  ap_memory |   image_out  |     array    |
|image_out_q1        |  in |    8|  ap_memory |   image_out  |     array    |
|image_out_we1       | out |    1|  ap_memory |   image_out  |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     conv     | return value |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_cols_V_c9 = alloca i12, align 2"   --->   Operation 8 'alloca' 'src_cols_V_c9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_rows_V_c8 = alloca i12, align 2"   --->   Operation 9 'alloca' 'src_rows_V_c8' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_cols_V_c = alloca i12, align 2"   --->   Operation 10 'alloca' 'src_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_rows_V_c = alloca i12, align 2"   --->   Operation 11 'alloca' 'src_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_data_stream_0_V = alloca i8, align 1" [HLS_Convolution/core.cpp:8]   --->   Operation 12 'alloca' 'src_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dst_data_stream_0_V = alloca i8, align 1" [HLS_Convolution/core.cpp:9]   --->   Operation 13 'alloca' 'dst_data_stream_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i12* %src_rows_V_c, i12* %src_cols_V_c) nounwind"   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @AXIM2Mat([2073600 x i8]* nocapture %image_in, i12* nocapture %src_rows_V_c, i12* nocapture %src_cols_V_c, i8* %src_data_stream_0_V, i12* %src_rows_V_c8, i12* %src_cols_V_c9) nounwind" [HLS_Convolution/core.cpp:10]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @AXIM2Mat([2073600 x i8]* nocapture %image_in, i12* nocapture %src_rows_V_c, i12* nocapture %src_cols_V_c, i8* %src_data_stream_0_V, i12* %src_rows_V_c8, i12* %src_cols_V_c9) nounwind" [HLS_Convolution/core.cpp:10]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @Filter2D(i12* nocapture %src_rows_V_c8, i12* nocapture %src_cols_V_c9, i8* %src_data_stream_0_V, i8* %dst_data_stream_0_V) nounwind" [HLS_Convolution/core.cpp:18]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @Filter2D(i12* nocapture %src_rows_V_c8, i12* nocapture %src_cols_V_c9, i8* %src_data_stream_0_V, i8* %dst_data_stream_0_V) nounwind" [HLS_Convolution/core.cpp:18]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIM(i8* %dst_data_stream_0_V, [2073600 x i8]* %image_out) nounwind" [HLS_Convolution/core.cpp:19]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [HLS_Convolution/core.cpp:7]   --->   Operation 20 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i8]* %image_in) nounwind, !map !213"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i8]* %image_out) nounwind, !map !219"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @src_OC_data_stream_L, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %src_data_stream_0_V, i8* %src_data_stream_0_V) nounwind"   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 25 'specinterface' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @dst_OC_data_stream_L, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %dst_data_stream_0_V, i8* %dst_data_stream_0_V) nounwind"   --->   Operation 26 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 27 'specinterface' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @src_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %src_rows_V_c, i12* %src_rows_V_c) nounwind"   --->   Operation 28 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %src_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 29 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @src_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %src_cols_V_c, i12* %src_cols_V_c) nounwind"   --->   Operation 30 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %src_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 31 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src_OC_rows_OC_V_c8_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %src_rows_V_c8, i12* %src_rows_V_c8) nounwind"   --->   Operation 32 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %src_rows_V_c8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 33 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @src_OC_cols_OC_V_c9_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %src_cols_V_c9, i12* %src_cols_V_c9) nounwind"   --->   Operation 34 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %src_cols_V_c9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 35 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIM(i8* %dst_data_stream_0_V, [2073600 x i8]* %image_out) nounwind" [HLS_Convolution/core.cpp:19]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [HLS_Convolution/core.cpp:20]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_cols_V_c9            (alloca              ) [ 00111111]
src_rows_V_c8            (alloca              ) [ 00111111]
src_cols_V_c             (alloca              ) [ 01111111]
src_rows_V_c             (alloca              ) [ 01111111]
src_data_stream_0_V      (alloca              ) [ 00111111]
dst_data_stream_0_V      (alloca              ) [ 00111111]
call_ln0                 (call                ) [ 00000000]
call_ln10                (call                ) [ 00000000]
call_ln18                (call                ) [ 00000000]
specdataflowpipeline_ln7 (specdataflowpipeline) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000]
empty                    (specchannel         ) [ 00000000]
empty_9                  (specinterface       ) [ 00000000]
empty_10                 (specchannel         ) [ 00000000]
empty_11                 (specinterface       ) [ 00000000]
empty_12                 (specchannel         ) [ 00000000]
empty_13                 (specinterface       ) [ 00000000]
empty_14                 (specchannel         ) [ 00000000]
empty_15                 (specinterface       ) [ 00000000]
empty_16                 (specchannel         ) [ 00000000]
empty_17                 (specinterface       ) [ 00000000]
empty_18                 (specchannel         ) [ 00000000]
empty_19                 (specinterface       ) [ 00000000]
call_ln19                (call                ) [ 00000000]
ret_ln20                 (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIM2Mat"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter2D"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIM"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_data_stream_L"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_OC_data_stream_L"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_OC_V_c_s"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_rows_OC_V_c8_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_OC_cols_OC_V_c9_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="src_cols_V_c9_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_V_c9/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="src_rows_V_c8_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_V_c8/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="src_cols_V_c_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_V_c/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="src_rows_V_c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_V_c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="src_data_stream_0_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="dst_data_stream_0_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_Filter2D_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="3"/>
<pin id="79" dir="0" index="2" bw="12" slack="3"/>
<pin id="80" dir="0" index="3" bw="8" slack="3"/>
<pin id="81" dir="0" index="4" bw="8" slack="3"/>
<pin id="82" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_AXIM2Mat_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="12" slack="1"/>
<pin id="88" dir="0" index="3" bw="12" slack="1"/>
<pin id="89" dir="0" index="4" bw="8" slack="1"/>
<pin id="90" dir="0" index="5" bw="12" slack="1"/>
<pin id="91" dir="0" index="6" bw="12" slack="1"/>
<pin id="92" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_Mat2AXIM_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="5"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="call_ln0_Block_proc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1005" name="src_cols_V_c9_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="1"/>
<pin id="110" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_cols_V_c9 "/>
</bind>
</comp>

<comp id="114" class="1005" name="src_rows_V_c8_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="1"/>
<pin id="116" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_c8 "/>
</bind>
</comp>

<comp id="120" class="1005" name="src_cols_V_c_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="src_cols_V_c "/>
</bind>
</comp>

<comp id="126" class="1005" name="src_rows_V_c_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="src_rows_V_c "/>
</bind>
</comp>

<comp id="132" class="1005" name="src_data_stream_0_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="1"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_data_stream_0_V "/>
</bind>
</comp>

<comp id="138" class="1005" name="dst_data_stream_0_V_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="3"/>
<pin id="140" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="dst_data_stream_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="52" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="84" pin=6"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="117"><net_src comp="56" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="84" pin=5"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="123"><net_src comp="60" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="129"><net_src comp="64" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="135"><net_src comp="68" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="141"><net_src comp="72" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="95" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {6 7 }
 - Input state : 
	Port: conv : image_in | {2 3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |     grp_Filter2D_fu_76     |    3    |  5.307  |   500   |   1210  |    0    |
|   call   |     grp_AXIM2Mat_fu_84     |    0    |  1.769  |   237   |   181   |    0    |
|          |     grp_Mat2AXIM_fu_95     |    0    |    0    |    90   |   110   |    0    |
|          | call_ln0_Block_proc_fu_102 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    3    |  7.076  |   827   |   1501  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|dst_data_stream_0_V_reg_138|    8   |
|   src_cols_V_c9_reg_108   |   12   |
|    src_cols_V_c_reg_120   |   12   |
|src_data_stream_0_V_reg_132|    8   |
|   src_rows_V_c8_reg_114   |   12   |
|    src_rows_V_c_reg_126   |   12   |
+---------------------------+--------+
|           Total           |   64   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    7   |   827  |  1501  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   891  |  1501  |    0   |
+-----------+--------+--------+--------+--------+--------+
