v 20010722
T 500 4400 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
4541
T 2000 950 5 10 0 0 0 0
device=4541
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VSS:7
T 2000 1550 5 10 0 0 0 0
net=VDD:14
P 0 3100 300 3100 1
{
T 100 3150 5 8 1 1 0 0
pin1=1
T 350 3100 3 8 1 1 0 0
label=RTC
T 350 3100 5 8 0 1 0 2
type=io
}
P 0 2300 300 2300 1
{
T 100 2350 5 8 1 1 0 0
pin2=3
T 350 2300 3 8 1 1 0 0
label=RS
T 350 2300 5 8 0 1 0 2
type=io
}
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin3=9
T 350 700 3 8 1 1 0 0
label=Q/Q
T 350 700 5 8 0 1 0 2
type=in
}
L 550 824 678 824 3 0 0 0 -1 -1
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin4=10
T 350 1100 3 8 1 1 0 0
label=Mode
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin5=6
T 350 1500 3 8 1 1 0 0
label=MR
T 350 1500 5 8 0 1 0 2
type=in
}
P 0 2700 300 2700 1
{
T 100 2750 5 8 1 1 0 0
pin6=2
T 350 2700 3 8 1 1 0 0
label=CTC
T 350 2700 5 8 0 1 0 2
type=io
}
P 0 3500 300 3500 1
{
T 100 3550 5 8 1 1 0 0
pin7=13
T 350 3500 3 8 1 1 0 0
label=B
T 350 3500 5 8 0 1 0 2
type=in
}
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin8=5
T 350 1900 3 8 1 1 0 0
label=AR
T 350 1900 5 8 0 1 0 2
type=in
}
P 0 3900 300 3900 1
{
T 100 3950 5 8 1 1 0 0
pin9=12
T 350 3900 3 8 1 1 0 0
label=A
T 350 3900 5 8 0 1 0 2
type=in
}
P 1600 2300 1300 2300 1
{
T 1400 2350 5 8 1 1 0 0
pin10=8
T 1250 2300 3 8 1 1 0 6
label=Q
T 1250 2300 5 8 0 1 0 8
type=out
}
B 300 300 1000 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
