<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A12CC1889B9B59D1850F35F76554AF47"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A12CC1889B9B59D1850F35F76554AF47"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitching_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A12CC1889B9B59D1850F35F76554AF47"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A12CC1889B9B59D1850F35F76554AF47"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[15]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[14]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[13]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[12]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[11]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[10]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[9]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[8]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A12CC1889B9B59D1850F35F76554AF47"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/display_ptr_slv[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/display_ptr_slv[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/display_ptr_slv[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A12CC1889B9B59D1850F35F76554AF47"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="A12CC1889B9B59D1850F35F76554AF47"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[15]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[14]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[13]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[12]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[11]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[10]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[9]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[8]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
