
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v' to AST representation.
Generating RTLIL representation for module `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
Automatically selected dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2

2.3. Analyzing design hierarchy..
Top module:  \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2245$103 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2237$100 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2229$97 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2221$94 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2213$91 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2205$88 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2197$85 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2189$82 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2181$79 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2173$76 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2165$73 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2157$70 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2149$67 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2141$64 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2133$61 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2125$58 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2117$55 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2109$52 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2101$49 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2093$46 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2085$43 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2077$40 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2069$37 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2061$34 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2053$31 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2045$28 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2037$25 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2029$22 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2021$19 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2013$16 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2005$13 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1997$10 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 33 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2245$103'.
     1/2: $2\ap_return_9[15:0]
     2/2: $1\ap_return_9[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2237$100'.
     1/2: $2\ap_return_8[15:0]
     2/2: $1\ap_return_8[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2229$97'.
     1/2: $2\ap_return_7[15:0]
     2/2: $1\ap_return_7[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2221$94'.
     1/2: $2\ap_return_6[15:0]
     2/2: $1\ap_return_6[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2213$91'.
     1/2: $2\ap_return_5[15:0]
     2/2: $1\ap_return_5[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2205$88'.
     1/2: $2\ap_return_4[15:0]
     2/2: $1\ap_return_4[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2197$85'.
     1/2: $2\ap_return_31[15:0]
     2/2: $1\ap_return_31[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2189$82'.
     1/2: $2\ap_return_30[15:0]
     2/2: $1\ap_return_30[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2181$79'.
     1/2: $2\ap_return_3[15:0]
     2/2: $1\ap_return_3[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2173$76'.
     1/2: $2\ap_return_29[15:0]
     2/2: $1\ap_return_29[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2165$73'.
     1/2: $2\ap_return_28[15:0]
     2/2: $1\ap_return_28[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2157$70'.
     1/2: $2\ap_return_27[15:0]
     2/2: $1\ap_return_27[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2149$67'.
     1/2: $2\ap_return_26[15:0]
     2/2: $1\ap_return_26[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2141$64'.
     1/2: $2\ap_return_25[15:0]
     2/2: $1\ap_return_25[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2133$61'.
     1/2: $2\ap_return_24[15:0]
     2/2: $1\ap_return_24[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2125$58'.
     1/2: $2\ap_return_23[15:0]
     2/2: $1\ap_return_23[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2117$55'.
     1/2: $2\ap_return_22[15:0]
     2/2: $1\ap_return_22[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2109$52'.
     1/2: $2\ap_return_21[15:0]
     2/2: $1\ap_return_21[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2101$49'.
     1/2: $2\ap_return_20[15:0]
     2/2: $1\ap_return_20[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2093$46'.
     1/2: $2\ap_return_2[15:0]
     2/2: $1\ap_return_2[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2085$43'.
     1/2: $2\ap_return_19[15:0]
     2/2: $1\ap_return_19[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2077$40'.
     1/2: $2\ap_return_18[15:0]
     2/2: $1\ap_return_18[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2069$37'.
     1/2: $2\ap_return_17[15:0]
     2/2: $1\ap_return_17[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2061$34'.
     1/2: $2\ap_return_16[15:0]
     2/2: $1\ap_return_16[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2053$31'.
     1/2: $2\ap_return_15[15:0]
     2/2: $1\ap_return_15[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2045$28'.
     1/2: $2\ap_return_14[15:0]
     2/2: $1\ap_return_14[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2037$25'.
     1/2: $2\ap_return_13[15:0]
     2/2: $1\ap_return_13[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2029$22'.
     1/2: $2\ap_return_12[15:0]
     2/2: $1\ap_return_12[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2021$19'.
     1/2: $2\ap_return_11[15:0]
     2/2: $1\ap_return_11[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2013$16'.
     1/2: $2\ap_return_10[15:0]
     2/2: $1\ap_return_10[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2005$13'.
     1/2: $2\ap_return_1[15:0]
     2/2: $1\ap_return_1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1997$10'.
     1/2: $2\ap_return_0[15:0]
     2/2: $1\ap_return_0[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
     1/32: $0\data_31_V_read_int_reg[15:0]
     2/32: $0\data_30_V_read_int_reg[15:0]
     3/32: $0\data_29_V_read_int_reg[15:0]
     4/32: $0\data_28_V_read_int_reg[15:0]
     5/32: $0\data_27_V_read_int_reg[15:0]
     6/32: $0\data_26_V_read_int_reg[15:0]
     7/32: $0\data_25_V_read_int_reg[15:0]
     8/32: $0\data_24_V_read_int_reg[15:0]
     9/32: $0\data_23_V_read_int_reg[15:0]
    10/32: $0\data_22_V_read_int_reg[15:0]
    11/32: $0\data_21_V_read_int_reg[15:0]
    12/32: $0\data_20_V_read_int_reg[15:0]
    13/32: $0\data_19_V_read_int_reg[15:0]
    14/32: $0\data_18_V_read_int_reg[15:0]
    15/32: $0\data_17_V_read_int_reg[15:0]
    16/32: $0\data_16_V_read_int_reg[15:0]
    17/32: $0\data_15_V_read_int_reg[15:0]
    18/32: $0\data_14_V_read_int_reg[15:0]
    19/32: $0\data_13_V_read_int_reg[15:0]
    20/32: $0\data_12_V_read_int_reg[15:0]
    21/32: $0\data_11_V_read_int_reg[15:0]
    22/32: $0\data_10_V_read_int_reg[15:0]
    23/32: $0\data_9_V_read_int_reg[15:0]
    24/32: $0\data_8_V_read_int_reg[15:0]
    25/32: $0\data_7_V_read_int_reg[15:0]
    26/32: $0\data_6_V_read_int_reg[15:0]
    27/32: $0\data_5_V_read_int_reg[15:0]
    28/32: $0\data_4_V_read_int_reg[15:0]
    29/32: $0\data_3_V_read_int_reg[15:0]
    30/32: $0\data_2_V_read_int_reg[15:0]
    31/32: $0\data_1_V_read_int_reg[15:0]
    32/32: $0\data_0_V_read_int_reg[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
     1/32: $0\ap_return_31_int_reg[15:0]
     2/32: $0\ap_return_30_int_reg[15:0]
     3/32: $0\ap_return_29_int_reg[15:0]
     4/32: $0\ap_return_28_int_reg[15:0]
     5/32: $0\ap_return_27_int_reg[15:0]
     6/32: $0\ap_return_26_int_reg[15:0]
     7/32: $0\ap_return_25_int_reg[15:0]
     8/32: $0\ap_return_24_int_reg[15:0]
     9/32: $0\ap_return_23_int_reg[15:0]
    10/32: $0\ap_return_22_int_reg[15:0]
    11/32: $0\ap_return_21_int_reg[15:0]
    12/32: $0\ap_return_20_int_reg[15:0]
    13/32: $0\ap_return_19_int_reg[15:0]
    14/32: $0\ap_return_18_int_reg[15:0]
    15/32: $0\ap_return_17_int_reg[15:0]
    16/32: $0\ap_return_16_int_reg[15:0]
    17/32: $0\ap_return_15_int_reg[15:0]
    18/32: $0\ap_return_14_int_reg[15:0]
    19/32: $0\ap_return_13_int_reg[15:0]
    20/32: $0\ap_return_12_int_reg[15:0]
    21/32: $0\ap_return_11_int_reg[15:0]
    22/32: $0\ap_return_10_int_reg[15:0]
    23/32: $0\ap_return_9_int_reg[15:0]
    24/32: $0\ap_return_8_int_reg[15:0]
    25/32: $0\ap_return_7_int_reg[15:0]
    26/32: $0\ap_return_6_int_reg[15:0]
    27/32: $0\ap_return_5_int_reg[15:0]
    28/32: $0\ap_return_4_int_reg[15:0]
    29/32: $0\ap_return_3_int_reg[15:0]
    30/32: $0\ap_return_2_int_reg[15:0]
    31/32: $0\ap_return_1_int_reg[15:0]
    32/32: $0\ap_return_0_int_reg[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
     1/432: $0\add_ln703_510_reg_6264[15:0]
     2/432: $0\sub_ln703_500_reg_6259[15:0]
     3/432: $0\sub_ln703_491_reg_6254[15:0]
     4/432: $0\sub_ln703_487_reg_6249[15:0]
     5/432: $0\sub_ln703_486_reg_6244[15:0]
     6/432: $0\add_ln703_497_reg_6239[15:0]
     7/432: $0\add_ln703_496_reg_6234[15:0]
     8/432: $0\sub_ln703_474_reg_6229[15:0]
     9/432: $0\add_ln703_492_reg_6223[15:0]
    10/432: $0\sub_ln703_469_reg_6218[15:0]
    11/432: $0\add_ln703_483_reg_6213[15:0]
    12/432: $0\sub_ln703_461_reg_6208[15:0]
    13/432: $0\add_ln703_475_reg_6203[15:0]
    14/432: $0\sub_ln703_459_reg_6198[15:0]
    15/432: $0\sub_ln703_458_reg_6193[15:0]
    16/432: $0\add_ln703_471_reg_6188[15:0]
    17/432: $0\sub_ln703_457_reg_6183[15:0]
    18/432: $0\sub_ln703_456_reg_6178[15:0]
    19/432: $0\add_ln703_468_reg_6173[15:0]
    20/432: $0\sub_ln703_455_reg_6168[15:0]
    21/432: $0\sub_ln703_454_reg_6163[15:0]
    22/432: $0\add_ln703_467_reg_6158[15:0]
    23/432: $0\sub_ln703_453_reg_6153[15:0]
    24/432: $0\sub_ln703_452_reg_6148[15:0]
    25/432: $0\sub_ln703_451_reg_6143[15:0]
    26/432: $0\add_ln703_465_reg_6138[15:0]
    27/432: $0\add_ln703_464_reg_6133[15:0]
    28/432: $0\add_ln703_463_reg_6128[15:0]
    29/432: $0\sub_ln703_450_reg_6123[15:0]
    30/432: $0\sub_ln703_448_reg_6118[15:0]
    31/432: $0\sub_ln703_434_reg_6113[15:0]
    32/432: $0\sub_ln703_428_reg_6108[15:0]
    33/432: $0\add_ln703_516_reg_6103_pp0_iter8_reg[15:0]
    34/432: $0\add_ln703_516_reg_6103[15:0]
    35/432: $0\add_ln703_509_reg_6092_pp0_iter8_reg[15:0]
    36/432: $0\add_ln703_509_reg_6092[15:0]
    37/432: $0\add_ln703_491_reg_6087_pp0_iter8_reg[15:0]
    38/432: $0\add_ln703_491_reg_6087[15:0]
    39/432: $0\add_ln703_482_reg_6077[15:0]
    40/432: $0\add_ln703_480_reg_6072_pp0_iter8_reg[15:0]
    41/432: $0\add_ln703_480_reg_6072[15:0]
    42/432: $0\add_ln703_451_reg_6066_pp0_iter8_reg[15:0]
    43/432: $0\add_ln703_451_reg_6066[15:0]
    44/432: $0\sub_ln703_426_reg_6061[15:0]
    45/432: $0\add_ln703_447_reg_6056[15:0]
    46/432: $0\add_ln703_444_reg_6051[15:0]
    47/432: $0\sub_ln703_416_reg_6046[15:0]
    48/432: $0\add_ln703_442_reg_6041[15:0]
    49/432: $0\sub_ln703_411_reg_6036[15:0]
    50/432: $0\sub_ln703_409_reg_6031[15:0]
    51/432: $0\sub_ln703_408_reg_6026[15:0]
    52/432: $0\add_ln703_436_reg_6021[15:0]
    53/432: $0\sub_ln703_402_reg_6016[15:0]
    54/432: $0\add_ln703_434_reg_6011[15:0]
    55/432: $0\sub_ln703_397_reg_6006[15:0]
    56/432: $0\sub_ln703_392_reg_6001[15:0]
    57/432: $0\sub_ln703_389_reg_5996[15:0]
    58/432: $0\sub_ln703_386_reg_5991[15:0]
    59/432: $0\sub_ln703_385_reg_5986[15:0]
    60/432: $0\add_ln703_424_reg_5981[15:0]
    61/432: $0\sub_ln703_381_reg_5976[15:0]
    62/432: $0\sub_ln703_379_reg_5971[15:0]
    63/432: $0\sub_ln703_375_reg_5966[15:0]
    64/432: $0\add_ln703_418_reg_5961[15:0]
    65/432: $0\sub_ln703_374_reg_5956[15:0]
    66/432: $0\add_ln703_410_reg_5951[15:0]
    67/432: $0\sub_ln703_369_reg_5946[15:0]
    68/432: $0\sub_ln703_366_reg_5941[15:0]
    69/432: $0\sub_ln703_361_reg_5936[15:0]
    70/432: $0\add_ln703_402_reg_5931[15:0]
    71/432: $0\sub_ln703_357_reg_5926[15:0]
    72/432: $0\sub_ln703_356_reg_5921[15:0]
    73/432: $0\add_ln703_462_reg_5909_pp0_iter8_reg[15:0]
    74/432: $0\add_ln703_462_reg_5909_pp0_iter7_reg[15:0]
    75/432: $0\add_ln703_462_reg_5909[15:0]
    76/432: $0\add_ln703_446_reg_5901[15:0]
    77/432: $0\add_ln703_435_reg_5894[15:0]
    78/432: $0\add_ln703_428_reg_5888[15:0]
    79/432: $0\add_ln703_427_reg_5883[15:0]
    80/432: $0\add_ln703_415_reg_5878[15:0]
    81/432: $0\add_ln703_413_reg_5873[15:0]
    82/432: $0\add_ln703_400_reg_5868[15:0]
    83/432: $0\sub_ln703_346_reg_5863[15:0]
    84/432: $0\add_ln703_390_reg_5858[15:0]
    85/432: $0\sub_ln703_343_reg_5853[15:0]
    86/432: $0\add_ln703_381_reg_5848[15:0]
    87/432: $0\sub_ln703_335_reg_5843[15:0]
    88/432: $0\add_ln703_379_reg_5838[15:0]
    89/432: $0\add_ln703_377_reg_5833[15:0]
    90/432: $0\sub_ln703_332_reg_5828[15:0]
    91/432: $0\sub_ln703_331_reg_5823[15:0]
    92/432: $0\sub_ln703_328_reg_5818[15:0]
    93/432: $0\sub_ln703_327_reg_5813[15:0]
    94/432: $0\sub_ln703_325_reg_5808[15:0]
    95/432: $0\sub_ln703_324_reg_5803[15:0]
    96/432: $0\sub_ln703_323_reg_5798[15:0]
    97/432: $0\add_ln703_372_reg_5793[15:0]
    98/432: $0\sub_ln703_321_reg_5788[15:0]
    99/432: $0\sub_ln703_318_reg_5783[15:0]
   100/432: $0\sub_ln703_311_reg_5778[15:0]
   101/432: $0\sub_ln703_309_reg_5773[15:0]
   102/432: $0\add_ln703_359_reg_5768[15:0]
   103/432: $0\sub_ln703_304_reg_5763[15:0]
   104/432: $0\sub_ln703_302_reg_5758[15:0]
   105/432: $0\add_ln703_354_reg_5753[15:0]
   106/432: $0\sub_ln703_300_reg_5748[15:0]
   107/432: $0\add_ln703_353_reg_5743[15:0]
   108/432: $0\sub_ln703_288_reg_5738[15:0]
   109/432: $0\sub_ln703_283_reg_5733[15:0]
   110/432: $0\sub_ln703_276_reg_5728[15:0]
   111/432: $0\add_ln703_404_reg_5718_pp0_iter6_reg[15:0]
   112/432: $0\add_ln703_404_reg_5718[15:0]
   113/432: $0\add_ln703_394_reg_5710_pp0_iter6_reg[15:0]
   114/432: $0\add_ln703_394_reg_5710[15:0]
   115/432: $0\add_ln703_384_reg_5701_pp0_iter6_reg[15:0]
   116/432: $0\add_ln703_384_reg_5701[15:0]
   117/432: $0\add_ln703_371_reg_5691[15:0]
   118/432: $0\add_ln703_357_reg_5683_pp0_iter6_reg[15:0]
   119/432: $0\add_ln703_357_reg_5683[15:0]
   120/432: $0\add_ln703_347_reg_5675[15:0]
   121/432: $0\sub_ln703_290_reg_5670[15:0]
   122/432: $0\sub_ln703_289_reg_5665[15:0]
   123/432: $0\add_ln703_343_reg_5660[15:0]
   124/432: $0\add_ln703_339_reg_5655[15:0]
   125/432: $0\sub_ln703_278_reg_5650[15:0]
   126/432: $0\add_ln703_335_reg_5645[15:0]
   127/432: $0\add_ln703_330_reg_5640[15:0]
   128/432: $0\sub_ln703_272_reg_5635[15:0]
   129/432: $0\sub_ln703_270_reg_5630[15:0]
   130/432: $0\add_ln703_326_reg_5625[15:0]
   131/432: $0\sub_ln703_266_reg_5620[15:0]
   132/432: $0\sub_ln703_265_reg_5615[15:0]
   133/432: $0\sub_ln703_263_reg_5610[15:0]
   134/432: $0\sub_ln703_262_reg_5605[15:0]
   135/432: $0\sub_ln703_261_reg_5600[15:0]
   136/432: $0\sub_ln703_257_reg_5595[15:0]
   137/432: $0\add_ln703_321_reg_5590[15:0]
   138/432: $0\sub_ln703_254_reg_5585[15:0]
   139/432: $0\sub_ln703_253_reg_5580[15:0]
   140/432: $0\sub_ln703_252_reg_5575[15:0]
   141/432: $0\sub_ln703_238_reg_5570[15:0]
   142/432: $0\sub_ln703_237_reg_5565[15:0]
   143/432: $0\sub_ln703_229_reg_5560[15:0]
   144/432: $0\add_ln703_307_reg_5555[15:0]
   145/432: $0\add_ln703_301_reg_5550[15:0]
   146/432: $0\sub_ln703_215_reg_5545[15:0]
   147/432: $0\sub_ln703_212_reg_5540[15:0]
   148/432: $0\sub_ln703_207_reg_5535[15:0]
   149/432: $0\add_ln703_291_reg_5530[15:0]
   150/432: $0\add_ln703_287_reg_5525[15:0]
   151/432: $0\sub_ln703_203_reg_5520[15:0]
   152/432: $0\sub_ln703_200_reg_5515[15:0]
   153/432: $0\add_ln703_323_reg_5506[15:0]
   154/432: $0\sub_ln703_246_reg_5501[15:0]
   155/432: $0\add_ln703_316_reg_5496[15:0]
   156/432: $0\add_ln703_314_reg_5490[15:0]
   157/432: $0\add_ln703_309_reg_5484[15:0]
   158/432: $0\add_ln703_288_reg_5475[15:0]
   159/432: $0\sub_ln703_199_reg_5470[15:0]
   160/432: $0\sub_ln703_198_reg_5465[15:0]
   161/432: $0\add_ln703_283_reg_5460[15:0]
   162/432: $0\add_ln703_281_reg_5455[15:0]
   163/432: $0\sub_ln703_191_reg_5450[15:0]
   164/432: $0\sub_ln703_189_reg_5445[15:0]
   165/432: $0\sub_ln703_187_reg_5440[15:0]
   166/432: $0\add_ln703_278_reg_5435[15:0]
   167/432: $0\add_ln703_276_reg_5430[15:0]
   168/432: $0\sub_ln703_185_reg_5425[15:0]
   169/432: $0\add_ln703_274_reg_5420[15:0]
   170/432: $0\add_ln703_268_reg_5415[15:0]
   171/432: $0\sub_ln703_182_reg_5410[15:0]
   172/432: $0\add_ln703_267_reg_5405[15:0]
   173/432: $0\sub_ln703_181_reg_5400[15:0]
   174/432: $0\sub_ln703_180_reg_5395[15:0]
   175/432: $0\sub_ln703_176_reg_5390[15:0]
   176/432: $0\sub_ln703_173_reg_5385[15:0]
   177/432: $0\sub_ln703_171_reg_5380[15:0]
   178/432: $0\sub_ln703_166_reg_5375[15:0]
   179/432: $0\sub_ln703_162_reg_5370[15:0]
   180/432: $0\sub_ln703_161_reg_5365[15:0]
   181/432: $0\add_ln703_261_reg_5360[15:0]
   182/432: $0\sub_ln703_154_reg_5355[15:0]
   183/432: $0\sub_ln703_149_reg_5350[15:0]
   184/432: $0\sub_ln703_145_reg_5345[15:0]
   185/432: $0\sub_ln703_144_reg_5340[15:0]
   186/432: $0\sub_ln703_143_reg_5335[15:0]
   187/432: $0\sub_ln703_141_reg_5330[15:0]
   188/432: $0\sub_ln703_138_reg_5325[15:0]
   189/432: $0\add_ln703_246_reg_5320[15:0]
   190/432: $0\add_ln703_304_reg_5314[15:0]
   191/432: $0\add_ln703_272_reg_5304_pp0_iter4_reg[15:0]
   192/432: $0\add_ln703_272_reg_5304[15:0]
   193/432: $0\add_ln703_258_reg_5295[15:0]
   194/432: $0\add_ln703_251_reg_5289[15:0]
   195/432: $0\sub_ln703_133_reg_5284[15:0]
   196/432: $0\sub_ln703_129_reg_5279[15:0]
   197/432: $0\sub_ln703_126_reg_5274[15:0]
   198/432: $0\add_ln703_238_reg_5269[15:0]
   199/432: $0\add_ln703_234_reg_5264[15:0]
   200/432: $0\sub_ln703_117_reg_5259[15:0]
   201/432: $0\sub_ln703_114_reg_5253[15:0]
   202/432: $0\sub_ln703_113_reg_5247[15:0]
   203/432: $0\add_ln703_227_reg_5242[15:0]
   204/432: $0\add_ln703_225_reg_5237[15:0]
   205/432: $0\add_ln703_223_reg_5231[15:0]
   206/432: $0\sub_ln703_105_reg_5226[15:0]
   207/432: $0\add_ln703_220_reg_5221[15:0]
   208/432: $0\add_ln703_216_reg_5215[15:0]
   209/432: $0\sub_ln703_96_reg_5210[15:0]
   210/432: $0\sub_ln703_94_reg_5205[15:0]
   211/432: $0\sub_ln703_93_reg_5200[15:0]
   212/432: $0\add_ln703_214_reg_5194[15:0]
   213/432: $0\add_ln703_213_reg_5189[15:0]
   214/432: $0\add_ln703_211_reg_5184[15:0]
   215/432: $0\add_ln703_209_reg_5178[15:0]
   216/432: $0\sub_ln703_91_reg_5172[15:0]
   217/432: $0\sub_ln703_89_reg_5166[15:0]
   218/432: $0\add_ln703_247_reg_5159_pp0_iter3_reg[15:0]
   219/432: $0\add_ln703_247_reg_5159[15:0]
   220/432: $0\add_ln703_233_reg_5149_pp0_iter3_reg[15:0]
   221/432: $0\add_ln703_233_reg_5149[15:0]
   222/432: $0\add_ln703_210_reg_5143_pp0_iter3_reg[15:0]
   223/432: $0\add_ln703_210_reg_5143[15:0]
   224/432: $0\add_ln703_208_reg_5137[15:0]
   225/432: $0\add_ln703_206_reg_5131[15:0]
   226/432: $0\sub_ln703_79_reg_5125[15:0]
   227/432: $0\add_ln703_205_reg_5119[15:0]
   228/432: $0\add_ln703_203_reg_5113[15:0]
   229/432: $0\add_ln703_207_reg_5107_pp0_iter2_reg[15:0]
   230/432: $0\add_ln703_207_reg_5107[15:0]
   231/432: $0\add_ln703_204_reg_5101_pp0_iter2_reg[15:0]
   232/432: $0\add_ln703_204_reg_5101[15:0]
   233/432: $0\add_ln703_202_reg_5096_pp0_iter2_reg[15:0]
   234/432: $0\add_ln703_202_reg_5096[15:0]
   235/432: $0\add_ln703_201_reg_5090_pp0_iter2_reg[15:0]
   236/432: $0\add_ln703_201_reg_5090[15:0]
   237/432: $0\sub_ln703_77_reg_5084[15:0]
   238/432: $0\add_ln703_200_reg_5077_pp0_iter2_reg[15:0]
   239/432: $0\add_ln703_200_reg_5077[15:0]
   240/432: $0\sub_ln703_76_reg_5071_pp0_iter2_reg[15:0]
   241/432: $0\sub_ln703_76_reg_5071[15:0]
   242/432: $0\sub_ln703_74_reg_5065_pp0_iter2_reg[15:0]
   243/432: $0\sub_ln703_74_reg_5065[15:0]
   244/432: $0\sub_ln703_73_reg_5059[15:0]
   245/432: $0\add_ln703_reg_5052[15:0]
   246/432: $0\sub_ln703_reg_5046[15:0]
   247/432: $0\data_2_V_read_9_reg_5035[15:0]
   248/432: $0\data_3_V_read_9_reg_5019_pp0_iter2_reg[15:0]
   249/432: $0\data_3_V_read_9_reg_5019_pp0_iter1_reg[15:0]
   250/432: $0\data_3_V_read_9_reg_5019[15:0]
   251/432: $0\data_4_V_read_9_reg_4998_pp0_iter2_reg[15:0]
   252/432: $0\data_4_V_read_9_reg_4998_pp0_iter1_reg[15:0]
   253/432: $0\data_4_V_read_9_reg_4998[15:0]
   254/432: $0\data_5_V_read_8_reg_4969_pp0_iter3_reg[15:0]
   255/432: $0\data_5_V_read_8_reg_4969_pp0_iter2_reg[15:0]
   256/432: $0\data_5_V_read_8_reg_4969_pp0_iter1_reg[15:0]
   257/432: $0\data_5_V_read_8_reg_4969[15:0]
   258/432: $0\data_6_V_read_8_reg_4944_pp0_iter3_reg[15:0]
   259/432: $0\data_6_V_read_8_reg_4944_pp0_iter2_reg[15:0]
   260/432: $0\data_6_V_read_8_reg_4944_pp0_iter1_reg[15:0]
   261/432: $0\data_6_V_read_8_reg_4944[15:0]
   262/432: $0\data_7_V_read_8_reg_4916_pp0_iter3_reg[15:0]
   263/432: $0\data_7_V_read_8_reg_4916_pp0_iter2_reg[15:0]
   264/432: $0\data_7_V_read_8_reg_4916_pp0_iter1_reg[15:0]
   265/432: $0\data_7_V_read_8_reg_4916[15:0]
   266/432: $0\data_8_V_read_7_reg_4887_pp0_iter3_reg[15:0]
   267/432: $0\data_8_V_read_7_reg_4887_pp0_iter2_reg[15:0]
   268/432: $0\data_8_V_read_7_reg_4887_pp0_iter1_reg[15:0]
   269/432: $0\data_8_V_read_7_reg_4887[15:0]
   270/432: $0\data_9_V_read_7_reg_4859_pp0_iter4_reg[15:0]
   271/432: $0\data_9_V_read_7_reg_4859_pp0_iter3_reg[15:0]
   272/432: $0\data_9_V_read_7_reg_4859_pp0_iter2_reg[15:0]
   273/432: $0\data_9_V_read_7_reg_4859_pp0_iter1_reg[15:0]
   274/432: $0\data_9_V_read_7_reg_4859[15:0]
   275/432: $0\data_10_V_read11_reg_4832_pp0_iter4_reg[15:0]
   276/432: $0\data_10_V_read11_reg_4832_pp0_iter3_reg[15:0]
   277/432: $0\data_10_V_read11_reg_4832_pp0_iter2_reg[15:0]
   278/432: $0\data_10_V_read11_reg_4832_pp0_iter1_reg[15:0]
   279/432: $0\data_10_V_read11_reg_4832[15:0]
   280/432: $0\data_11_V_read12_reg_4808_pp0_iter4_reg[15:0]
   281/432: $0\data_11_V_read12_reg_4808_pp0_iter3_reg[15:0]
   282/432: $0\data_11_V_read12_reg_4808_pp0_iter2_reg[15:0]
   283/432: $0\data_11_V_read12_reg_4808_pp0_iter1_reg[15:0]
   284/432: $0\data_11_V_read12_reg_4808[15:0]
   285/432: $0\data_12_V_read13_reg_4778_pp0_iter4_reg[15:0]
   286/432: $0\data_12_V_read13_reg_4778_pp0_iter3_reg[15:0]
   287/432: $0\data_12_V_read13_reg_4778_pp0_iter2_reg[15:0]
   288/432: $0\data_12_V_read13_reg_4778_pp0_iter1_reg[15:0]
   289/432: $0\data_12_V_read13_reg_4778[15:0]
   290/432: $0\data_13_V_read14_reg_4745_pp0_iter5_reg[15:0]
   291/432: $0\data_13_V_read14_reg_4745_pp0_iter4_reg[15:0]
   292/432: $0\data_13_V_read14_reg_4745_pp0_iter3_reg[15:0]
   293/432: $0\data_13_V_read14_reg_4745_pp0_iter2_reg[15:0]
   294/432: $0\data_13_V_read14_reg_4745_pp0_iter1_reg[15:0]
   295/432: $0\data_13_V_read14_reg_4745[15:0]
   296/432: $0\data_14_V_read15_reg_4714_pp0_iter5_reg[15:0]
   297/432: $0\data_14_V_read15_reg_4714_pp0_iter4_reg[15:0]
   298/432: $0\data_14_V_read15_reg_4714_pp0_iter3_reg[15:0]
   299/432: $0\data_14_V_read15_reg_4714_pp0_iter2_reg[15:0]
   300/432: $0\data_14_V_read15_reg_4714_pp0_iter1_reg[15:0]
   301/432: $0\data_14_V_read15_reg_4714[15:0]
   302/432: $0\data_15_V_read16_reg_4682_pp0_iter5_reg[15:0]
   303/432: $0\data_15_V_read16_reg_4682_pp0_iter4_reg[15:0]
   304/432: $0\data_15_V_read16_reg_4682_pp0_iter3_reg[15:0]
   305/432: $0\data_15_V_read16_reg_4682_pp0_iter2_reg[15:0]
   306/432: $0\data_15_V_read16_reg_4682_pp0_iter1_reg[15:0]
   307/432: $0\data_15_V_read16_reg_4682[15:0]
   308/432: $0\data_16_V_read17_reg_4650_pp0_iter5_reg[15:0]
   309/432: $0\data_16_V_read17_reg_4650_pp0_iter4_reg[15:0]
   310/432: $0\data_16_V_read17_reg_4650_pp0_iter3_reg[15:0]
   311/432: $0\data_16_V_read17_reg_4650_pp0_iter2_reg[15:0]
   312/432: $0\data_16_V_read17_reg_4650_pp0_iter1_reg[15:0]
   313/432: $0\data_16_V_read17_reg_4650[15:0]
   314/432: $0\data_17_V_read_8_reg_4621_pp0_iter6_reg[15:0]
   315/432: $0\data_17_V_read_8_reg_4621_pp0_iter5_reg[15:0]
   316/432: $0\data_17_V_read_8_reg_4621_pp0_iter4_reg[15:0]
   317/432: $0\data_17_V_read_8_reg_4621_pp0_iter3_reg[15:0]
   318/432: $0\data_17_V_read_8_reg_4621_pp0_iter2_reg[15:0]
   319/432: $0\data_17_V_read_8_reg_4621_pp0_iter1_reg[15:0]
   320/432: $0\data_17_V_read_8_reg_4621[15:0]
   321/432: $0\data_18_V_read_7_reg_4594_pp0_iter6_reg[15:0]
   322/432: $0\data_18_V_read_7_reg_4594_pp0_iter5_reg[15:0]
   323/432: $0\data_18_V_read_7_reg_4594_pp0_iter4_reg[15:0]
   324/432: $0\data_18_V_read_7_reg_4594_pp0_iter3_reg[15:0]
   325/432: $0\data_18_V_read_7_reg_4594_pp0_iter2_reg[15:0]
   326/432: $0\data_18_V_read_7_reg_4594_pp0_iter1_reg[15:0]
   327/432: $0\data_18_V_read_7_reg_4594[15:0]
   328/432: $0\data_19_V_read_7_reg_4567_pp0_iter6_reg[15:0]
   329/432: $0\data_19_V_read_7_reg_4567_pp0_iter5_reg[15:0]
   330/432: $0\data_19_V_read_7_reg_4567_pp0_iter4_reg[15:0]
   331/432: $0\data_19_V_read_7_reg_4567_pp0_iter3_reg[15:0]
   332/432: $0\data_19_V_read_7_reg_4567_pp0_iter2_reg[15:0]
   333/432: $0\data_19_V_read_7_reg_4567_pp0_iter1_reg[15:0]
   334/432: $0\data_19_V_read_7_reg_4567[15:0]
   335/432: $0\data_20_V_read21_reg_4539_pp0_iter6_reg[15:0]
   336/432: $0\data_20_V_read21_reg_4539_pp0_iter5_reg[15:0]
   337/432: $0\data_20_V_read21_reg_4539_pp0_iter4_reg[15:0]
   338/432: $0\data_20_V_read21_reg_4539_pp0_iter3_reg[15:0]
   339/432: $0\data_20_V_read21_reg_4539_pp0_iter2_reg[15:0]
   340/432: $0\data_20_V_read21_reg_4539_pp0_iter1_reg[15:0]
   341/432: $0\data_20_V_read21_reg_4539[15:0]
   342/432: $0\data_21_V_read22_reg_4512_pp0_iter6_reg[15:0]
   343/432: $0\data_21_V_read22_reg_4512_pp0_iter5_reg[15:0]
   344/432: $0\data_21_V_read22_reg_4512_pp0_iter4_reg[15:0]
   345/432: $0\data_21_V_read22_reg_4512_pp0_iter3_reg[15:0]
   346/432: $0\data_21_V_read22_reg_4512_pp0_iter2_reg[15:0]
   347/432: $0\data_21_V_read22_reg_4512_pp0_iter1_reg[15:0]
   348/432: $0\data_21_V_read22_reg_4512[15:0]
   349/432: $0\data_22_V_read23_reg_4483_pp0_iter7_reg[15:0]
   350/432: $0\data_22_V_read23_reg_4483_pp0_iter6_reg[15:0]
   351/432: $0\data_22_V_read23_reg_4483_pp0_iter5_reg[15:0]
   352/432: $0\data_22_V_read23_reg_4483_pp0_iter4_reg[15:0]
   353/432: $0\data_22_V_read23_reg_4483_pp0_iter3_reg[15:0]
   354/432: $0\data_22_V_read23_reg_4483_pp0_iter2_reg[15:0]
   355/432: $0\data_22_V_read23_reg_4483_pp0_iter1_reg[15:0]
   356/432: $0\data_22_V_read23_reg_4483[15:0]
   357/432: $0\data_23_V_read24_reg_4451_pp0_iter7_reg[15:0]
   358/432: $0\data_23_V_read24_reg_4451_pp0_iter6_reg[15:0]
   359/432: $0\data_23_V_read24_reg_4451_pp0_iter5_reg[15:0]
   360/432: $0\data_23_V_read24_reg_4451_pp0_iter4_reg[15:0]
   361/432: $0\data_23_V_read24_reg_4451_pp0_iter3_reg[15:0]
   362/432: $0\data_23_V_read24_reg_4451_pp0_iter2_reg[15:0]
   363/432: $0\data_23_V_read24_reg_4451_pp0_iter1_reg[15:0]
   364/432: $0\data_23_V_read24_reg_4451[15:0]
   365/432: $0\data_24_V_read25_reg_4421_pp0_iter7_reg[15:0]
   366/432: $0\data_24_V_read25_reg_4421_pp0_iter6_reg[15:0]
   367/432: $0\data_24_V_read25_reg_4421_pp0_iter5_reg[15:0]
   368/432: $0\data_24_V_read25_reg_4421_pp0_iter4_reg[15:0]
   369/432: $0\data_24_V_read25_reg_4421_pp0_iter3_reg[15:0]
   370/432: $0\data_24_V_read25_reg_4421_pp0_iter2_reg[15:0]
   371/432: $0\data_24_V_read25_reg_4421_pp0_iter1_reg[15:0]
   372/432: $0\data_24_V_read25_reg_4421[15:0]
   373/432: $0\data_25_V_read26_reg_4391_pp0_iter7_reg[15:0]
   374/432: $0\data_25_V_read26_reg_4391_pp0_iter6_reg[15:0]
   375/432: $0\data_25_V_read26_reg_4391_pp0_iter5_reg[15:0]
   376/432: $0\data_25_V_read26_reg_4391_pp0_iter4_reg[15:0]
   377/432: $0\data_25_V_read26_reg_4391_pp0_iter3_reg[15:0]
   378/432: $0\data_25_V_read26_reg_4391_pp0_iter2_reg[15:0]
   379/432: $0\data_25_V_read26_reg_4391_pp0_iter1_reg[15:0]
   380/432: $0\data_25_V_read26_reg_4391[15:0]
   381/432: $0\data_26_V_read27_reg_4365_pp0_iter7_reg[15:0]
   382/432: $0\data_26_V_read27_reg_4365_pp0_iter6_reg[15:0]
   383/432: $0\data_26_V_read27_reg_4365_pp0_iter5_reg[15:0]
   384/432: $0\data_26_V_read27_reg_4365_pp0_iter4_reg[15:0]
   385/432: $0\data_26_V_read27_reg_4365_pp0_iter3_reg[15:0]
   386/432: $0\data_26_V_read27_reg_4365_pp0_iter2_reg[15:0]
   387/432: $0\data_26_V_read27_reg_4365_pp0_iter1_reg[15:0]
   388/432: $0\data_26_V_read27_reg_4365[15:0]
   389/432: $0\data_27_V_read_8_reg_4342_pp0_iter7_reg[15:0]
   390/432: $0\data_27_V_read_8_reg_4342_pp0_iter6_reg[15:0]
   391/432: $0\data_27_V_read_8_reg_4342_pp0_iter5_reg[15:0]
   392/432: $0\data_27_V_read_8_reg_4342_pp0_iter4_reg[15:0]
   393/432: $0\data_27_V_read_8_reg_4342_pp0_iter3_reg[15:0]
   394/432: $0\data_27_V_read_8_reg_4342_pp0_iter2_reg[15:0]
   395/432: $0\data_27_V_read_8_reg_4342_pp0_iter1_reg[15:0]
   396/432: $0\data_27_V_read_8_reg_4342[15:0]
   397/432: $0\data_28_V_read_7_reg_4313_pp0_iter8_reg[15:0]
   398/432: $0\data_28_V_read_7_reg_4313_pp0_iter7_reg[15:0]
   399/432: $0\data_28_V_read_7_reg_4313_pp0_iter6_reg[15:0]
   400/432: $0\data_28_V_read_7_reg_4313_pp0_iter5_reg[15:0]
   401/432: $0\data_28_V_read_7_reg_4313_pp0_iter4_reg[15:0]
   402/432: $0\data_28_V_read_7_reg_4313_pp0_iter3_reg[15:0]
   403/432: $0\data_28_V_read_7_reg_4313_pp0_iter2_reg[15:0]
   404/432: $0\data_28_V_read_7_reg_4313_pp0_iter1_reg[15:0]
   405/432: $0\data_28_V_read_7_reg_4313[15:0]
   406/432: $0\data_29_V_read_7_reg_4279_pp0_iter8_reg[15:0]
   407/432: $0\data_29_V_read_7_reg_4279_pp0_iter7_reg[15:0]
   408/432: $0\data_29_V_read_7_reg_4279_pp0_iter6_reg[15:0]
   409/432: $0\data_29_V_read_7_reg_4279_pp0_iter5_reg[15:0]
   410/432: $0\data_29_V_read_7_reg_4279_pp0_iter4_reg[15:0]
   411/432: $0\data_29_V_read_7_reg_4279_pp0_iter3_reg[15:0]
   412/432: $0\data_29_V_read_7_reg_4279_pp0_iter2_reg[15:0]
   413/432: $0\data_29_V_read_7_reg_4279_pp0_iter1_reg[15:0]
   414/432: $0\data_29_V_read_7_reg_4279[15:0]
   415/432: $0\data_30_V_read31_reg_4250_pp0_iter8_reg[15:0]
   416/432: $0\data_30_V_read31_reg_4250_pp0_iter7_reg[15:0]
   417/432: $0\data_30_V_read31_reg_4250_pp0_iter6_reg[15:0]
   418/432: $0\data_30_V_read31_reg_4250_pp0_iter5_reg[15:0]
   419/432: $0\data_30_V_read31_reg_4250_pp0_iter4_reg[15:0]
   420/432: $0\data_30_V_read31_reg_4250_pp0_iter3_reg[15:0]
   421/432: $0\data_30_V_read31_reg_4250_pp0_iter2_reg[15:0]
   422/432: $0\data_30_V_read31_reg_4250_pp0_iter1_reg[15:0]
   423/432: $0\data_30_V_read31_reg_4250[15:0]
   424/432: $0\data_31_V_read32_reg_4221_pp0_iter8_reg[15:0]
   425/432: $0\data_31_V_read32_reg_4221_pp0_iter7_reg[15:0]
   426/432: $0\data_31_V_read32_reg_4221_pp0_iter6_reg[15:0]
   427/432: $0\data_31_V_read32_reg_4221_pp0_iter5_reg[15:0]
   428/432: $0\data_31_V_read32_reg_4221_pp0_iter4_reg[15:0]
   429/432: $0\data_31_V_read32_reg_4221_pp0_iter3_reg[15:0]
   430/432: $0\data_31_V_read32_reg_4221_pp0_iter2_reg[15:0]
   431/432: $0\data_31_V_read32_reg_4221_pp0_iter1_reg[15:0]
   432/432: $0\data_31_V_read32_reg_4221[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1482$1'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_9' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2245$103': $auto$proc_dlatch.cc:427:proc_dlatch$2210
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_8' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2237$100': $auto$proc_dlatch.cc:427:proc_dlatch$2237
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_7' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2229$97': $auto$proc_dlatch.cc:427:proc_dlatch$2264
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_6' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2221$94': $auto$proc_dlatch.cc:427:proc_dlatch$2291
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_5' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2213$91': $auto$proc_dlatch.cc:427:proc_dlatch$2318
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_4' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2205$88': $auto$proc_dlatch.cc:427:proc_dlatch$2345
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_31' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2197$85': $auto$proc_dlatch.cc:427:proc_dlatch$2372
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_30' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2189$82': $auto$proc_dlatch.cc:427:proc_dlatch$2399
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_3' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2181$79': $auto$proc_dlatch.cc:427:proc_dlatch$2426
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_29' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2173$76': $auto$proc_dlatch.cc:427:proc_dlatch$2453
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_28' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2165$73': $auto$proc_dlatch.cc:427:proc_dlatch$2480
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_27' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2157$70': $auto$proc_dlatch.cc:427:proc_dlatch$2507
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_26' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2149$67': $auto$proc_dlatch.cc:427:proc_dlatch$2534
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_25' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2141$64': $auto$proc_dlatch.cc:427:proc_dlatch$2561
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_24' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2133$61': $auto$proc_dlatch.cc:427:proc_dlatch$2588
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_23' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2125$58': $auto$proc_dlatch.cc:427:proc_dlatch$2615
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_22' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2117$55': $auto$proc_dlatch.cc:427:proc_dlatch$2642
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_21' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2109$52': $auto$proc_dlatch.cc:427:proc_dlatch$2669
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_20' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2101$49': $auto$proc_dlatch.cc:427:proc_dlatch$2696
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_2' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2093$46': $auto$proc_dlatch.cc:427:proc_dlatch$2723
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_19' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2085$43': $auto$proc_dlatch.cc:427:proc_dlatch$2750
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_18' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2077$40': $auto$proc_dlatch.cc:427:proc_dlatch$2777
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_17' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2069$37': $auto$proc_dlatch.cc:427:proc_dlatch$2804
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_16' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2061$34': $auto$proc_dlatch.cc:427:proc_dlatch$2831
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_15' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2053$31': $auto$proc_dlatch.cc:427:proc_dlatch$2858
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_14' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2045$28': $auto$proc_dlatch.cc:427:proc_dlatch$2885
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_13' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2037$25': $auto$proc_dlatch.cc:427:proc_dlatch$2912
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_12' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2029$22': $auto$proc_dlatch.cc:427:proc_dlatch$2939
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_11' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2021$19': $auto$proc_dlatch.cc:427:proc_dlatch$2966
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_10' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2013$16': $auto$proc_dlatch.cc:427:proc_dlatch$2993
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2005$13': $auto$proc_dlatch.cc:427:proc_dlatch$3020
Latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1997$10': $auto$proc_dlatch.cc:427:proc_dlatch$3047

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_0_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3048' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_1_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3049' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_2_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3050' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_3_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3051' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_4_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3052' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_5_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3053' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_6_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3054' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_7_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3055' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_8_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3056' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_9_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3057' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_10_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3058' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_11_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3059' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_12_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3060' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_13_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3061' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_14_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3062' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_15_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3063' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_16_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3064' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_17_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3065' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_18_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3066' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_19_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3067' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_20_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3068' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_21_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3069' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_22_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3070' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_23_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3071' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_24_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3072' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_25_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3073' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_26_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3074' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_27_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3075' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3076' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3077' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3078' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
  created $dff cell `$procdff$3079' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_0_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3080' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_1_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3081' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_2_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3082' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_3_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_4_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3084' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_5_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3085' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_6_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3086' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_7_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3087' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_8_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3088' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_9_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_10_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3090' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_11_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3091' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_12_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_13_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3093' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_14_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3094' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_15_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3095' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_16_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3096' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_17_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3097' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_18_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3098' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_19_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3099' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_20_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3100' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_21_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3101' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_22_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3102' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_23_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3103' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_24_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3104' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_25_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3105' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_26_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3106' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_27_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3107' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_28_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3108' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_29_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3109' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_30_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3110' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_return_31_int_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
  created $dff cell `$procdff$3111' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read32_reg_4221' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3112' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read32_reg_4221_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3113' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read32_reg_4221_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3114' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read32_reg_4221_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3115' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read32_reg_4221_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3116' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read32_reg_4221_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3117' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read32_reg_4221_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3118' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read32_reg_4221_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3119' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_31_V_read32_reg_4221_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3120' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read31_reg_4250' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3121' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read31_reg_4250_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3122' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read31_reg_4250_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3123' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read31_reg_4250_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3124' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read31_reg_4250_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3125' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read31_reg_4250_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3126' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read31_reg_4250_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3127' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read31_reg_4250_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3128' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_30_V_read31_reg_4250_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3129' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_7_reg_4279' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3130' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_7_reg_4279_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3131' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_7_reg_4279_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3132' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_7_reg_4279_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3133' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_7_reg_4279_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3134' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_7_reg_4279_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3135' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_7_reg_4279_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3136' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_7_reg_4279_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3137' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_29_V_read_7_reg_4279_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3138' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_7_reg_4313' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3139' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_7_reg_4313_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3140' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_7_reg_4313_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3141' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_7_reg_4313_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3142' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_7_reg_4313_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3143' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_7_reg_4313_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3144' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_7_reg_4313_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3145' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_7_reg_4313_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3146' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_28_V_read_7_reg_4313_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3147' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_27_V_read_8_reg_4342' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3148' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_27_V_read_8_reg_4342_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3149' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_27_V_read_8_reg_4342_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3150' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_27_V_read_8_reg_4342_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3151' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_27_V_read_8_reg_4342_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3152' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_27_V_read_8_reg_4342_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3153' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_27_V_read_8_reg_4342_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3154' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_27_V_read_8_reg_4342_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3155' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_26_V_read27_reg_4365' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3156' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_26_V_read27_reg_4365_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3157' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_26_V_read27_reg_4365_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3158' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_26_V_read27_reg_4365_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3159' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_26_V_read27_reg_4365_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3160' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_26_V_read27_reg_4365_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3161' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_26_V_read27_reg_4365_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3162' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_26_V_read27_reg_4365_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3163' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_25_V_read26_reg_4391' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3164' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_25_V_read26_reg_4391_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3165' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_25_V_read26_reg_4391_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3166' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_25_V_read26_reg_4391_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3167' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_25_V_read26_reg_4391_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3168' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_25_V_read26_reg_4391_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3169' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_25_V_read26_reg_4391_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3170' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_25_V_read26_reg_4391_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3171' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_24_V_read25_reg_4421' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3172' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_24_V_read25_reg_4421_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3173' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_24_V_read25_reg_4421_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3174' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_24_V_read25_reg_4421_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3175' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_24_V_read25_reg_4421_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3176' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_24_V_read25_reg_4421_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3177' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_24_V_read25_reg_4421_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3178' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_24_V_read25_reg_4421_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3179' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_23_V_read24_reg_4451' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3180' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_23_V_read24_reg_4451_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3181' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_23_V_read24_reg_4451_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3182' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_23_V_read24_reg_4451_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3183' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_23_V_read24_reg_4451_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3184' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_23_V_read24_reg_4451_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3185' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_23_V_read24_reg_4451_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3186' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_23_V_read24_reg_4451_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3187' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_22_V_read23_reg_4483' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3188' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_22_V_read23_reg_4483_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3189' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_22_V_read23_reg_4483_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3190' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_22_V_read23_reg_4483_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3191' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_22_V_read23_reg_4483_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3192' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_22_V_read23_reg_4483_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3193' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_22_V_read23_reg_4483_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3194' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_22_V_read23_reg_4483_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3195' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_21_V_read22_reg_4512' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3196' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_21_V_read22_reg_4512_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3197' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_21_V_read22_reg_4512_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3198' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_21_V_read22_reg_4512_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3199' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_21_V_read22_reg_4512_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3200' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_21_V_read22_reg_4512_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3201' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_21_V_read22_reg_4512_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3202' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_20_V_read21_reg_4539' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3203' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_20_V_read21_reg_4539_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3204' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_20_V_read21_reg_4539_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3205' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_20_V_read21_reg_4539_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3206' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_20_V_read21_reg_4539_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3207' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_20_V_read21_reg_4539_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3208' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_20_V_read21_reg_4539_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3209' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_19_V_read_7_reg_4567' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3210' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_19_V_read_7_reg_4567_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3211' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_19_V_read_7_reg_4567_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3212' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_19_V_read_7_reg_4567_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3213' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_19_V_read_7_reg_4567_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3214' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_19_V_read_7_reg_4567_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3215' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_19_V_read_7_reg_4567_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3216' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_18_V_read_7_reg_4594' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3217' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_18_V_read_7_reg_4594_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3218' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_18_V_read_7_reg_4594_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3219' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_18_V_read_7_reg_4594_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3220' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_18_V_read_7_reg_4594_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3221' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_18_V_read_7_reg_4594_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3222' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_18_V_read_7_reg_4594_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3223' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_17_V_read_8_reg_4621' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3224' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_17_V_read_8_reg_4621_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3225' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_17_V_read_8_reg_4621_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3226' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_17_V_read_8_reg_4621_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3227' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_17_V_read_8_reg_4621_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3228' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_17_V_read_8_reg_4621_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3229' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_17_V_read_8_reg_4621_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3230' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_16_V_read17_reg_4650' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3231' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_16_V_read17_reg_4650_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3232' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_16_V_read17_reg_4650_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3233' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_16_V_read17_reg_4650_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3234' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_16_V_read17_reg_4650_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3235' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_16_V_read17_reg_4650_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3236' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_15_V_read16_reg_4682' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3237' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_15_V_read16_reg_4682_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3238' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_15_V_read16_reg_4682_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3239' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_15_V_read16_reg_4682_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3240' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_15_V_read16_reg_4682_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3241' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_15_V_read16_reg_4682_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3242' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_14_V_read15_reg_4714' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3243' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_14_V_read15_reg_4714_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3244' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_14_V_read15_reg_4714_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3245' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_14_V_read15_reg_4714_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3246' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_14_V_read15_reg_4714_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3247' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_14_V_read15_reg_4714_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3248' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_13_V_read14_reg_4745' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3249' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_13_V_read14_reg_4745_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3250' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_13_V_read14_reg_4745_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3251' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_13_V_read14_reg_4745_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3252' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_13_V_read14_reg_4745_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3253' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_13_V_read14_reg_4745_pp0_iter5_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3254' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_12_V_read13_reg_4778' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3255' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_12_V_read13_reg_4778_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3256' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_12_V_read13_reg_4778_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3257' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_12_V_read13_reg_4778_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3258' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_12_V_read13_reg_4778_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3259' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_11_V_read12_reg_4808' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3260' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_11_V_read12_reg_4808_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3261' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_11_V_read12_reg_4808_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3262' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_11_V_read12_reg_4808_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3263' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_11_V_read12_reg_4808_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3264' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_10_V_read11_reg_4832' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3265' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_10_V_read11_reg_4832_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3266' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_10_V_read11_reg_4832_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3267' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_10_V_read11_reg_4832_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3268' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_10_V_read11_reg_4832_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3269' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_9_V_read_7_reg_4859' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3270' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_9_V_read_7_reg_4859_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3271' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_9_V_read_7_reg_4859_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3272' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_9_V_read_7_reg_4859_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3273' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_9_V_read_7_reg_4859_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3274' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_8_V_read_7_reg_4887' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3275' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_8_V_read_7_reg_4887_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3276' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_8_V_read_7_reg_4887_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3277' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_8_V_read_7_reg_4887_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3278' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_7_V_read_8_reg_4916' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3279' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_7_V_read_8_reg_4916_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3280' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_7_V_read_8_reg_4916_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3281' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_7_V_read_8_reg_4916_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3282' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_6_V_read_8_reg_4944' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3283' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_6_V_read_8_reg_4944_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3284' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_6_V_read_8_reg_4944_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3285' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_6_V_read_8_reg_4944_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3286' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_5_V_read_8_reg_4969' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3287' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_5_V_read_8_reg_4969_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3288' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_5_V_read_8_reg_4969_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3289' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_5_V_read_8_reg_4969_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3290' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_4_V_read_9_reg_4998' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3291' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_4_V_read_9_reg_4998_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3292' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_4_V_read_9_reg_4998_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3293' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_3_V_read_9_reg_5019' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3294' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_3_V_read_9_reg_5019_pp0_iter1_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3295' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_3_V_read_9_reg_5019_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3296' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\data_2_V_read_9_reg_5035' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3297' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_reg_5046' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3298' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_reg_5052' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3299' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_73_reg_5059' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3300' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_74_reg_5065' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3301' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_74_reg_5065_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3302' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_76_reg_5071' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3303' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_76_reg_5071_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3304' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_200_reg_5077' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3305' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_200_reg_5077_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3306' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_77_reg_5084' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3307' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_201_reg_5090' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3308' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_201_reg_5090_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3309' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_202_reg_5096' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3310' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_202_reg_5096_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3311' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_204_reg_5101' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3312' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_204_reg_5101_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3313' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_207_reg_5107' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3314' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_207_reg_5107_pp0_iter2_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3315' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_203_reg_5113' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3316' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_205_reg_5119' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3317' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_79_reg_5125' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3318' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_206_reg_5131' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3319' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_208_reg_5137' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3320' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_210_reg_5143' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3321' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_210_reg_5143_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3322' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_233_reg_5149' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3323' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_233_reg_5149_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3324' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_247_reg_5159' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3325' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_247_reg_5159_pp0_iter3_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3326' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_89_reg_5166' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3327' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_91_reg_5172' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3328' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_209_reg_5178' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3329' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_211_reg_5184' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3330' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_213_reg_5189' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3331' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_214_reg_5194' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3332' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_93_reg_5200' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3333' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_94_reg_5205' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3334' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_96_reg_5210' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3335' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_216_reg_5215' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3336' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_220_reg_5221' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3337' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_105_reg_5226' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3338' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_223_reg_5231' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3339' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_225_reg_5237' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3340' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_227_reg_5242' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3341' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_113_reg_5247' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3342' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_114_reg_5253' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3343' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_117_reg_5259' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3344' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_234_reg_5264' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3345' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_238_reg_5269' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3346' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_126_reg_5274' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3347' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_129_reg_5279' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3348' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_133_reg_5284' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3349' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_251_reg_5289' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3350' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_258_reg_5295' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3351' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_272_reg_5304' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3352' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_272_reg_5304_pp0_iter4_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3353' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_304_reg_5314' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3354' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_246_reg_5320' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3355' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_138_reg_5325' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3356' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_141_reg_5330' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3357' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_143_reg_5335' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3358' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_144_reg_5340' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3359' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_145_reg_5345' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3360' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_149_reg_5350' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3361' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_154_reg_5355' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3362' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_261_reg_5360' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3363' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_161_reg_5365' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_162_reg_5370' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3365' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_166_reg_5375' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3366' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_171_reg_5380' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_173_reg_5385' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_176_reg_5390' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3369' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_180_reg_5395' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3370' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_181_reg_5400' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3371' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_267_reg_5405' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_182_reg_5410' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_268_reg_5415' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_274_reg_5420' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_185_reg_5425' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_276_reg_5430' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_278_reg_5435' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_187_reg_5440' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_189_reg_5445' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_191_reg_5450' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_281_reg_5455' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_283_reg_5460' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_198_reg_5465' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_199_reg_5470' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3385' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_288_reg_5475' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_309_reg_5484' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_314_reg_5490' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_316_reg_5496' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_246_reg_5501' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_323_reg_5506' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_200_reg_5515' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_203_reg_5520' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_287_reg_5525' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_291_reg_5530' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_207_reg_5535' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_212_reg_5540' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_215_reg_5545' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_301_reg_5550' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_307_reg_5555' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_229_reg_5560' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_237_reg_5565' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_238_reg_5570' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_252_reg_5575' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_253_reg_5580' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_254_reg_5585' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_321_reg_5590' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_257_reg_5595' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_261_reg_5600' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_262_reg_5605' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_263_reg_5610' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_265_reg_5615' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_266_reg_5620' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_326_reg_5625' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_270_reg_5630' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_272_reg_5635' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_330_reg_5640' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_335_reg_5645' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_278_reg_5650' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_339_reg_5655' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_343_reg_5660' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_289_reg_5665' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_290_reg_5670' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_347_reg_5675' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_357_reg_5683' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_357_reg_5683_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_371_reg_5691' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_384_reg_5701' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_384_reg_5701_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_394_reg_5710' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_394_reg_5710_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_404_reg_5718' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_404_reg_5718_pp0_iter6_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_276_reg_5728' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_283_reg_5733' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_288_reg_5738' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_353_reg_5743' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_300_reg_5748' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_354_reg_5753' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_302_reg_5758' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_304_reg_5763' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_359_reg_5768' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_309_reg_5773' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_311_reg_5778' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_318_reg_5783' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_321_reg_5788' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_372_reg_5793' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_323_reg_5798' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_324_reg_5803' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_325_reg_5808' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_327_reg_5813' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_328_reg_5818' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_331_reg_5823' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_332_reg_5828' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_377_reg_5833' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_379_reg_5838' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_335_reg_5843' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_381_reg_5848' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_343_reg_5853' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_390_reg_5858' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_346_reg_5863' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_400_reg_5868' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_413_reg_5873' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_415_reg_5878' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_427_reg_5883' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_428_reg_5888' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_435_reg_5894' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_446_reg_5901' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_462_reg_5909' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_462_reg_5909_pp0_iter7_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_462_reg_5909_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_356_reg_5921' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_357_reg_5926' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_402_reg_5931' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_361_reg_5936' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_366_reg_5941' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_369_reg_5946' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_410_reg_5951' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_374_reg_5956' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_418_reg_5961' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3480' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_375_reg_5966' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3481' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_379_reg_5971' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3482' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_381_reg_5976' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3483' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_424_reg_5981' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3484' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_385_reg_5986' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3485' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_386_reg_5991' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3486' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_389_reg_5996' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3487' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_392_reg_6001' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3488' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_397_reg_6006' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3489' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_434_reg_6011' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3490' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_402_reg_6016' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3491' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_436_reg_6021' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3492' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_408_reg_6026' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3493' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_409_reg_6031' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3494' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_411_reg_6036' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3495' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_442_reg_6041' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3496' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_416_reg_6046' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3497' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_444_reg_6051' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3498' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_447_reg_6056' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3499' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_426_reg_6061' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3500' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_451_reg_6066' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3501' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_451_reg_6066_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3502' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_480_reg_6072' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3503' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_480_reg_6072_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3504' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_482_reg_6077' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3505' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_491_reg_6087' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3506' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_491_reg_6087_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3507' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_509_reg_6092' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3508' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_509_reg_6092_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3509' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_516_reg_6103' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3510' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_516_reg_6103_pp0_iter8_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3511' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_428_reg_6108' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3512' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_434_reg_6113' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3513' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_448_reg_6118' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3514' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_450_reg_6123' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3515' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_463_reg_6128' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3516' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_464_reg_6133' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3517' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_465_reg_6138' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3518' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_451_reg_6143' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3519' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_452_reg_6148' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3520' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_453_reg_6153' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3521' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_467_reg_6158' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3522' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_454_reg_6163' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3523' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_455_reg_6168' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3524' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_468_reg_6173' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3525' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_456_reg_6178' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3526' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_457_reg_6183' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3527' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_471_reg_6188' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3528' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_458_reg_6193' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3529' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_459_reg_6198' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3530' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_475_reg_6203' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3531' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_461_reg_6208' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3532' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_483_reg_6213' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3533' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_469_reg_6218' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3534' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_492_reg_6223' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3535' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_474_reg_6229' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3536' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_496_reg_6234' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3537' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_497_reg_6239' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3538' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_486_reg_6244' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3539' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_487_reg_6249' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3540' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_491_reg_6254' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3541' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\sub_ln703_500_reg_6259' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3542' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\add_ln703_510_reg_6264' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
  created $dff cell `$procdff$3543' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.\ap_ce_reg' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1482$1'.
  created $dff cell `$procdff$3544' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2245$103'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2245$103'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2237$100'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2237$100'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2229$97'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2229$97'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2221$94'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2221$94'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2213$91'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2213$91'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2205$88'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2205$88'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2197$85'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2197$85'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2189$82'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2189$82'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2181$79'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2181$79'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2173$76'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2173$76'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2165$73'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2165$73'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2157$70'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2157$70'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2149$67'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2149$67'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2141$64'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2141$64'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2133$61'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2133$61'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2125$58'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2125$58'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2117$55'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2117$55'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2109$52'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2109$52'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2101$49'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2101$49'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2093$46'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2093$46'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2085$43'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2085$43'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2077$40'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2077$40'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2069$37'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2069$37'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2061$34'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2061$34'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2053$31'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2053$31'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2045$28'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2045$28'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2037$25'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2037$25'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2029$22'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2029$22'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2021$19'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2021$19'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2013$16'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2013$16'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2005$13'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2005$13'.
Found and cleaned up 2 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1997$10'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1997$10'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1960$8'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1923$6'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1486$2'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1482$1'.
Cleaned up 67 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
<suppressed ~582 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~528 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3221 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_18_V_read_7_reg_4594_pp0_iter3_reg, Q = \data_18_V_read_7_reg_4594_pp0_iter4_reg).
Adding EN signal on $procdff$3220 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_18_V_read_7_reg_4594_pp0_iter2_reg, Q = \data_18_V_read_7_reg_4594_pp0_iter3_reg).
Adding EN signal on $procdff$3543 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2935$447_Y, Q = \add_ln703_510_reg_6264).
Adding EN signal on $procdff$3542 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3777$856_Y, Q = \sub_ln703_500_reg_6259).
Adding EN signal on $procdff$3247 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_14_V_read15_reg_4714_pp0_iter3_reg, Q = \data_14_V_read15_reg_4714_pp0_iter4_reg).
Adding EN signal on $procdff$3541 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3759$847_Y, Q = \sub_ln703_491_reg_6254).
Adding EN signal on $procdff$3246 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_14_V_read15_reg_4714_pp0_iter2_reg, Q = \data_14_V_read15_reg_4714_pp0_iter3_reg).
Adding EN signal on $procdff$3540 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3751$843_Y, Q = \sub_ln703_487_reg_6249).
Adding EN signal on $procdff$3077 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read, Q = \data_29_V_read_int_reg).
Adding EN signal on $procdff$3539 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3749$842_Y, Q = \sub_ln703_486_reg_6244).
Adding EN signal on $procdff$3245 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_14_V_read15_reg_4714_pp0_iter1_reg, Q = \data_14_V_read15_reg_4714_pp0_iter2_reg).
Adding EN signal on $procdff$3538 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2909$434_Y, Q = \add_ln703_497_reg_6239).
Adding EN signal on $procdff$3244 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_14_V_read15_reg_4714, Q = \data_14_V_read15_reg_4714_pp0_iter1_reg).
Adding EN signal on $procdff$3537 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2907$433_Y, Q = \add_ln703_496_reg_6234).
Adding EN signal on $procdff$3076 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read, Q = \data_28_V_read_int_reg).
Adding EN signal on $procdff$3536 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3725$830_Y, Q = \sub_ln703_474_reg_6229).
Adding EN signal on $procdff$3243 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_14_V_read_int_reg, Q = \data_14_V_read15_reg_4714).
Adding EN signal on $procdff$3535 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2899$429_Y, Q = \add_ln703_492_reg_6223).
Adding EN signal on $procdff$3075 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_27_V_read, Q = \data_27_V_read_int_reg).
Adding EN signal on $procdff$3534 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3715$825_Y, Q = \sub_ln703_469_reg_6218).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2966 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3533 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2881$420_Y, Q = \add_ln703_483_reg_6213).
Adding EN signal on $procdff$3074 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_26_V_read, Q = \data_26_V_read_int_reg).
Adding EN signal on $procdff$3532 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3699$817_Y, Q = \sub_ln703_461_reg_6208).
Adding EN signal on $procdff$3073 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_25_V_read, Q = \data_25_V_read_int_reg).
Adding EN signal on $procdff$3531 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2865$412_Y, Q = \add_ln703_475_reg_6203).
Adding EN signal on $procdff$3058 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_10_V_read, Q = \data_10_V_read_int_reg).
Adding EN signal on $procdff$3530 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3695$815_Y, Q = \sub_ln703_459_reg_6198).
Adding EN signal on $procdff$3242 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_15_V_read16_reg_4682_pp0_iter4_reg, Q = \data_15_V_read16_reg_4682_pp0_iter5_reg).
Adding EN signal on $procdff$3529 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3693$814_Y, Q = \sub_ln703_458_reg_6193).
Adding EN signal on $procdff$3241 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_15_V_read16_reg_4682_pp0_iter3_reg, Q = \data_15_V_read16_reg_4682_pp0_iter4_reg).
Adding EN signal on $procdff$3528 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2857$408_Y, Q = \add_ln703_471_reg_6188).
Adding EN signal on $procdff$3240 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_15_V_read16_reg_4682_pp0_iter2_reg, Q = \data_15_V_read16_reg_4682_pp0_iter3_reg).
Adding EN signal on $procdff$3527 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3691$813_Y, Q = \sub_ln703_457_reg_6183).
Adding EN signal on $procdff$3239 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_15_V_read16_reg_4682_pp0_iter1_reg, Q = \data_15_V_read16_reg_4682_pp0_iter2_reg).
Adding EN signal on $procdff$3526 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3689$812_Y, Q = \sub_ln703_456_reg_6178).
Adding EN signal on $procdff$3072 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_24_V_read, Q = \data_24_V_read_int_reg).
Adding EN signal on $procdff$3525 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2851$405_Y, Q = \add_ln703_468_reg_6173).
Adding EN signal on $procdff$3238 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_15_V_read16_reg_4682, Q = \data_15_V_read16_reg_4682_pp0_iter1_reg).
Adding EN signal on $procdff$3524 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3687$811_Y, Q = \sub_ln703_455_reg_6168).
Adding EN signal on $procdff$3237 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_15_V_read_int_reg, Q = \data_15_V_read16_reg_4682).
Adding EN signal on $procdff$3523 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3685$810_Y, Q = \sub_ln703_454_reg_6163).
Adding EN signal on $procdff$3071 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_23_V_read, Q = \data_23_V_read_int_reg).
Adding EN signal on $procdff$3522 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2849$404_Y, Q = \add_ln703_467_reg_6158).
Adding EN signal on $procdff$3236 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_16_V_read17_reg_4650_pp0_iter4_reg, Q = \data_16_V_read17_reg_4650_pp0_iter5_reg).
Adding EN signal on $procdff$3521 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3683$809_Y, Q = \sub_ln703_453_reg_6153).
Adding EN signal on $procdff$3070 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_22_V_read, Q = \data_22_V_read_int_reg).
Adding EN signal on $procdff$3520 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3681$808_Y, Q = \sub_ln703_452_reg_6148).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2993 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3519 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3679$807_Y, Q = \sub_ln703_451_reg_6143).
Adding EN signal on $procdff$3069 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_21_V_read, Q = \data_21_V_read_int_reg).
Adding EN signal on $procdff$3518 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2845$402_Y, Q = \add_ln703_465_reg_6138).
Adding EN signal on $procdff$3068 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_20_V_read, Q = \data_20_V_read_int_reg).
Adding EN signal on $procdff$3517 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2843$401_Y, Q = \add_ln703_464_reg_6133).
Adding EN signal on $procdff$3059 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_11_V_read, Q = \data_11_V_read_int_reg).
Adding EN signal on $procdff$3516 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2841$400_Y, Q = \add_ln703_463_reg_6128).
Adding EN signal on $procdff$3235 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_16_V_read17_reg_4650_pp0_iter3_reg, Q = \data_16_V_read17_reg_4650_pp0_iter4_reg).
Adding EN signal on $procdff$3515 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3677$806_Y, Q = \sub_ln703_450_reg_6123).
Adding EN signal on $procdff$3234 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_16_V_read17_reg_4650_pp0_iter2_reg, Q = \data_16_V_read17_reg_4650_pp0_iter3_reg).
Adding EN signal on $procdff$3514 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3673$804_Y, Q = \sub_ln703_448_reg_6118).
Adding EN signal on $procdff$3233 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_16_V_read17_reg_4650_pp0_iter1_reg, Q = \data_16_V_read17_reg_4650_pp0_iter2_reg).
Adding EN signal on $procdff$3513 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3645$790_Y, Q = \sub_ln703_434_reg_6113).
Adding EN signal on $procdff$3232 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_16_V_read17_reg_4650, Q = \data_16_V_read17_reg_4650_pp0_iter1_reg).
Adding EN signal on $procdff$3512 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3633$784_Y, Q = \sub_ln703_428_reg_6108).
Adding EN signal on $procdff$3067 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_19_V_read, Q = \data_19_V_read_int_reg).
Adding EN signal on $procdff$3511 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_516_reg_6103, Q = \add_ln703_516_reg_6103_pp0_iter8_reg).
Adding EN signal on $procdff$3231 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_16_V_read_int_reg, Q = \data_16_V_read17_reg_4650).
Adding EN signal on $procdff$3510 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2941$450_Y, Q = \add_ln703_516_reg_6103).
Adding EN signal on $procdff$3509 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_509_reg_6092, Q = \add_ln703_509_reg_6092_pp0_iter8_reg).
Adding EN signal on $procdff$3508 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2933$446_Y, Q = \add_ln703_509_reg_6092).
Adding EN signal on $procdff$3507 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_491_reg_6087, Q = \add_ln703_491_reg_6087_pp0_iter8_reg).
Adding EN signal on $procdff$3506 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2897$428_Y, Q = \add_ln703_491_reg_6087).
Adding EN signal on $procdff$3055 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_7_V_read, Q = \data_7_V_read_int_reg).
Adding EN signal on $procdff$3505 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2879$419_Y, Q = \add_ln703_482_reg_6077).
Adding EN signal on $procdff$3504 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_480_reg_6072, Q = \add_ln703_480_reg_6072_pp0_iter8_reg).
Adding EN signal on $procdff$3263 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_11_V_read12_reg_4808_pp0_iter2_reg, Q = \data_11_V_read12_reg_4808_pp0_iter3_reg).
Adding EN signal on $procdff$3503 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2875$417_Y, Q = \add_ln703_480_reg_6072).
Adding EN signal on $procdff$3502 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_451_reg_6066, Q = \add_ln703_451_reg_6066_pp0_iter8_reg).
Adding EN signal on $procdff$3262 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_11_V_read12_reg_4808_pp0_iter1_reg, Q = \data_11_V_read12_reg_4808_pp0_iter2_reg).
Adding EN signal on $procdff$3501 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2817$388_Y, Q = \add_ln703_451_reg_6066).
Adding EN signal on $procdff$3500 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3629$782_Y, Q = \sub_ln703_426_reg_6061).
Adding EN signal on $procdff$3261 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_11_V_read12_reg_4808, Q = \data_11_V_read12_reg_4808_pp0_iter1_reg).
Adding EN signal on $procdff$3499 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2809$384_Y, Q = \add_ln703_447_reg_6056).
Adding EN signal on $procdff$3498 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2803$381_Y, Q = \add_ln703_444_reg_6051).
Adding EN signal on $procdff$3260 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_11_V_read_int_reg, Q = \data_11_V_read12_reg_4808).
Adding EN signal on $procdff$3497 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3609$772_Y, Q = \sub_ln703_416_reg_6046).
Adding EN signal on $procdff$3496 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2799$379_Y, Q = \add_ln703_442_reg_6041).
Adding EN signal on $procdff$3495 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3599$767_Y, Q = \sub_ln703_411_reg_6036).
Adding EN signal on $procdff$3494 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3595$765_Y, Q = \sub_ln703_409_reg_6031).
Adding EN signal on $procdff$3259 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_12_V_read13_reg_4778_pp0_iter3_reg, Q = \data_12_V_read13_reg_4778_pp0_iter4_reg).
Adding EN signal on $procdff$3493 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3593$764_Y, Q = \sub_ln703_408_reg_6026).
Adding EN signal on $procdff$3492 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2787$373_Y, Q = \add_ln703_436_reg_6021).
Adding EN signal on $procdff$3258 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_12_V_read13_reg_4778_pp0_iter2_reg, Q = \data_12_V_read13_reg_4778_pp0_iter3_reg).
Adding EN signal on $procdff$3491 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3581$758_Y, Q = \sub_ln703_402_reg_6016).
Adding EN signal on $procdff$3490 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2783$371_Y, Q = \add_ln703_434_reg_6011).
Adding EN signal on $procdff$3489 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3571$753_Y, Q = \sub_ln703_397_reg_6006).
Adding EN signal on $procdff$3488 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3561$748_Y, Q = \sub_ln703_392_reg_6001).
Adding EN signal on $procdff$3257 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_12_V_read13_reg_4778_pp0_iter1_reg, Q = \data_12_V_read13_reg_4778_pp0_iter2_reg).
Adding EN signal on $procdff$3487 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3555$745_Y, Q = \sub_ln703_389_reg_5996).
Adding EN signal on $procdff$3486 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3549$742_Y, Q = \sub_ln703_386_reg_5991).
Adding EN signal on $procdff$3485 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3547$741_Y, Q = \sub_ln703_385_reg_5986).
Adding EN signal on $procdff$3484 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2763$361_Y, Q = \add_ln703_424_reg_5981).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2912 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3483 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3539$737_Y, Q = \sub_ln703_381_reg_5976).
Adding EN signal on $procdff$3482 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3535$735_Y, Q = \sub_ln703_379_reg_5971).
Adding EN signal on $procdff$3481 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3527$731_Y, Q = \sub_ln703_375_reg_5966).
Adding EN signal on $procdff$3480 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2751$355_Y, Q = \add_ln703_418_reg_5961).
Adding EN signal on $procdff$3479 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3525$730_Y, Q = \sub_ln703_374_reg_5956).
Adding EN signal on $procdff$3478 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2735$347_Y, Q = \add_ln703_410_reg_5951).
Adding EN signal on $procdff$3056 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_8_V_read, Q = \data_8_V_read_int_reg).
Adding EN signal on $procdff$3477 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3515$725_Y, Q = \sub_ln703_369_reg_5946).
Adding EN signal on $procdff$3476 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3509$722_Y, Q = \sub_ln703_366_reg_5941).
Adding EN signal on $procdff$3256 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_12_V_read13_reg_4778, Q = \data_12_V_read13_reg_4778_pp0_iter1_reg).
Adding EN signal on $procdff$3475 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3499$717_Y, Q = \sub_ln703_361_reg_5936).
Adding EN signal on $procdff$3474 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2719$339_Y, Q = \add_ln703_402_reg_5931).
Adding EN signal on $procdff$3255 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_12_V_read_int_reg, Q = \data_12_V_read13_reg_4778).
Adding EN signal on $procdff$3473 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3491$713_Y, Q = \sub_ln703_357_reg_5926).
Adding EN signal on $procdff$3472 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3489$712_Y, Q = \sub_ln703_356_reg_5921).
Adding EN signal on $procdff$3254 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_13_V_read14_reg_4745_pp0_iter4_reg, Q = \data_13_V_read14_reg_4745_pp0_iter5_reg).
Adding EN signal on $procdff$3471 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_462_reg_5909_pp0_iter7_reg, Q = \add_ln703_462_reg_5909_pp0_iter8_reg).
Adding EN signal on $procdff$3470 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_462_reg_5909, Q = \add_ln703_462_reg_5909_pp0_iter7_reg).
Adding EN signal on $procdff$3253 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_13_V_read14_reg_4745_pp0_iter3_reg, Q = \data_13_V_read14_reg_4745_pp0_iter4_reg).
Adding EN signal on $procdff$3469 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2839$399_Y, Q = \add_ln703_462_reg_5909).
Adding EN signal on $procdff$3468 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2807$383_Y, Q = \add_ln703_446_reg_5901).
Adding EN signal on $procdff$3467 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2785$372_Y, Q = \add_ln703_435_reg_5894).
Adding EN signal on $procdff$3466 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2771$365_Y, Q = \add_ln703_428_reg_5888).
Adding EN signal on $procdff$3252 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_13_V_read14_reg_4745_pp0_iter2_reg, Q = \data_13_V_read14_reg_4745_pp0_iter3_reg).
Adding EN signal on $procdff$3465 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2769$364_Y, Q = \add_ln703_427_reg_5883).
Adding EN signal on $procdff$3464 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2745$352_Y, Q = \add_ln703_415_reg_5878).
Adding EN signal on $procdff$3251 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_13_V_read14_reg_4745_pp0_iter1_reg, Q = \data_13_V_read14_reg_4745_pp0_iter2_reg).
Adding EN signal on $procdff$3463 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2741$350_Y, Q = \add_ln703_413_reg_5873).
Adding EN signal on $procdff$3462 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2715$337_Y, Q = \add_ln703_400_reg_5868).
Adding EN signal on $procdff$3461 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3469$702_Y, Q = \sub_ln703_346_reg_5863).
Adding EN signal on $procdff$3460 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2695$327_Y, Q = \add_ln703_390_reg_5858).
Adding EN signal on $procdff$3250 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_13_V_read14_reg_4745, Q = \data_13_V_read14_reg_4745_pp0_iter1_reg).
Adding EN signal on $procdff$3459 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3463$699_Y, Q = \sub_ln703_343_reg_5853).
Adding EN signal on $procdff$3458 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2677$318_Y, Q = \add_ln703_381_reg_5848).
Adding EN signal on $procdff$3457 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3447$691_Y, Q = \sub_ln703_335_reg_5843).
Adding EN signal on $procdff$3456 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2673$316_Y, Q = \add_ln703_379_reg_5838).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2939 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3455 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2669$314_Y, Q = \add_ln703_377_reg_5833).
Adding EN signal on $procdff$3454 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3441$688_Y, Q = \sub_ln703_332_reg_5828).
Adding EN signal on $procdff$3079 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read, Q = \data_31_V_read_int_reg).
Adding EN signal on $procdff$3453 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3439$687_Y, Q = \sub_ln703_331_reg_5823).
Adding EN signal on $procdff$3452 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3433$684_Y, Q = \sub_ln703_328_reg_5818).
Adding EN signal on $procdff$3078 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read, Q = \data_30_V_read_int_reg).
Adding EN signal on $procdff$3451 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3431$683_Y, Q = \sub_ln703_327_reg_5813).
Adding EN signal on $procdff$3450 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3427$681_Y, Q = \sub_ln703_325_reg_5808).
Adding EN signal on $procdff$3057 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_9_V_read, Q = \data_9_V_read_int_reg).
Adding EN signal on $procdff$3449 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3425$680_Y, Q = \sub_ln703_324_reg_5803).
Adding EN signal on $procdff$3448 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3423$679_Y, Q = \sub_ln703_323_reg_5798).
Adding EN signal on $procdff$3249 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_13_V_read_int_reg, Q = \data_13_V_read14_reg_4745).
Adding EN signal on $procdff$3447 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2659$309_Y, Q = \add_ln703_372_reg_5793).
Adding EN signal on $procdff$3446 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3419$677_Y, Q = \sub_ln703_321_reg_5788).
Adding EN signal on $procdff$3248 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_14_V_read15_reg_4714_pp0_iter4_reg, Q = \data_14_V_read15_reg_4714_pp0_iter5_reg).
Adding EN signal on $procdff$3219 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_18_V_read_7_reg_4594_pp0_iter1_reg, Q = \data_18_V_read_7_reg_4594_pp0_iter2_reg).
Adding EN signal on $procdff$3218 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_18_V_read_7_reg_4594, Q = \data_18_V_read_7_reg_4594_pp0_iter1_reg).
Adding EN signal on $procdff$3230 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_17_V_read_8_reg_4621_pp0_iter5_reg, Q = \data_17_V_read_8_reg_4621_pp0_iter6_reg).
Adding EN signal on $procdff$3445 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3413$674_Y, Q = \sub_ln703_318_reg_5783).
Adding EN signal on $procdff$3444 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3399$667_Y, Q = \sub_ln703_311_reg_5778).
Adding EN signal on $procdff$3443 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3395$665_Y, Q = \sub_ln703_309_reg_5773).
Adding EN signal on $procdff$3442 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2633$296_Y, Q = \add_ln703_359_reg_5768).
Adding EN signal on $procdff$3217 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_18_V_read_int_reg, Q = \data_18_V_read_7_reg_4594).
Adding EN signal on $procdff$3441 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3385$660_Y, Q = \sub_ln703_304_reg_5763).
Adding EN signal on $procdff$3440 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3381$658_Y, Q = \sub_ln703_302_reg_5758).
Adding EN signal on $procdff$3216 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_19_V_read_7_reg_4567_pp0_iter5_reg, Q = \data_19_V_read_7_reg_4567_pp0_iter6_reg).
Adding EN signal on $procdff$3439 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2623$291_Y, Q = \add_ln703_354_reg_5753).
Adding EN signal on $procdff$3215 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_19_V_read_7_reg_4567_pp0_iter4_reg, Q = \data_19_V_read_7_reg_4567_pp0_iter5_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2210 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3214 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_19_V_read_7_reg_4567_pp0_iter3_reg, Q = \data_19_V_read_7_reg_4567_pp0_iter4_reg).
Adding EN signal on $procdff$3213 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_19_V_read_7_reg_4567_pp0_iter2_reg, Q = \data_19_V_read_7_reg_4567_pp0_iter3_reg).
Adding EN signal on $procdff$3066 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_18_V_read, Q = \data_18_V_read_int_reg).
Adding EN signal on $procdff$3438 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3377$656_Y, Q = \sub_ln703_300_reg_5748).
Adding EN signal on $procdff$3437 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2621$290_Y, Q = \add_ln703_353_reg_5743).
Adding EN signal on $procdff$3436 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3353$644_Y, Q = \sub_ln703_288_reg_5738).
Adding EN signal on $procdff$3435 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3343$639_Y, Q = \sub_ln703_283_reg_5733).
Adding EN signal on $procdff$3212 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_19_V_read_7_reg_4567_pp0_iter1_reg, Q = \data_19_V_read_7_reg_4567_pp0_iter2_reg).
Adding EN signal on $procdff$3434 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3329$632_Y, Q = \sub_ln703_276_reg_5728).
Adding EN signal on $procdff$3433 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_404_reg_5718, Q = \add_ln703_404_reg_5718_pp0_iter6_reg).
Adding EN signal on $procdff$3211 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_19_V_read_7_reg_4567, Q = \data_19_V_read_7_reg_4567_pp0_iter1_reg).
Adding EN signal on $procdff$3432 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2723$341_Y, Q = \add_ln703_404_reg_5718).
Adding EN signal on $procdff$3210 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_19_V_read_int_reg, Q = \data_19_V_read_7_reg_4567).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2237 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3209 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_20_V_read21_reg_4539_pp0_iter5_reg, Q = \data_20_V_read21_reg_4539_pp0_iter6_reg).
Adding EN signal on $procdff$3208 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_20_V_read21_reg_4539_pp0_iter4_reg, Q = \data_20_V_read21_reg_4539_pp0_iter5_reg).
Adding EN signal on $procdff$3229 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_17_V_read_8_reg_4621_pp0_iter4_reg, Q = \data_17_V_read_8_reg_4621_pp0_iter5_reg).
Adding EN signal on $procdff$3431 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_394_reg_5710, Q = \add_ln703_394_reg_5710_pp0_iter6_reg).
Adding EN signal on $procdff$3430 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2703$331_Y, Q = \add_ln703_394_reg_5710).
Adding EN signal on $procdff$3429 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_384_reg_5701, Q = \add_ln703_384_reg_5701_pp0_iter6_reg).
Adding EN signal on $procdff$3428 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2683$321_Y, Q = \add_ln703_384_reg_5701).
Adding EN signal on $procdff$3207 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_20_V_read21_reg_4539_pp0_iter3_reg, Q = \data_20_V_read21_reg_4539_pp0_iter4_reg).
Adding EN signal on $procdff$3427 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2657$308_Y, Q = \add_ln703_371_reg_5691).
Adding EN signal on $procdff$3426 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_357_reg_5683, Q = \add_ln703_357_reg_5683_pp0_iter6_reg).
Adding EN signal on $procdff$3206 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_20_V_read21_reg_4539_pp0_iter2_reg, Q = \data_20_V_read21_reg_4539_pp0_iter3_reg).
Adding EN signal on $procdff$3425 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2629$294_Y, Q = \add_ln703_357_reg_5683).
Adding EN signal on $procdff$3205 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_20_V_read21_reg_4539_pp0_iter1_reg, Q = \data_20_V_read21_reg_4539_pp0_iter2_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2264 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3204 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_20_V_read21_reg_4539, Q = \data_20_V_read21_reg_4539_pp0_iter1_reg).
Adding EN signal on $procdff$3203 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_20_V_read_int_reg, Q = \data_20_V_read21_reg_4539).
Adding EN signal on $procdff$3065 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_17_V_read, Q = \data_17_V_read_int_reg).
Adding EN signal on $procdff$3424 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2609$284_Y, Q = \add_ln703_347_reg_5675).
Adding EN signal on $procdff$3423 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3357$646_Y, Q = \sub_ln703_290_reg_5670).
Adding EN signal on $procdff$3422 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3355$645_Y, Q = \sub_ln703_289_reg_5665).
Adding EN signal on $procdff$3421 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2601$280_Y, Q = \add_ln703_343_reg_5660).
Adding EN signal on $procdff$3202 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_21_V_read22_reg_4512_pp0_iter5_reg, Q = \data_21_V_read22_reg_4512_pp0_iter6_reg).
Adding EN signal on $procdff$3420 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2593$276_Y, Q = \add_ln703_339_reg_5655).
Adding EN signal on $procdff$3419 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3333$634_Y, Q = \sub_ln703_278_reg_5650).
Adding EN signal on $procdff$3201 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_21_V_read22_reg_4512_pp0_iter4_reg, Q = \data_21_V_read22_reg_4512_pp0_iter5_reg).
Adding EN signal on $procdff$3418 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2585$272_Y, Q = \add_ln703_335_reg_5645).
Adding EN signal on $procdff$3200 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_21_V_read22_reg_4512_pp0_iter3_reg, Q = \data_21_V_read22_reg_4512_pp0_iter4_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2291 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3199 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_21_V_read22_reg_4512_pp0_iter2_reg, Q = \data_21_V_read22_reg_4512_pp0_iter3_reg).
Adding EN signal on $procdff$3198 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_21_V_read22_reg_4512_pp0_iter1_reg, Q = \data_21_V_read22_reg_4512_pp0_iter2_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$3020 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3417 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2575$267_Y, Q = \add_ln703_330_reg_5640).
Adding EN signal on $procdff$3416 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3321$628_Y, Q = \sub_ln703_272_reg_5635).
Adding EN signal on $procdff$3415 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3317$626_Y, Q = \sub_ln703_270_reg_5630).
Adding EN signal on $procdff$3414 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2567$263_Y, Q = \add_ln703_326_reg_5625).
Adding EN signal on $procdff$3197 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_21_V_read22_reg_4512, Q = \data_21_V_read22_reg_4512_pp0_iter1_reg).
Adding EN signal on $procdff$3413 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3309$622_Y, Q = \sub_ln703_266_reg_5620).
Adding EN signal on $procdff$3412 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3307$621_Y, Q = \sub_ln703_265_reg_5615).
Adding EN signal on $procdff$3196 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_21_V_read_int_reg, Q = \data_21_V_read22_reg_4512).
Adding EN signal on $procdff$3411 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3303$619_Y, Q = \sub_ln703_263_reg_5610).
Adding EN signal on $procdff$3195 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_22_V_read23_reg_4483_pp0_iter6_reg, Q = \data_22_V_read23_reg_4483_pp0_iter7_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2318 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3194 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_22_V_read23_reg_4483_pp0_iter5_reg, Q = \data_22_V_read23_reg_4483_pp0_iter6_reg).
Adding EN signal on $procdff$3193 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_22_V_read23_reg_4483_pp0_iter4_reg, Q = \data_22_V_read23_reg_4483_pp0_iter5_reg).
Adding EN signal on $procdff$3064 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_16_V_read, Q = \data_16_V_read_int_reg).
Adding EN signal on $procdff$3410 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3301$618_Y, Q = \sub_ln703_262_reg_5605).
Adding EN signal on $procdff$3409 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3299$617_Y, Q = \sub_ln703_261_reg_5600).
Adding EN signal on $procdff$3408 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3291$613_Y, Q = \sub_ln703_257_reg_5595).
Adding EN signal on $procdff$3407 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2557$258_Y, Q = \add_ln703_321_reg_5590).
Adding EN signal on $procdff$3192 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_22_V_read23_reg_4483_pp0_iter3_reg, Q = \data_22_V_read23_reg_4483_pp0_iter4_reg).
Adding EN signal on $procdff$3406 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3285$610_Y, Q = \sub_ln703_254_reg_5585).
Adding EN signal on $procdff$3405 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3283$609_Y, Q = \sub_ln703_253_reg_5580).
Adding EN signal on $procdff$3191 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_22_V_read23_reg_4483_pp0_iter2_reg, Q = \data_22_V_read23_reg_4483_pp0_iter3_reg).
Adding EN signal on $procdff$3404 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3281$608_Y, Q = \sub_ln703_252_reg_5575).
Adding EN signal on $procdff$3190 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_22_V_read23_reg_4483_pp0_iter1_reg, Q = \data_22_V_read23_reg_4483_pp0_iter2_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2345 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3189 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_22_V_read23_reg_4483, Q = \data_22_V_read23_reg_4483_pp0_iter1_reg).
Adding EN signal on $procdff$3188 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_22_V_read_int_reg, Q = \data_22_V_read23_reg_4483).
Adding EN signal on $procdff$3063 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_15_V_read, Q = \data_15_V_read_int_reg).
Adding EN signal on $procdff$3403 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3253$594_Y, Q = \sub_ln703_238_reg_5570).
Adding EN signal on $procdff$3402 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3251$593_Y, Q = \sub_ln703_237_reg_5565).
Adding EN signal on $procdff$3401 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3235$585_Y, Q = \sub_ln703_229_reg_5560).
Adding EN signal on $procdff$3400 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2529$244_Y, Q = \add_ln703_307_reg_5555).
Adding EN signal on $procdff$3187 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_23_V_read24_reg_4451_pp0_iter6_reg, Q = \data_23_V_read24_reg_4451_pp0_iter7_reg).
Adding EN signal on $procdff$3399 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2517$238_Y, Q = \add_ln703_301_reg_5550).
Adding EN signal on $procdff$3398 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3207$571_Y, Q = \sub_ln703_215_reg_5545).
Adding EN signal on $procdff$3186 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_23_V_read24_reg_4451_pp0_iter5_reg, Q = \data_23_V_read24_reg_4451_pp0_iter6_reg).
Adding EN signal on $procdff$3397 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3201$568_Y, Q = \sub_ln703_212_reg_5540).
Adding EN signal on $procdff$3185 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_23_V_read24_reg_4451_pp0_iter4_reg, Q = \data_23_V_read24_reg_4451_pp0_iter5_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2372 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3184 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_23_V_read24_reg_4451_pp0_iter3_reg, Q = \data_23_V_read24_reg_4451_pp0_iter4_reg).
Adding EN signal on $procdff$3183 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_23_V_read24_reg_4451_pp0_iter2_reg, Q = \data_23_V_read24_reg_4451_pp0_iter3_reg).
Adding EN signal on $procdff$3396 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3191$563_Y, Q = \sub_ln703_207_reg_5535).
Adding EN signal on $procdff$3395 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2497$228_Y, Q = \add_ln703_291_reg_5530).
Adding EN signal on $procdff$3394 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2489$224_Y, Q = \add_ln703_287_reg_5525).
Adding EN signal on $procdff$3393 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3183$559_Y, Q = \sub_ln703_203_reg_5520).
Adding EN signal on $procdff$3182 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_23_V_read24_reg_4451_pp0_iter1_reg, Q = \data_23_V_read24_reg_4451_pp0_iter2_reg).
Adding EN signal on $procdff$3392 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3177$556_Y, Q = \sub_ln703_200_reg_5515).
Adding EN signal on $procdff$3391 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2561$260_Y, Q = \add_ln703_323_reg_5506).
Adding EN signal on $procdff$3181 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_23_V_read24_reg_4451, Q = \data_23_V_read24_reg_4451_pp0_iter1_reg).
Adding EN signal on $procdff$3390 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3269$602_Y, Q = \sub_ln703_246_reg_5501).
Adding EN signal on $procdff$3180 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_23_V_read_int_reg, Q = \data_23_V_read24_reg_4451).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2399 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3179 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_24_V_read25_reg_4421_pp0_iter6_reg, Q = \data_24_V_read25_reg_4421_pp0_iter7_reg).
Adding EN signal on $procdff$3178 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_24_V_read25_reg_4421_pp0_iter5_reg, Q = \data_24_V_read25_reg_4421_pp0_iter6_reg).
Adding EN signal on $procdff$3228 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_17_V_read_8_reg_4621_pp0_iter3_reg, Q = \data_17_V_read_8_reg_4621_pp0_iter4_reg).
Adding EN signal on $procdff$3389 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2547$253_Y, Q = \add_ln703_316_reg_5496).
Adding EN signal on $procdff$3388 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2543$251_Y, Q = \add_ln703_314_reg_5490).
Adding EN signal on $procdff$3387 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2533$246_Y, Q = \add_ln703_309_reg_5484).
Adding EN signal on $procdff$3386 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2491$225_Y, Q = \add_ln703_288_reg_5475).
Adding EN signal on $procdff$3177 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_24_V_read25_reg_4421_pp0_iter4_reg, Q = \data_24_V_read25_reg_4421_pp0_iter5_reg).
Adding EN signal on $procdff$3385 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3175$555_Y, Q = \sub_ln703_199_reg_5470).
Adding EN signal on $procdff$3384 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3173$554_Y, Q = \sub_ln703_198_reg_5465).
Adding EN signal on $procdff$3176 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_24_V_read25_reg_4421_pp0_iter3_reg, Q = \data_24_V_read25_reg_4421_pp0_iter4_reg).
Adding EN signal on $procdff$3383 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2481$220_Y, Q = \add_ln703_283_reg_5460).
Adding EN signal on $procdff$3175 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_24_V_read25_reg_4421_pp0_iter2_reg, Q = \data_24_V_read25_reg_4421_pp0_iter3_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2426 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3174 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_24_V_read25_reg_4421_pp0_iter1_reg, Q = \data_24_V_read25_reg_4421_pp0_iter2_reg).
Adding EN signal on $procdff$3173 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_24_V_read25_reg_4421, Q = \data_24_V_read25_reg_4421_pp0_iter1_reg).
Adding EN signal on $procdff$3227 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_17_V_read_8_reg_4621_pp0_iter2_reg, Q = \data_17_V_read_8_reg_4621_pp0_iter3_reg).
Adding EN signal on $procdff$3382 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2477$218_Y, Q = \add_ln703_281_reg_5455).
Adding EN signal on $procdff$3381 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3159$547_Y, Q = \sub_ln703_191_reg_5450).
Adding EN signal on $procdff$3380 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3155$545_Y, Q = \sub_ln703_189_reg_5445).
Adding EN signal on $procdff$3379 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3151$543_Y, Q = \sub_ln703_187_reg_5440).
Adding EN signal on $procdff$3172 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_24_V_read_int_reg, Q = \data_24_V_read25_reg_4421).
Adding EN signal on $procdff$3378 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2471$215_Y, Q = \add_ln703_278_reg_5435).
Adding EN signal on $procdff$3377 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2467$213_Y, Q = \add_ln703_276_reg_5430).
Adding EN signal on $procdff$3171 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_25_V_read26_reg_4391_pp0_iter6_reg, Q = \data_25_V_read26_reg_4391_pp0_iter7_reg).
Adding EN signal on $procdff$3376 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3147$541_Y, Q = \sub_ln703_185_reg_5425).
Adding EN signal on $procdff$3170 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_25_V_read26_reg_4391_pp0_iter5_reg, Q = \data_25_V_read26_reg_4391_pp0_iter6_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2453 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3169 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_25_V_read26_reg_4391_pp0_iter4_reg, Q = \data_25_V_read26_reg_4391_pp0_iter5_reg).
Adding EN signal on $procdff$3168 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_25_V_read26_reg_4391_pp0_iter3_reg, Q = \data_25_V_read26_reg_4391_pp0_iter4_reg).
Adding EN signal on $procdff$3226 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_17_V_read_8_reg_4621_pp0_iter1_reg, Q = \data_17_V_read_8_reg_4621_pp0_iter2_reg).
Adding EN signal on $procdff$3375 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2463$211_Y, Q = \add_ln703_274_reg_5420).
Adding EN signal on $procdff$3374 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2451$205_Y, Q = \add_ln703_268_reg_5415).
Adding EN signal on $procdff$3373 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3141$538_Y, Q = \sub_ln703_182_reg_5410).
Adding EN signal on $procdff$3372 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2449$204_Y, Q = \add_ln703_267_reg_5405).
Adding EN signal on $procdff$3167 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_25_V_read26_reg_4391_pp0_iter2_reg, Q = \data_25_V_read26_reg_4391_pp0_iter3_reg).
Adding EN signal on $procdff$3371 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3139$537_Y, Q = \sub_ln703_181_reg_5400).
Adding EN signal on $procdff$3370 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3137$536_Y, Q = \sub_ln703_180_reg_5395).
Adding EN signal on $procdff$3166 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_25_V_read26_reg_4391_pp0_iter1_reg, Q = \data_25_V_read26_reg_4391_pp0_iter2_reg).
Adding EN signal on $procdff$3369 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3129$532_Y, Q = \sub_ln703_176_reg_5390).
Adding EN signal on $procdff$3165 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_25_V_read26_reg_4391, Q = \data_25_V_read26_reg_4391_pp0_iter1_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2480 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3164 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_25_V_read_int_reg, Q = \data_25_V_read26_reg_4391).
Adding EN signal on $procdff$3163 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_26_V_read27_reg_4365_pp0_iter6_reg, Q = \data_26_V_read27_reg_4365_pp0_iter7_reg).
Adding EN signal on $procdff$3225 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_17_V_read_8_reg_4621, Q = \data_17_V_read_8_reg_4621_pp0_iter1_reg).
Adding EN signal on $procdff$3368 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3123$529_Y, Q = \sub_ln703_173_reg_5385).
Adding EN signal on $procdff$3367 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3119$527_Y, Q = \sub_ln703_171_reg_5380).
Adding EN signal on $procdff$3366 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3109$522_Y, Q = \sub_ln703_166_reg_5375).
Adding EN signal on $procdff$3365 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3101$518_Y, Q = \sub_ln703_162_reg_5370).
Adding EN signal on $procdff$3162 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_26_V_read27_reg_4365_pp0_iter5_reg, Q = \data_26_V_read27_reg_4365_pp0_iter6_reg).
Adding EN signal on $procdff$3364 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3099$517_Y, Q = \sub_ln703_161_reg_5365).
Adding EN signal on $procdff$3363 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2437$198_Y, Q = \add_ln703_261_reg_5360).
Adding EN signal on $procdff$3161 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_26_V_read27_reg_4365_pp0_iter4_reg, Q = \data_26_V_read27_reg_4365_pp0_iter5_reg).
Adding EN signal on $procdff$3362 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3085$510_Y, Q = \sub_ln703_154_reg_5355).
Adding EN signal on $procdff$3160 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_26_V_read27_reg_4365_pp0_iter3_reg, Q = \data_26_V_read27_reg_4365_pp0_iter4_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2507 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3159 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_26_V_read27_reg_4365_pp0_iter2_reg, Q = \data_26_V_read27_reg_4365_pp0_iter3_reg).
Adding EN signal on $procdff$3158 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_26_V_read27_reg_4365_pp0_iter1_reg, Q = \data_26_V_read27_reg_4365_pp0_iter2_reg).
Adding EN signal on $procdff$3062 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_14_V_read, Q = \data_14_V_read_int_reg).
Adding EN signal on $procdff$3361 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3075$505_Y, Q = \sub_ln703_149_reg_5350).
Adding EN signal on $procdff$3360 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3067$501_Y, Q = \sub_ln703_145_reg_5345).
Adding EN signal on $procdff$3359 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3065$500_Y, Q = \sub_ln703_144_reg_5340).
Adding EN signal on $procdff$3358 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3063$499_Y, Q = \sub_ln703_143_reg_5335).
Adding EN signal on $procdff$3157 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_26_V_read27_reg_4365, Q = \data_26_V_read27_reg_4365_pp0_iter1_reg).
Adding EN signal on $procdff$3357 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3059$497_Y, Q = \sub_ln703_141_reg_5330).
Adding EN signal on $procdff$3356 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3053$494_Y, Q = \sub_ln703_138_reg_5325).
Adding EN signal on $procdff$3156 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_26_V_read_int_reg, Q = \data_26_V_read27_reg_4365).
Adding EN signal on $procdff$3355 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2407$183_Y, Q = \add_ln703_246_reg_5320).
Adding EN signal on $procdff$3155 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_27_V_read_8_reg_4342_pp0_iter6_reg, Q = \data_27_V_read_8_reg_4342_pp0_iter7_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2534 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3154 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_27_V_read_8_reg_4342_pp0_iter5_reg, Q = \data_27_V_read_8_reg_4342_pp0_iter6_reg).
Adding EN signal on $procdff$3153 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_27_V_read_8_reg_4342_pp0_iter4_reg, Q = \data_27_V_read_8_reg_4342_pp0_iter5_reg).
Adding EN signal on $procdff$3224 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_17_V_read_int_reg, Q = \data_17_V_read_8_reg_4621).
Adding EN signal on $procdff$3354 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2523$241_Y, Q = \add_ln703_304_reg_5314).
Adding EN signal on $procdff$3353 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_272_reg_5304, Q = \add_ln703_272_reg_5304_pp0_iter4_reg).
Adding EN signal on $procdff$3352 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2459$209_Y, Q = \add_ln703_272_reg_5304).
Adding EN signal on $procdff$3351 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2431$195_Y, Q = \add_ln703_258_reg_5295).
Adding EN signal on $procdff$3152 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_27_V_read_8_reg_4342_pp0_iter3_reg, Q = \data_27_V_read_8_reg_4342_pp0_iter4_reg).
Adding EN signal on $procdff$3350 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2417$188_Y, Q = \add_ln703_251_reg_5289).
Adding EN signal on $procdff$3349 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3043$489_Y, Q = \sub_ln703_133_reg_5284).
Adding EN signal on $procdff$3151 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_27_V_read_8_reg_4342_pp0_iter2_reg, Q = \data_27_V_read_8_reg_4342_pp0_iter3_reg).
Adding EN signal on $procdff$3348 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3035$485_Y, Q = \sub_ln703_129_reg_5279).
Adding EN signal on $procdff$3150 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_27_V_read_8_reg_4342_pp0_iter1_reg, Q = \data_27_V_read_8_reg_4342_pp0_iter2_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2561 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3149 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_27_V_read_8_reg_4342, Q = \data_27_V_read_8_reg_4342_pp0_iter1_reg).
Adding EN signal on $procdff$3148 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_27_V_read_int_reg, Q = \data_27_V_read_8_reg_4342).
Adding EN signal on $procdff$3223 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_18_V_read_7_reg_4594_pp0_iter5_reg, Q = \data_18_V_read_7_reg_4594_pp0_iter6_reg).
Adding EN signal on $procdff$3347 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3029$482_Y, Q = \sub_ln703_126_reg_5274).
Adding EN signal on $procdff$3346 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2391$175_Y, Q = \add_ln703_238_reg_5269).
Adding EN signal on $procdff$3345 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2383$171_Y, Q = \add_ln703_234_reg_5264).
Adding EN signal on $procdff$3344 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3011$473_Y, Q = \sub_ln703_117_reg_5259).
Adding EN signal on $procdff$3147 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read_7_reg_4313_pp0_iter7_reg, Q = \data_28_V_read_7_reg_4313_pp0_iter8_reg).
Adding EN signal on $procdff$3343 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3005$470_Y, Q = \sub_ln703_114_reg_5253).
Adding EN signal on $procdff$3342 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3003$469_Y, Q = \sub_ln703_113_reg_5247).
Adding EN signal on $procdff$3146 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read_7_reg_4313_pp0_iter6_reg, Q = \data_28_V_read_7_reg_4313_pp0_iter7_reg).
Adding EN signal on $procdff$3341 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2369$164_Y, Q = \add_ln703_227_reg_5242).
Adding EN signal on $procdff$3145 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read_7_reg_4313_pp0_iter5_reg, Q = \data_28_V_read_7_reg_4313_pp0_iter6_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2588 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3144 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read_7_reg_4313_pp0_iter4_reg, Q = \data_28_V_read_7_reg_4313_pp0_iter5_reg).
Adding EN signal on $procdff$3143 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read_7_reg_4313_pp0_iter3_reg, Q = \data_28_V_read_7_reg_4313_pp0_iter4_reg).
Adding EN signal on $procdff$3061 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_13_V_read, Q = \data_13_V_read_int_reg).
Adding EN signal on $procdff$3340 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2365$162_Y, Q = \add_ln703_225_reg_5237).
Adding EN signal on $procdff$3339 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2361$160_Y, Q = \add_ln703_223_reg_5231).
Adding EN signal on $procdff$3338 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2987$461_Y, Q = \sub_ln703_105_reg_5226).
Adding EN signal on $procdff$3337 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2355$157_Y, Q = \add_ln703_220_reg_5221).
Adding EN signal on $procdff$3142 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read_7_reg_4313_pp0_iter2_reg, Q = \data_28_V_read_7_reg_4313_pp0_iter3_reg).
Adding EN signal on $procdff$3336 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2347$153_Y, Q = \add_ln703_216_reg_5215).
Adding EN signal on $procdff$3335 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3863$899_Y, Q = \sub_ln703_96_reg_5210).
Adding EN signal on $procdff$3141 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read_7_reg_4313_pp0_iter1_reg, Q = \data_28_V_read_7_reg_4313_pp0_iter2_reg).
Adding EN signal on $procdff$3334 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3859$897_Y, Q = \sub_ln703_94_reg_5205).
Adding EN signal on $procdff$3140 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read_7_reg_4313, Q = \data_28_V_read_7_reg_4313_pp0_iter1_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2615 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3139 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_28_V_read_int_reg, Q = \data_28_V_read_7_reg_4313).
Adding EN signal on $procdff$3138 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read_7_reg_4279_pp0_iter7_reg, Q = \data_29_V_read_7_reg_4279_pp0_iter8_reg).
Adding EN signal on $procdff$3222 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_18_V_read_7_reg_4594_pp0_iter4_reg, Q = \data_18_V_read_7_reg_4594_pp0_iter5_reg).
Adding EN signal on $procdff$3333 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3857$896_Y, Q = \sub_ln703_93_reg_5200).
Adding EN signal on $procdff$3332 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2343$151_Y, Q = \add_ln703_214_reg_5194).
Adding EN signal on $procdff$3331 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2341$150_Y, Q = \add_ln703_213_reg_5189).
Adding EN signal on $procdff$3330 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2337$148_Y, Q = \add_ln703_211_reg_5184).
Adding EN signal on $procdff$3137 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read_7_reg_4279_pp0_iter6_reg, Q = \data_29_V_read_7_reg_4279_pp0_iter7_reg).
Adding EN signal on $procdff$3329 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2333$146_Y, Q = \add_ln703_209_reg_5178).
Adding EN signal on $procdff$3328 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3853$894_Y, Q = \sub_ln703_91_reg_5172).
Adding EN signal on $procdff$3136 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read_7_reg_4279_pp0_iter5_reg, Q = \data_29_V_read_7_reg_4279_pp0_iter6_reg).
Adding EN signal on $procdff$3327 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3849$892_Y, Q = \sub_ln703_89_reg_5166).
Adding EN signal on $procdff$3135 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read_7_reg_4279_pp0_iter4_reg, Q = \data_29_V_read_7_reg_4279_pp0_iter5_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2642 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3134 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read_7_reg_4279_pp0_iter3_reg, Q = \data_29_V_read_7_reg_4279_pp0_iter4_reg).
Adding EN signal on $procdff$3133 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read_7_reg_4279_pp0_iter2_reg, Q = \data_29_V_read_7_reg_4279_pp0_iter3_reg).
Adding EN signal on $procdff$3060 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_12_V_read, Q = \data_12_V_read_int_reg).
Adding EN signal on $procdff$3326 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_247_reg_5159, Q = \add_ln703_247_reg_5159_pp0_iter3_reg).
Adding EN signal on $procdff$3325 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2409$184_Y, Q = \add_ln703_247_reg_5159).
Adding EN signal on $procdff$3324 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_233_reg_5149, Q = \add_ln703_233_reg_5149_pp0_iter3_reg).
Adding EN signal on $procdff$3323 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2381$170_Y, Q = \add_ln703_233_reg_5149).
Adding EN signal on $procdff$3132 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read_7_reg_4279_pp0_iter1_reg, Q = \data_29_V_read_7_reg_4279_pp0_iter2_reg).
Adding EN signal on $procdff$3322 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_210_reg_5143, Q = \add_ln703_210_reg_5143_pp0_iter3_reg).
Adding EN signal on $procdff$3321 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2335$147_Y, Q = \add_ln703_210_reg_5143).
Adding EN signal on $procdff$3131 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read_7_reg_4279, Q = \data_29_V_read_7_reg_4279_pp0_iter1_reg).
Adding EN signal on $procdff$3320 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2331$145_Y, Q = \add_ln703_208_reg_5137).
Adding EN signal on $procdff$3130 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_29_V_read_int_reg, Q = \data_29_V_read_7_reg_4279).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2669 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3129 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read31_reg_4250_pp0_iter7_reg, Q = \data_30_V_read31_reg_4250_pp0_iter8_reg).
Adding EN signal on $procdff$3128 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read31_reg_4250_pp0_iter6_reg, Q = \data_30_V_read31_reg_4250_pp0_iter7_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$3047 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3319 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2327$143_Y, Q = \add_ln703_206_reg_5131).
Adding EN signal on $procdff$3318 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3829$882_Y, Q = \sub_ln703_79_reg_5125).
Adding EN signal on $procdff$3317 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2325$142_Y, Q = \add_ln703_205_reg_5119).
Adding EN signal on $procdff$3316 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2321$140_Y, Q = \add_ln703_203_reg_5113).
Adding EN signal on $procdff$3127 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read31_reg_4250_pp0_iter5_reg, Q = \data_30_V_read31_reg_4250_pp0_iter6_reg).
Adding EN signal on $procdff$3315 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_207_reg_5107, Q = \add_ln703_207_reg_5107_pp0_iter2_reg).
Adding EN signal on $procdff$3314 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2329$144_Y, Q = \add_ln703_207_reg_5107).
Adding EN signal on $procdff$3126 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read31_reg_4250_pp0_iter4_reg, Q = \data_30_V_read31_reg_4250_pp0_iter5_reg).
Adding EN signal on $procdff$3313 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_204_reg_5101, Q = \add_ln703_204_reg_5101_pp0_iter2_reg).
Adding EN signal on $procdff$3125 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read31_reg_4250_pp0_iter3_reg, Q = \data_30_V_read31_reg_4250_pp0_iter4_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2696 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3124 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read31_reg_4250_pp0_iter2_reg, Q = \data_30_V_read31_reg_4250_pp0_iter3_reg).
Adding EN signal on $procdff$3123 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read31_reg_4250_pp0_iter1_reg, Q = \data_30_V_read31_reg_4250_pp0_iter2_reg).
Adding EN signal on $procdff$3048 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_0_V_read, Q = \data_0_V_read_int_reg).
Adding EN signal on $procdff$3312 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2323$141_Y, Q = \add_ln703_204_reg_5101).
Adding EN signal on $procdff$3311 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_202_reg_5096, Q = \add_ln703_202_reg_5096_pp0_iter2_reg).
Adding EN signal on $procdff$3310 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2319$139_Y, Q = \add_ln703_202_reg_5096).
Adding EN signal on $procdff$3309 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_201_reg_5090, Q = \add_ln703_201_reg_5090_pp0_iter2_reg).
Adding EN signal on $procdff$3122 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read31_reg_4250, Q = \data_30_V_read31_reg_4250_pp0_iter1_reg).
Adding EN signal on $procdff$3308 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2317$138_Y, Q = \add_ln703_201_reg_5090).
Adding EN signal on $procdff$3307 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3825$880_Y, Q = \sub_ln703_77_reg_5084).
Adding EN signal on $procdff$3121 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_30_V_read_int_reg, Q = \data_30_V_read31_reg_4250).
Adding EN signal on $procdff$3306 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \add_ln703_200_reg_5077, Q = \add_ln703_200_reg_5077_pp0_iter2_reg).
Adding EN signal on $procdff$3120 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read32_reg_4221_pp0_iter7_reg, Q = \data_31_V_read32_reg_4221_pp0_iter8_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2723 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3119 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read32_reg_4221_pp0_iter6_reg, Q = \data_31_V_read32_reg_4221_pp0_iter7_reg).
Adding EN signal on $procdff$3118 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read32_reg_4221_pp0_iter5_reg, Q = \data_31_V_read32_reg_4221_pp0_iter6_reg).
Adding EN signal on $procdff$3049 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_1_V_read, Q = \data_1_V_read_int_reg).
Adding EN signal on $procdff$3305 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2315$137_Y, Q = \add_ln703_200_reg_5077).
Adding EN signal on $procdff$3304 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \sub_ln703_76_reg_5071, Q = \sub_ln703_76_reg_5071_pp0_iter2_reg).
Adding EN signal on $procdff$3303 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3823$879_Y, Q = \sub_ln703_76_reg_5071).
Adding EN signal on $procdff$3302 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \sub_ln703_74_reg_5065, Q = \sub_ln703_74_reg_5065_pp0_iter2_reg).
Adding EN signal on $procdff$3117 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read32_reg_4221_pp0_iter4_reg, Q = \data_31_V_read32_reg_4221_pp0_iter5_reg).
Adding EN signal on $procdff$3301 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3819$877_Y, Q = \sub_ln703_74_reg_5065).
Adding EN signal on $procdff$3300 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3817$876_Y, Q = \sub_ln703_73_reg_5059).
Adding EN signal on $procdff$3116 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read32_reg_4221_pp0_iter3_reg, Q = \data_31_V_read32_reg_4221_pp0_iter4_reg).
Adding EN signal on $procdff$3299 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2951$455_Y, Q = \add_ln703_reg_5052).
Adding EN signal on $procdff$3115 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read32_reg_4221_pp0_iter2_reg, Q = \data_31_V_read32_reg_4221_pp0_iter3_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2750 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3114 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read32_reg_4221_pp0_iter1_reg, Q = \data_31_V_read32_reg_4221_pp0_iter2_reg).
Adding EN signal on $procdff$3113 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read32_reg_4221, Q = \data_31_V_read32_reg_4221_pp0_iter1_reg).
Adding EN signal on $procdff$3050 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_2_V_read, Q = \data_2_V_read_int_reg).
Adding EN signal on $procdff$3298 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:3871$903_Y, Q = \sub_ln703_reg_5046).
Adding EN signal on $procdff$3297 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_2_V_read_int_reg, Q = \data_2_V_read_9_reg_5035).
Adding EN signal on $procdff$3296 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_3_V_read_9_reg_5019_pp0_iter1_reg, Q = \data_3_V_read_9_reg_5019_pp0_iter2_reg).
Adding EN signal on $procdff$3295 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_3_V_read_9_reg_5019, Q = \data_3_V_read_9_reg_5019_pp0_iter1_reg).
Adding EN signal on $procdff$3112 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_31_V_read_int_reg, Q = \data_31_V_read32_reg_4221).
Adding EN signal on $procdff$3294 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_3_V_read_int_reg, Q = \data_3_V_read_9_reg_5019).
Adding EN signal on $procdff$3293 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_4_V_read_9_reg_4998_pp0_iter1_reg, Q = \data_4_V_read_9_reg_4998_pp0_iter2_reg).
Adding EN signal on $procdff$3292 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_4_V_read_9_reg_4998, Q = \data_4_V_read_9_reg_4998_pp0_iter1_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2777 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3051 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_3_V_read, Q = \data_3_V_read_int_reg).
Adding EN signal on $procdff$3291 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_4_V_read_int_reg, Q = \data_4_V_read_9_reg_4998).
Adding EN signal on $procdff$3290 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_5_V_read_8_reg_4969_pp0_iter2_reg, Q = \data_5_V_read_8_reg_4969_pp0_iter3_reg).
Adding EN signal on $procdff$3289 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_5_V_read_8_reg_4969_pp0_iter1_reg, Q = \data_5_V_read_8_reg_4969_pp0_iter2_reg).
Adding EN signal on $procdff$3288 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_5_V_read_8_reg_4969, Q = \data_5_V_read_8_reg_4969_pp0_iter1_reg).
Adding EN signal on $procdff$3287 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_5_V_read_int_reg, Q = \data_5_V_read_8_reg_4969).
Adding EN signal on $procdff$3286 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_6_V_read_8_reg_4944_pp0_iter2_reg, Q = \data_6_V_read_8_reg_4944_pp0_iter3_reg).
Adding EN signal on $procdff$3285 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_6_V_read_8_reg_4944_pp0_iter1_reg, Q = \data_6_V_read_8_reg_4944_pp0_iter2_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2804 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3052 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_4_V_read, Q = \data_4_V_read_int_reg).
Adding EN signal on $procdff$3284 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_6_V_read_8_reg_4944, Q = \data_6_V_read_8_reg_4944_pp0_iter1_reg).
Adding EN signal on $procdff$3283 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_6_V_read_int_reg, Q = \data_6_V_read_8_reg_4944).
Adding EN signal on $procdff$3282 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_7_V_read_8_reg_4916_pp0_iter2_reg, Q = \data_7_V_read_8_reg_4916_pp0_iter3_reg).
Adding EN signal on $procdff$3281 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_7_V_read_8_reg_4916_pp0_iter1_reg, Q = \data_7_V_read_8_reg_4916_pp0_iter2_reg).
Adding EN signal on $procdff$3280 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_7_V_read_8_reg_4916, Q = \data_7_V_read_8_reg_4916_pp0_iter1_reg).
Adding EN signal on $procdff$3279 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_7_V_read_int_reg, Q = \data_7_V_read_8_reg_4916).
Adding EN signal on $procdff$3278 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_8_V_read_7_reg_4887_pp0_iter2_reg, Q = \data_8_V_read_7_reg_4887_pp0_iter3_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2831 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3053 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_5_V_read, Q = \data_5_V_read_int_reg).
Adding EN signal on $procdff$3277 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_8_V_read_7_reg_4887_pp0_iter1_reg, Q = \data_8_V_read_7_reg_4887_pp0_iter2_reg).
Adding EN signal on $procdff$3276 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_8_V_read_7_reg_4887, Q = \data_8_V_read_7_reg_4887_pp0_iter1_reg).
Adding EN signal on $procdff$3275 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_8_V_read_int_reg, Q = \data_8_V_read_7_reg_4887).
Adding EN signal on $procdff$3274 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_9_V_read_7_reg_4859_pp0_iter3_reg, Q = \data_9_V_read_7_reg_4859_pp0_iter4_reg).
Adding EN signal on $procdff$3273 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_9_V_read_7_reg_4859_pp0_iter2_reg, Q = \data_9_V_read_7_reg_4859_pp0_iter3_reg).
Adding EN signal on $procdff$3272 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_9_V_read_7_reg_4859_pp0_iter1_reg, Q = \data_9_V_read_7_reg_4859_pp0_iter2_reg).
Adding EN signal on $procdff$3271 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_9_V_read_7_reg_4859, Q = \data_9_V_read_7_reg_4859_pp0_iter1_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2858 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).
Adding EN signal on $procdff$3054 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_6_V_read, Q = \data_6_V_read_int_reg).
Adding EN signal on $procdff$3270 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_9_V_read_int_reg, Q = \data_9_V_read_7_reg_4859).
Adding EN signal on $procdff$3269 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_10_V_read11_reg_4832_pp0_iter3_reg, Q = \data_10_V_read11_reg_4832_pp0_iter4_reg).
Adding EN signal on $procdff$3268 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_10_V_read11_reg_4832_pp0_iter2_reg, Q = \data_10_V_read11_reg_4832_pp0_iter3_reg).
Adding EN signal on $procdff$3267 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_10_V_read11_reg_4832_pp0_iter1_reg, Q = \data_10_V_read11_reg_4832_pp0_iter2_reg).
Adding EN signal on $procdff$3266 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_10_V_read11_reg_4832, Q = \data_10_V_read11_reg_4832_pp0_iter1_reg).
Adding EN signal on $procdff$3265 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_10_V_read_int_reg, Q = \data_10_V_read11_reg_4832).
Adding EN signal on $procdff$3264 ($dff) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (D = \data_11_V_read12_reg_4808_pp0_iter3_reg, Q = \data_11_V_read12_reg_4808_pp0_iter4_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$2885 ($dlatch) from module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (changing to combinatorial circuit).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2..
Removed 465 unused cells and 3060 unused wires.
<suppressed ~466 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 ===

   Number of wires:               1374
   Number of wire bits:          21744
   Number of public wires:        1374
   Number of public wire bits:   21744
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1327
     $add                         5424
     $dff                          513
     $dffe                        7424
     $mux                          512
     $sub                         7344

End of script. Logfile hash: 011cd9ead2, CPU: user 1.58s system 0.02s, MEM: 53.40 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 19% 4x opt_expr (0 sec), 16% 1x proc_mux (0 sec), ...
