{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604991420509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604991420509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 14:57:00 2020 " "Processing started: Tue Nov 10 14:57:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604991420509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604991420509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs -c cs " "Command: quartus_map --read_settings_files=on --write_settings_files=off cs -c cs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604991420509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1604991420696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cs " "Found entity 1: cs" {  } { { "cs.bdf" "" { Schematic "D:/wx19030419wjw19074104/shiyan5tuozhan/cs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604991420727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604991420727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cs " "Elaborating entity \"cs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604991420759 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "pin_name1 " "Found inconsistent dimensions for element \"pin_name1\"" {  } { { "cs.bdf" "" { Schematic "D:/wx19030419wjw19074104/shiyan5tuozhan/cs.bdf" { { 248 224 400 264 "pin_name1\[4..1\]" "" } { 408 240 416 424 "pin_name1" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604991420759 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pin_name1 " "Converted elements in bus name \"pin_name1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pin_name1\[4..1\] pin_name14..1 " "Converted element name(s) from \"pin_name1\[4..1\]\" to \"pin_name14..1\"" {  } { { "cs.bdf" "" { Schematic "D:/wx19030419wjw19074104/shiyan5tuozhan/cs.bdf" { { 248 224 400 264 "pin_name1\[4..1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604991420759 ""}  } { { "cs.bdf" "" { Schematic "D:/wx19030419wjw19074104/shiyan5tuozhan/cs.bdf" { { 248 224 400 264 "pin_name1\[4..1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1604991420759 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shiyan3.v(25) " "Verilog HDL warning at shiyan3.v(25): extended using \"x\" or \"z\"" {  } { { "shiyan3.v" "" { Text "D:/wx19030419wjw19074104/shiyan5tuozhan/shiyan3.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1604991420759 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "shiyan3.v(27) " "Verilog HDL warning at shiyan3.v(27): extended using \"x\" or \"z\"" {  } { { "shiyan3.v" "" { Text "D:/wx19030419wjw19074104/shiyan5tuozhan/shiyan3.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1604991420759 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiyan3.v 1 1 " "Using design file shiyan3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shiyan3 " "Found entity 1: shiyan3" {  } { { "shiyan3.v" "" { Text "D:/wx19030419wjw19074104/shiyan5tuozhan/shiyan3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604991420759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604991420759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiyan3 shiyan3:inst " "Elaborating entity \"shiyan3\" for hierarchy \"shiyan3:inst\"" {  } { { "cs.bdf" "inst" { Schematic "D:/wx19030419wjw19074104/shiyan5tuozhan/cs.bdf" { { 160 960 1136 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604991420759 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dlatchxingweiwxwjw.v 1 1 " "Using design file dlatchxingweiwxwjw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Dlatchxingweiwxwjw " "Found entity 1: Dlatchxingweiwxwjw" {  } { { "dlatchxingweiwxwjw.v" "" { Text "D:/wx19030419wjw19074104/shiyan5tuozhan/dlatchxingweiwxwjw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604991420759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604991420759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dlatchxingweiwxwjw Dlatchxingweiwxwjw:inst2 " "Elaborating entity \"Dlatchxingweiwxwjw\" for hierarchy \"Dlatchxingweiwxwjw:inst2\"" {  } { { "cs.bdf" "inst2" { Schematic "D:/wx19030419wjw19074104/shiyan5tuozhan/cs.bdf" { { 296 648 808 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604991420759 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q dlatchxingweiwxwjw.v(6) " "Verilog HDL Always Construct warning at dlatchxingweiwxwjw.v(6): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "dlatchxingweiwxwjw.v" "" { Text "D:/wx19030419wjw19074104/shiyan5tuozhan/dlatchxingweiwxwjw.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1604991420759 "|cs|Dlatchxingweiwxwjw:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] dlatchxingweiwxwjw.v(8) " "Inferred latch for \"Q\[1\]\" at dlatchxingweiwxwjw.v(8)" {  } { { "dlatchxingweiwxwjw.v" "" { Text "D:/wx19030419wjw19074104/shiyan5tuozhan/dlatchxingweiwxwjw.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604991420759 "|cs|Dlatchxingweiwxwjw:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] dlatchxingweiwxwjw.v(8) " "Inferred latch for \"Q\[2\]\" at dlatchxingweiwxwjw.v(8)" {  } { { "dlatchxingweiwxwjw.v" "" { Text "D:/wx19030419wjw19074104/shiyan5tuozhan/dlatchxingweiwxwjw.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604991420759 "|cs|Dlatchxingweiwxwjw:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] dlatchxingweiwxwjw.v(8) " "Inferred latch for \"Q\[3\]\" at dlatchxingweiwxwjw.v(8)" {  } { { "dlatchxingweiwxwjw.v" "" { Text "D:/wx19030419wjw19074104/shiyan5tuozhan/dlatchxingweiwxwjw.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604991420759 "|cs|Dlatchxingweiwxwjw:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] dlatchxingweiwxwjw.v(8) " "Inferred latch for \"Q\[4\]\" at dlatchxingweiwxwjw.v(8)" {  } { { "dlatchxingweiwxwjw.v" "" { Text "D:/wx19030419wjw19074104/shiyan5tuozhan/dlatchxingweiwxwjw.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1604991420759 "|cs|Dlatchxingweiwxwjw:inst2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1604991421211 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/wx19030419wjw19074104/shiyan5tuozhan/output_files/cs.map.smsg " "Generated suppressed messages file D:/wx19030419wjw19074104/shiyan5tuozhan/output_files/cs.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604991421320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604991421383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604991421383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604991421398 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604991421398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604991421398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604991421398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604991421414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 14:57:01 2020 " "Processing ended: Tue Nov 10 14:57:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604991421414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604991421414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604991421414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604991421414 ""}
