#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d6c390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d6c520 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1d771f0 .functor NOT 1, L_0x1da1a00, C4<0>, C4<0>, C4<0>;
L_0x1da1790 .functor XOR 1, L_0x1da1630, L_0x1da16f0, C4<0>, C4<0>;
L_0x1da18f0 .functor XOR 1, L_0x1da1790, L_0x1da1850, C4<0>, C4<0>;
v0x1d9de30_0 .net *"_ivl_10", 0 0, L_0x1da1850;  1 drivers
v0x1d9df30_0 .net *"_ivl_12", 0 0, L_0x1da18f0;  1 drivers
v0x1d9e010_0 .net *"_ivl_2", 0 0, L_0x1da0ac0;  1 drivers
v0x1d9e0d0_0 .net *"_ivl_4", 0 0, L_0x1da1630;  1 drivers
v0x1d9e1b0_0 .net *"_ivl_6", 0 0, L_0x1da16f0;  1 drivers
v0x1d9e2e0_0 .net *"_ivl_8", 0 0, L_0x1da1790;  1 drivers
v0x1d9e3c0_0 .net "a", 0 0, v0x1d9b760_0;  1 drivers
v0x1d9e460_0 .net "b", 0 0, v0x1d9b800_0;  1 drivers
v0x1d9e500_0 .net "c", 0 0, v0x1d9b8a0_0;  1 drivers
v0x1d9e5a0_0 .var "clk", 0 0;
v0x1d9e640_0 .net "d", 0 0, v0x1d9ba10_0;  1 drivers
v0x1d9e6e0_0 .net "out_dut", 0 0, L_0x1da13f0;  1 drivers
v0x1d9e780_0 .net "out_ref", 0 0, L_0x1d9f750;  1 drivers
v0x1d9e820_0 .var/2u "stats1", 159 0;
v0x1d9e8c0_0 .var/2u "strobe", 0 0;
v0x1d9e960_0 .net "tb_match", 0 0, L_0x1da1a00;  1 drivers
v0x1d9ea20_0 .net "tb_mismatch", 0 0, L_0x1d771f0;  1 drivers
v0x1d9ebf0_0 .net "wavedrom_enable", 0 0, v0x1d9bb00_0;  1 drivers
v0x1d9ec90_0 .net "wavedrom_title", 511 0, v0x1d9bba0_0;  1 drivers
L_0x1da0ac0 .concat [ 1 0 0 0], L_0x1d9f750;
L_0x1da1630 .concat [ 1 0 0 0], L_0x1d9f750;
L_0x1da16f0 .concat [ 1 0 0 0], L_0x1da13f0;
L_0x1da1850 .concat [ 1 0 0 0], L_0x1d9f750;
L_0x1da1a00 .cmp/eeq 1, L_0x1da0ac0, L_0x1da18f0;
S_0x1d6c6b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1d6c520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d6ce30 .functor NOT 1, v0x1d9b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d77ab0 .functor NOT 1, v0x1d9b800_0, C4<0>, C4<0>, C4<0>;
L_0x1d9eea0 .functor AND 1, L_0x1d6ce30, L_0x1d77ab0, C4<1>, C4<1>;
L_0x1d9ef40 .functor NOT 1, v0x1d9ba10_0, C4<0>, C4<0>, C4<0>;
L_0x1d9f070 .functor NOT 1, v0x1d9b760_0, C4<0>, C4<0>, C4<0>;
L_0x1d9f170 .functor AND 1, L_0x1d9ef40, L_0x1d9f070, C4<1>, C4<1>;
L_0x1d9f250 .functor OR 1, L_0x1d9eea0, L_0x1d9f170, C4<0>, C4<0>;
L_0x1d9f310 .functor AND 1, v0x1d9b760_0, v0x1d9b8a0_0, C4<1>, C4<1>;
L_0x1d9f3d0 .functor AND 1, L_0x1d9f310, v0x1d9ba10_0, C4<1>, C4<1>;
L_0x1d9f490 .functor OR 1, L_0x1d9f250, L_0x1d9f3d0, C4<0>, C4<0>;
L_0x1d9f600 .functor AND 1, v0x1d9b800_0, v0x1d9b8a0_0, C4<1>, C4<1>;
L_0x1d9f670 .functor AND 1, L_0x1d9f600, v0x1d9ba10_0, C4<1>, C4<1>;
L_0x1d9f750 .functor OR 1, L_0x1d9f490, L_0x1d9f670, C4<0>, C4<0>;
v0x1d77460_0 .net *"_ivl_0", 0 0, L_0x1d6ce30;  1 drivers
v0x1d77500_0 .net *"_ivl_10", 0 0, L_0x1d9f170;  1 drivers
v0x1d99f50_0 .net *"_ivl_12", 0 0, L_0x1d9f250;  1 drivers
v0x1d9a010_0 .net *"_ivl_14", 0 0, L_0x1d9f310;  1 drivers
v0x1d9a0f0_0 .net *"_ivl_16", 0 0, L_0x1d9f3d0;  1 drivers
v0x1d9a220_0 .net *"_ivl_18", 0 0, L_0x1d9f490;  1 drivers
v0x1d9a300_0 .net *"_ivl_2", 0 0, L_0x1d77ab0;  1 drivers
v0x1d9a3e0_0 .net *"_ivl_20", 0 0, L_0x1d9f600;  1 drivers
v0x1d9a4c0_0 .net *"_ivl_22", 0 0, L_0x1d9f670;  1 drivers
v0x1d9a5a0_0 .net *"_ivl_4", 0 0, L_0x1d9eea0;  1 drivers
v0x1d9a680_0 .net *"_ivl_6", 0 0, L_0x1d9ef40;  1 drivers
v0x1d9a760_0 .net *"_ivl_8", 0 0, L_0x1d9f070;  1 drivers
v0x1d9a840_0 .net "a", 0 0, v0x1d9b760_0;  alias, 1 drivers
v0x1d9a900_0 .net "b", 0 0, v0x1d9b800_0;  alias, 1 drivers
v0x1d9a9c0_0 .net "c", 0 0, v0x1d9b8a0_0;  alias, 1 drivers
v0x1d9aa80_0 .net "d", 0 0, v0x1d9ba10_0;  alias, 1 drivers
v0x1d9ab40_0 .net "out", 0 0, L_0x1d9f750;  alias, 1 drivers
S_0x1d9aca0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1d6c520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d9b760_0 .var "a", 0 0;
v0x1d9b800_0 .var "b", 0 0;
v0x1d9b8a0_0 .var "c", 0 0;
v0x1d9b970_0 .net "clk", 0 0, v0x1d9e5a0_0;  1 drivers
v0x1d9ba10_0 .var "d", 0 0;
v0x1d9bb00_0 .var "wavedrom_enable", 0 0;
v0x1d9bba0_0 .var "wavedrom_title", 511 0;
S_0x1d9af40 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d9aca0;
 .timescale -12 -12;
v0x1d9b1a0_0 .var/2s "count", 31 0;
E_0x1d67270/0 .event negedge, v0x1d9b970_0;
E_0x1d67270/1 .event posedge, v0x1d9b970_0;
E_0x1d67270 .event/or E_0x1d67270/0, E_0x1d67270/1;
E_0x1d674c0 .event negedge, v0x1d9b970_0;
E_0x1d519f0 .event posedge, v0x1d9b970_0;
S_0x1d9b2a0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d9aca0;
 .timescale -12 -12;
v0x1d9b4a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d9b580 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d9aca0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d9bd00 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1d6c520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d9f8b0 .functor NOT 1, v0x1d9b760_0, C4<0>, C4<0>, C4<0>;
L_0x1d9f920 .functor NOT 1, v0x1d9b800_0, C4<0>, C4<0>, C4<0>;
L_0x1d9f9b0 .functor AND 1, L_0x1d9f8b0, L_0x1d9f920, C4<1>, C4<1>;
L_0x1d9fac0 .functor AND 1, L_0x1d9f9b0, v0x1d9b8a0_0, C4<1>, C4<1>;
L_0x1d9fbb0 .functor NOT 1, v0x1d9b760_0, C4<0>, C4<0>, C4<0>;
L_0x1d9fc20 .functor AND 1, L_0x1d9fbb0, v0x1d9b800_0, C4<1>, C4<1>;
L_0x1d9fd20 .functor AND 1, L_0x1d9fc20, v0x1d9b8a0_0, C4<1>, C4<1>;
L_0x1d9fef0 .functor OR 1, L_0x1d9fac0, L_0x1d9fd20, C4<0>, C4<0>;
L_0x1da0050 .functor NOT 1, v0x1d9b800_0, C4<0>, C4<0>, C4<0>;
L_0x1da01d0 .functor AND 1, v0x1d9b760_0, L_0x1da0050, C4<1>, C4<1>;
L_0x1da0400 .functor NOT 1, v0x1d9b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1da0470 .functor AND 1, L_0x1da01d0, L_0x1da0400, C4<1>, C4<1>;
L_0x1da05a0 .functor NOT 1, v0x1d9ba10_0, C4<0>, C4<0>, C4<0>;
L_0x1da0610 .functor AND 1, L_0x1da0470, L_0x1da05a0, C4<1>, C4<1>;
L_0x1da0530 .functor OR 1, L_0x1d9fef0, L_0x1da0610, C4<0>, C4<0>;
L_0x1da0840 .functor NOT 1, v0x1d9b800_0, C4<0>, C4<0>, C4<0>;
L_0x1da0940 .functor AND 1, v0x1d9b760_0, L_0x1da0840, C4<1>, C4<1>;
L_0x1da0a00 .functor AND 1, L_0x1da0940, v0x1d9b8a0_0, C4<1>, C4<1>;
L_0x1da0b60 .functor NOT 1, v0x1d9ba10_0, C4<0>, C4<0>, C4<0>;
L_0x1da0ce0 .functor AND 1, L_0x1da0a00, L_0x1da0b60, C4<1>, C4<1>;
L_0x1da0ea0 .functor OR 1, L_0x1da0530, L_0x1da0ce0, C4<0>, C4<0>;
L_0x1da0fb0 .functor NOT 1, v0x1d9b800_0, C4<0>, C4<0>, C4<0>;
L_0x1da10e0 .functor AND 1, v0x1d9b760_0, L_0x1da0fb0, C4<1>, C4<1>;
L_0x1da11a0 .functor AND 1, L_0x1da10e0, v0x1d9b8a0_0, C4<1>, C4<1>;
L_0x1da1330 .functor AND 1, L_0x1da11a0, v0x1d9ba10_0, C4<1>, C4<1>;
L_0x1da13f0 .functor OR 1, L_0x1da0ea0, L_0x1da1330, C4<0>, C4<0>;
v0x1d9bff0_0 .net *"_ivl_0", 0 0, L_0x1d9f8b0;  1 drivers
v0x1d9c0d0_0 .net *"_ivl_10", 0 0, L_0x1d9fc20;  1 drivers
v0x1d9c1b0_0 .net *"_ivl_12", 0 0, L_0x1d9fd20;  1 drivers
v0x1d9c2a0_0 .net *"_ivl_14", 0 0, L_0x1d9fef0;  1 drivers
v0x1d9c380_0 .net *"_ivl_16", 0 0, L_0x1da0050;  1 drivers
v0x1d9c4b0_0 .net *"_ivl_18", 0 0, L_0x1da01d0;  1 drivers
v0x1d9c590_0 .net *"_ivl_2", 0 0, L_0x1d9f920;  1 drivers
v0x1d9c670_0 .net *"_ivl_20", 0 0, L_0x1da0400;  1 drivers
v0x1d9c750_0 .net *"_ivl_22", 0 0, L_0x1da0470;  1 drivers
v0x1d9c830_0 .net *"_ivl_24", 0 0, L_0x1da05a0;  1 drivers
v0x1d9c910_0 .net *"_ivl_26", 0 0, L_0x1da0610;  1 drivers
v0x1d9c9f0_0 .net *"_ivl_28", 0 0, L_0x1da0530;  1 drivers
v0x1d9cad0_0 .net *"_ivl_30", 0 0, L_0x1da0840;  1 drivers
v0x1d9cbb0_0 .net *"_ivl_32", 0 0, L_0x1da0940;  1 drivers
v0x1d9cc90_0 .net *"_ivl_34", 0 0, L_0x1da0a00;  1 drivers
v0x1d9cd70_0 .net *"_ivl_36", 0 0, L_0x1da0b60;  1 drivers
v0x1d9ce50_0 .net *"_ivl_38", 0 0, L_0x1da0ce0;  1 drivers
v0x1d9d040_0 .net *"_ivl_4", 0 0, L_0x1d9f9b0;  1 drivers
v0x1d9d120_0 .net *"_ivl_40", 0 0, L_0x1da0ea0;  1 drivers
v0x1d9d200_0 .net *"_ivl_42", 0 0, L_0x1da0fb0;  1 drivers
v0x1d9d2e0_0 .net *"_ivl_44", 0 0, L_0x1da10e0;  1 drivers
v0x1d9d3c0_0 .net *"_ivl_46", 0 0, L_0x1da11a0;  1 drivers
v0x1d9d4a0_0 .net *"_ivl_48", 0 0, L_0x1da1330;  1 drivers
v0x1d9d580_0 .net *"_ivl_6", 0 0, L_0x1d9fac0;  1 drivers
v0x1d9d660_0 .net *"_ivl_8", 0 0, L_0x1d9fbb0;  1 drivers
v0x1d9d740_0 .net "a", 0 0, v0x1d9b760_0;  alias, 1 drivers
v0x1d9d7e0_0 .net "b", 0 0, v0x1d9b800_0;  alias, 1 drivers
v0x1d9d8d0_0 .net "c", 0 0, v0x1d9b8a0_0;  alias, 1 drivers
v0x1d9d9c0_0 .net "d", 0 0, v0x1d9ba10_0;  alias, 1 drivers
v0x1d9dab0_0 .net "out", 0 0, L_0x1da13f0;  alias, 1 drivers
S_0x1d9dc10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1d6c520;
 .timescale -12 -12;
E_0x1d67010 .event anyedge, v0x1d9e8c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d9e8c0_0;
    %nor/r;
    %assign/vec4 v0x1d9e8c0_0, 0;
    %wait E_0x1d67010;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d9aca0;
T_3 ;
    %fork t_1, S_0x1d9af40;
    %jmp t_0;
    .scope S_0x1d9af40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d9b1a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d9ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d9b8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d9b800_0, 0;
    %assign/vec4 v0x1d9b760_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d519f0;
    %load/vec4 v0x1d9b1a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d9b1a0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d9ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d9b8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d9b800_0, 0;
    %assign/vec4 v0x1d9b760_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d674c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d9b580;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d67270;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d9b760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d9b800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d9b8a0_0, 0;
    %assign/vec4 v0x1d9ba10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d9aca0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d6c520;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9e5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9e8c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d6c520;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d9e5a0_0;
    %inv;
    %store/vec4 v0x1d9e5a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d6c520;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d9b970_0, v0x1d9ea20_0, v0x1d9e3c0_0, v0x1d9e460_0, v0x1d9e500_0, v0x1d9e640_0, v0x1d9e780_0, v0x1d9e6e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d6c520;
T_7 ;
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d6c520;
T_8 ;
    %wait E_0x1d67270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9e820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9e820_0, 4, 32;
    %load/vec4 v0x1d9e960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9e820_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9e820_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9e820_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d9e780_0;
    %load/vec4 v0x1d9e780_0;
    %load/vec4 v0x1d9e6e0_0;
    %xor;
    %load/vec4 v0x1d9e780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9e820_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d9e820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9e820_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/kmap2/iter1/response1/top_module.sv";
