$date
	Tue May 18 18:35:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mem_tb $end
$var wire 8 ! mem_out [7:0] $end
$var wire 8 " main_out [7:0] $end
$var wire 1 # main_en $end
$var reg 16 $ addr_in [15:0] $end
$var reg 1 % clk $end
$var reg 8 & main_in [7:0] $end
$var reg 1 ' mem_assert_main $end
$var reg 1 ( mem_busdir $end
$var reg 1 ) mem_load_main $end
$scope module mem1 $end
$var wire 16 * addr_in [15:0] $end
$var wire 1 ' assert_main $end
$var wire 1 ( bus_dir $end
$var wire 1 % clk $end
$var wire 1 ) load_main $end
$var wire 1 # main_en $end
$var wire 8 + main_in [7:0] $end
$var wire 8 , main_out [7:0] $end
$var wire 8 - bus_out [7:0] $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000000000 .
b0 -
b0 ,
b11111111 +
b0 *
1)
1(
1'
b11111111 &
0%
b0 $
0#
b0 "
b0 !
$end
#1000
1%
#2000
0%
b10101010 !
b10101010 -
0)
b10101010 &
b10101010 +
b1000000000000000 $
b1000000000000000 *
0(
#3000
b10101010 "
b10101010 ,
1%
1)
#4000
0%
#5000
1%
1#
0'
1(
#6000
0%
#7000
1%
#8000
0%
#9000
1%
0#
b1010101 !
b1010101 -
b1010101 &
b1010101 +
b1010101 "
b1010101 ,
b1000000000000001 $
b1000000000000001 *
0(
#10000
0%
0)
#11000
1%
1)
#12000
0%
#13000
1%
1#
1(
#14000
0%
#15000
1%
#16000
0%
#17000
1%
b10101010 !
b10101010 -
b10101010 "
b10101010 ,
b1000000000000000 $
b1000000000000000 *
#18000
0%
#19000
1%
#20000
0%
#21000
1%
0#
1'
#22000
0%
#23000
1%
#24000
0%
#25000
1%
#26000
0%
#27000
1%
#28000
0%
#29000
1%
#30000
0%
#31000
1%
#32000
0%
#33000
1%
