Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:36:50 MST 2014
| Date              : Tue Feb 13 09:51:10 2018
| Host              : smetana running 32-bit Scientific Linux release 6.6 (Carbon)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file IMPULSE_COUNT_timing_summary_routed.rpt -rpx IMPULSE_COUNT_timing_summary_routed.rpx
| Design            : IMPULSE_COUNT
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.891        0.000                      0                  110        0.094        0.000                      0                  110        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.891        0.000                      0                  110        0.094        0.000                      0                  110        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 b1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.684ns (24.424%)  route 2.117ns (75.576%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.322     4.058    CLK_IBUF_BUFG
    SLICE_X2Y96                                                       r  b1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.393     4.451 f  b1_reg[8]/Q
                         net (fo=4, routed)           0.808     5.259    n_0_b1_reg[8]
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.097     5.356 r  b1[0]_i_7/O
                         net (fo=1, routed)           0.487     5.843    n_0_b1[0]_i_7
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.097     5.940 r  b1[0]_i_2/O
                         net (fo=6, routed)           0.700     6.640    b11
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.097     6.737 r  cpt[3]_i_1/O
                         net (fo=4, routed)           0.121     6.858    n_0_cpt[3]_i_1
    SLICE_X0Y102         FDCE                                         r  cpt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X0Y102                                                      r  cpt_reg[0]/C
                         clock pessimism              0.145    13.934    
                         clock uncertainty           -0.035    13.899    
    SLICE_X0Y102         FDCE (Setup_fdce_C_CE)      -0.150    13.749    cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 b1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.684ns (24.424%)  route 2.117ns (75.576%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.322     4.058    CLK_IBUF_BUFG
    SLICE_X2Y96                                                       r  b1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.393     4.451 f  b1_reg[8]/Q
                         net (fo=4, routed)           0.808     5.259    n_0_b1_reg[8]
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.097     5.356 r  b1[0]_i_7/O
                         net (fo=1, routed)           0.487     5.843    n_0_b1[0]_i_7
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.097     5.940 r  b1[0]_i_2/O
                         net (fo=6, routed)           0.700     6.640    b11
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.097     6.737 r  cpt[3]_i_1/O
                         net (fo=4, routed)           0.121     6.858    n_0_cpt[3]_i_1
    SLICE_X0Y102         FDCE                                         r  cpt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X0Y102                                                      r  cpt_reg[1]/C
                         clock pessimism              0.145    13.934    
                         clock uncertainty           -0.035    13.899    
    SLICE_X0Y102         FDCE (Setup_fdce_C_CE)      -0.150    13.749    cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 b1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.684ns (24.424%)  route 2.117ns (75.576%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.322     4.058    CLK_IBUF_BUFG
    SLICE_X2Y96                                                       r  b1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.393     4.451 f  b1_reg[8]/Q
                         net (fo=4, routed)           0.808     5.259    n_0_b1_reg[8]
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.097     5.356 r  b1[0]_i_7/O
                         net (fo=1, routed)           0.487     5.843    n_0_b1[0]_i_7
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.097     5.940 r  b1[0]_i_2/O
                         net (fo=6, routed)           0.700     6.640    b11
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.097     6.737 r  cpt[3]_i_1/O
                         net (fo=4, routed)           0.121     6.858    n_0_cpt[3]_i_1
    SLICE_X0Y102         FDCE                                         r  cpt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X0Y102                                                      r  cpt_reg[2]/C
                         clock pessimism              0.145    13.934    
                         clock uncertainty           -0.035    13.899    
    SLICE_X0Y102         FDCE (Setup_fdce_C_CE)      -0.150    13.749    cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 b1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.684ns (24.424%)  route 2.117ns (75.576%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.322     4.058    CLK_IBUF_BUFG
    SLICE_X2Y96                                                       r  b1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.393     4.451 f  b1_reg[8]/Q
                         net (fo=4, routed)           0.808     5.259    n_0_b1_reg[8]
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.097     5.356 r  b1[0]_i_7/O
                         net (fo=1, routed)           0.487     5.843    n_0_b1[0]_i_7
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.097     5.940 r  b1[0]_i_2/O
                         net (fo=6, routed)           0.700     6.640    b11
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.097     6.737 r  cpt[3]_i_1/O
                         net (fo=4, routed)           0.121     6.858    n_0_cpt[3]_i_1
    SLICE_X0Y102         FDCE                                         r  cpt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X0Y102                                                      r  cpt_reg[3]/C
                         clock pessimism              0.145    13.934    
                         clock uncertainty           -0.035    13.899    
    SLICE_X0Y102         FDCE (Setup_fdce_C_CE)      -0.150    13.749    cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 b2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.208ns (44.738%)  route 1.492ns (55.262%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.300     4.035    CLK_IBUF_BUFG
    SLICE_X3Y100                                                      r  b2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.341     4.376 f  b2_reg[2]/Q
                         net (fo=4, routed)           0.712     5.088    n_0_b2_reg[2]
    SLICE_X2Y102         LUT2 (Prop_lut2_I0_O)        0.097     5.185 r  b2[25]_i_30/O
                         net (fo=1, routed)           0.000     5.185    n_0_b2[25]_i_30
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.587 r  b2_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.587    n_0_b2_reg[25]_i_16
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.679 r  b2_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.679    n_0_b2_reg[25]_i_7
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.771 r  b2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.771    n_0_b2_reg[25]_i_3
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     5.955 r  b2_reg[25]_i_1/CO[0]
                         net (fo=26, routed)          0.780     6.735    n_3_b2_reg[25]_i_1
    SLICE_X3Y100         FDCE                                         r  b2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X3Y100                                                      r  b2_reg[1]/C
                         clock pessimism              0.246    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X3Y100         FDCE (Setup_fdce_C_CE)      -0.315    13.685    b2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 b2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.208ns (44.738%)  route 1.492ns (55.262%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.300     4.035    CLK_IBUF_BUFG
    SLICE_X3Y100                                                      r  b2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.341     4.376 f  b2_reg[2]/Q
                         net (fo=4, routed)           0.712     5.088    n_0_b2_reg[2]
    SLICE_X2Y102         LUT2 (Prop_lut2_I0_O)        0.097     5.185 r  b2[25]_i_30/O
                         net (fo=1, routed)           0.000     5.185    n_0_b2[25]_i_30
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.587 r  b2_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.587    n_0_b2_reg[25]_i_16
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.679 r  b2_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.679    n_0_b2_reg[25]_i_7
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.771 r  b2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.771    n_0_b2_reg[25]_i_3
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     5.955 r  b2_reg[25]_i_1/CO[0]
                         net (fo=26, routed)          0.780     6.735    n_3_b2_reg[25]_i_1
    SLICE_X3Y100         FDCE                                         r  b2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X3Y100                                                      r  b2_reg[2]/C
                         clock pessimism              0.246    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X3Y100         FDCE (Setup_fdce_C_CE)      -0.315    13.685    b2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 b2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.208ns (44.738%)  route 1.492ns (55.262%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.300     4.035    CLK_IBUF_BUFG
    SLICE_X3Y100                                                      r  b2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.341     4.376 f  b2_reg[2]/Q
                         net (fo=4, routed)           0.712     5.088    n_0_b2_reg[2]
    SLICE_X2Y102         LUT2 (Prop_lut2_I0_O)        0.097     5.185 r  b2[25]_i_30/O
                         net (fo=1, routed)           0.000     5.185    n_0_b2[25]_i_30
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.587 r  b2_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.587    n_0_b2_reg[25]_i_16
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.679 r  b2_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.679    n_0_b2_reg[25]_i_7
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.771 r  b2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.771    n_0_b2_reg[25]_i_3
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     5.955 r  b2_reg[25]_i_1/CO[0]
                         net (fo=26, routed)          0.780     6.735    n_3_b2_reg[25]_i_1
    SLICE_X3Y100         FDCE                                         r  b2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X3Y100                                                      r  b2_reg[3]/C
                         clock pessimism              0.246    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X3Y100         FDCE (Setup_fdce_C_CE)      -0.315    13.685    b2_reg[3]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 b2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.208ns (44.738%)  route 1.492ns (55.262%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.035ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.300     4.035    CLK_IBUF_BUFG
    SLICE_X3Y100                                                      r  b2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.341     4.376 f  b2_reg[2]/Q
                         net (fo=4, routed)           0.712     5.088    n_0_b2_reg[2]
    SLICE_X2Y102         LUT2 (Prop_lut2_I0_O)        0.097     5.185 r  b2[25]_i_30/O
                         net (fo=1, routed)           0.000     5.185    n_0_b2[25]_i_30
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.587 r  b2_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.587    n_0_b2_reg[25]_i_16
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.679 r  b2_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.679    n_0_b2_reg[25]_i_7
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.771 r  b2_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.771    n_0_b2_reg[25]_i_3
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     5.955 r  b2_reg[25]_i_1/CO[0]
                         net (fo=26, routed)          0.780     6.735    n_3_b2_reg[25]_i_1
    SLICE_X3Y100         FDCE                                         r  b2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X3Y100                                                      r  b2_reg[4]/C
                         clock pessimism              0.246    14.035    
                         clock uncertainty           -0.035    14.000    
    SLICE_X3Y100         FDCE (Setup_fdce_C_CE)      -0.315    13.685    b2_reg[4]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 b1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.178ns (46.345%)  route 1.364ns (53.655%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.322     4.058    CLK_IBUF_BUFG
    SLICE_X2Y97                                                       r  b1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.393     4.451 f  b1_reg[11]/Q
                         net (fo=4, routed)           0.625     5.076    n_0_b1_reg[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.097     5.173 r  b1[25]_i_23/O
                         net (fo=1, routed)           0.000     5.173    n_0_b1[25]_i_23
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.585 r  b1_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.585    n_0_b1_reg[25]_i_7
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.674 r  b1_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.674    n_0_b1_reg[25]_i_3
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     5.861 r  b1_reg[25]_i_1/CO[0]
                         net (fo=26, routed)          0.738     6.599    geqOp
    SLICE_X2Y100         FDCE                                         r  b1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X2Y100                                                      r  b1_reg[21]/C
                         clock pessimism              0.145    13.934    
                         clock uncertainty           -0.035    13.899    
    SLICE_X2Y100         FDCE (Setup_fdce_C_CE)      -0.301    13.598    b1_reg[21]
  -------------------------------------------------------------------
                         required time                         13.598    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 b1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.178ns (46.345%)  route 1.364ns (53.655%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.322     4.058    CLK_IBUF_BUFG
    SLICE_X2Y97                                                       r  b1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.393     4.451 f  b1_reg[11]/Q
                         net (fo=4, routed)           0.625     5.076    n_0_b1_reg[11]
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.097     5.173 r  b1[25]_i_23/O
                         net (fo=1, routed)           0.000     5.173    n_0_b1[25]_i_23
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.585 r  b1_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.585    n_0_b1_reg[25]_i_7
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.674 r  b1_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.674    n_0_b1_reg[25]_i_3
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     5.861 r  b1_reg[25]_i_1/CO[0]
                         net (fo=26, routed)          0.738     6.599    geqOp
    SLICE_X2Y100         FDCE                                         r  b1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.199    13.789    CLK_IBUF_BUFG
    SLICE_X2Y100                                                      r  b1_reg[22]/C
                         clock pessimism              0.145    13.934    
                         clock uncertainty           -0.035    13.899    
    SLICE_X2Y100         FDCE (Setup_fdce_C_CE)      -0.301    13.598    b1_reg[22]
  -------------------------------------------------------------------
                         required time                         13.598    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  6.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 b1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.373ns (75.296%)  route 0.122ns (24.704%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.438    CLK_IBUF_BUFG
    SLICE_X2Y99                                                       r  b1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.602 r  b1_reg[19]/Q
                         net (fo=4, routed)           0.122     1.724    n_0_b1_reg[19]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.880 r  b1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    n_0_b1_reg[20]_i_1
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.934 r  b1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    plusOp[21]
    SLICE_X2Y100         FDCE                                         r  b1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     1.941    CLK_IBUF_BUFG
    SLICE_X2Y100                                                      r  b1_reg[21]/C
                         clock pessimism             -0.235     1.705    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134     1.839    b1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 b1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.386ns (75.928%)  route 0.122ns (24.072%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.438    CLK_IBUF_BUFG
    SLICE_X2Y99                                                       r  b1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.602 r  b1_reg[19]/Q
                         net (fo=4, routed)           0.122     1.724    n_0_b1_reg[19]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.880 r  b1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    n_0_b1_reg[20]_i_1
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.947 r  b1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    plusOp[23]
    SLICE_X2Y100         FDCE                                         r  b1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     1.941    CLK_IBUF_BUFG
    SLICE_X2Y100                                                      r  b1_reg[23]/C
                         clock pessimism             -0.235     1.705    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134     1.839    b1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 b1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.409ns (76.970%)  route 0.122ns (23.030%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.438    CLK_IBUF_BUFG
    SLICE_X2Y99                                                       r  b1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.602 r  b1_reg[19]/Q
                         net (fo=4, routed)           0.122     1.724    n_0_b1_reg[19]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.880 r  b1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    n_0_b1_reg[20]_i_1
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.970 r  b1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.970    plusOp[22]
    SLICE_X2Y100         FDCE                                         r  b1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     1.941    CLK_IBUF_BUFG
    SLICE_X2Y100                                                      r  b1_reg[22]/C
                         clock pessimism             -0.235     1.705    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134     1.839    b1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 b1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.411ns (77.056%)  route 0.122ns (22.944%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.438    CLK_IBUF_BUFG
    SLICE_X2Y99                                                       r  b1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.602 r  b1_reg[19]/Q
                         net (fo=4, routed)           0.122     1.724    n_0_b1_reg[19]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.880 r  b1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    n_0_b1_reg[20]_i_1
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.972 r  b1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    plusOp[24]
    SLICE_X2Y100         FDCE                                         r  b1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     1.941    CLK_IBUF_BUFG
    SLICE_X2Y100                                                      r  b1_reg[24]/C
                         clock pessimism             -0.235     1.705    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134     1.839    b1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 b1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.413ns (77.142%)  route 0.122ns (22.858%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.438    CLK_IBUF_BUFG
    SLICE_X2Y99                                                       r  b1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.602 r  b1_reg[19]/Q
                         net (fo=4, routed)           0.122     1.724    n_0_b1_reg[19]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.880 r  b1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    n_0_b1_reg[20]_i_1
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.921 r  b1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    n_0_b1_reg[24]_i_1
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.974 r  b1_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.974    plusOp[25]
    SLICE_X2Y101         FDCE                                         r  b1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     1.941    CLK_IBUF_BUFG
    SLICE_X2Y101                                                      r  b1_reg[25]/C
                         clock pessimism             -0.235     1.705    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.134     1.839    b1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cpt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.952%)  route 0.183ns (50.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.432    CLK_IBUF_BUFG
    SLICE_X0Y102                                                      r  cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  cpt_reg[0]/Q
                         net (fo=5, routed)           0.183     1.757    Count_OBUF[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.042     1.799 r  cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    n_0_cpt[1]_i_1
    SLICE_X0Y102         FDCE                                         r  cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     1.941    CLK_IBUF_BUFG
    SLICE_X0Y102                                                      r  cpt_reg[1]/C
                         clock pessimism             -0.508     1.432    
    SLICE_X0Y102         FDCE (Hold_fdce_C_D)         0.107     1.539    cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cpt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.048%)  route 0.184ns (49.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.432    CLK_IBUF_BUFG
    SLICE_X0Y102                                                      r  cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  cpt_reg[0]/Q
                         net (fo=5, routed)           0.184     1.757    Count_OBUF[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I1_O)        0.043     1.800 r  cpt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.800    n_0_cpt[3]_i_2
    SLICE_X0Y102         FDCE                                         r  cpt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     1.941    CLK_IBUF_BUFG
    SLICE_X0Y102                                                      r  cpt_reg[3]/C
                         clock pessimism             -0.508     1.432    
    SLICE_X0Y102         FDCE (Hold_fdce_C_D)         0.107     1.539    cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 b2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.077%)  route 0.117ns (31.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.599     1.432    CLK_IBUF_BUFG
    SLICE_X3Y101                                                      r  b2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  b2_reg[8]/Q
                         net (fo=4, routed)           0.117     1.690    n_0_b2_reg[8]
    SLICE_X3Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  b2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    p_0_in1_in[8]
    SLICE_X3Y101         FDCE                                         r  b2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     1.941    CLK_IBUF_BUFG
    SLICE_X3Y101                                                      r  b2_reg[8]/C
                         clock pessimism             -0.508     1.432    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.105     1.537    b2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 b1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.438    CLK_IBUF_BUFG
    SLICE_X2Y98                                                       r  b1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.602 r  b1_reg[15]/Q
                         net (fo=4, routed)           0.122     1.724    n_0_b1_reg[15]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  b1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    plusOp[15]
    SLICE_X2Y98          FDCE                                         r  b1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.878     1.947    CLK_IBUF_BUFG
    SLICE_X2Y98                                                       r  b1_reg[15]/C
                         clock pessimism             -0.508     1.438    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.134     1.572    b1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 b1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.438    CLK_IBUF_BUFG
    SLICE_X2Y99                                                       r  b1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.602 r  b1_reg[19]/Q
                         net (fo=4, routed)           0.122     1.724    n_0_b1_reg[19]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  b1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    plusOp[19]
    SLICE_X2Y99          FDCE                                         r  b1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.878     1.947    CLK_IBUF_BUFG
    SLICE_X2Y99                                                       r  b1_reg[19]/C
                         clock pessimism             -0.508     1.438    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.134     1.572    b1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                   
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I  
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X4Y97     b1_reg[0]/C           
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X2Y97     b1_reg[10]/C          
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X2Y97     b1_reg[11]/C          
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X2Y97     b1_reg[12]/C          
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X2Y98     b1_reg[13]/C          
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X2Y98     b1_reg[14]/C          
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X2Y98     b1_reg[15]/C          
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X2Y98     b1_reg[16]/C          
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X2Y99     b1_reg[17]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X4Y97     b1_reg[0]/C           
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X4Y97     b1_reg[0]/C           
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[10]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[10]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[11]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[11]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[12]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[12]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y98     b1_reg[13]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y98     b1_reg[13]/C          
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X4Y97     b1_reg[0]/C           
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X3Y106    b2_reg[25]/C          
High Pulse Width  Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X4Y97     b1_reg[0]/C           
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[10]/C          
High Pulse Width  Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[10]/C          
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[11]/C          
High Pulse Width  Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[11]/C          
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[12]/C          
High Pulse Width  Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y97     b1_reg[12]/C          
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X2Y98     b1_reg[13]/C          



