{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542834072137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542834072153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 15:01:11 2018 " "Processing started: Wed Nov 21 15:01:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542834072153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542834072153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC_Mk1_Test -c TLC_Mk1_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_Mk1_Test -c TLC_Mk1_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542834072153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542834072731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542834072731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc_mk1_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tlc_mk1_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk1_Test " "Found entity 1: TLC_Mk1_Test" {  } { { "TLC_Mk1_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk1_Test/TLC_Mk1_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542834082060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542834082060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLC_Mk1_Test " "Elaborating entity \"TLC_Mk1_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542834082107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk1_Test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542834082279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542834082279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst2 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst2\"" {  } { { "TLC_Mk1_Test.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk1_Test/TLC_Mk1_Test.bdf" { { 336 680 832 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542834082279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk1.bdf 1 1 " "Using design file tlc_mk1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk1 " "Found entity 1: TLC_Mk1" {  } { { "tlc_mk1.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk1_Test/tlc_mk1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542834082451 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542834082451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk1 TLC_Mk1:inst " "Elaborating entity \"TLC_Mk1\" for hierarchy \"TLC_Mk1:inst\"" {  } { { "TLC_Mk1_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk1_Test/TLC_Mk1_Test.bdf" { { 336 536 672 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542834082466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic.v 1 1 " "Using design file output_logic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic " "Found entity 1: Output_Logic" {  } { { "output_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk1_Test/output_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542834082654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542834082654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic TLC_Mk1:inst\|Output_Logic:State_Output " "Elaborating entity \"Output_Logic\" for hierarchy \"TLC_Mk1:inst\|Output_Logic:State_Output\"" {  } { { "tlc_mk1.bdf" "State_Output" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk1_Test/tlc_mk1.bdf" { { 648 1176 1328 728 "State_Output" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542834082670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic.v 1 1 " "Using design file input_logic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic " "Found entity 1: Input_Logic" {  } { { "input_logic.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk1_Test/input_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542834082826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542834082826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic TLC_Mk1:inst\|Input_Logic:inst " "Elaborating entity \"Input_Logic\" for hierarchy \"TLC_Mk1:inst\|Input_Logic:inst\"" {  } { { "tlc_mk1.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/TLC_Mk1_Test/tlc_mk1.bdf" { { 648 760 912 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542834082826 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542834083810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542834084748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542834084748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542834085170 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542834085170 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542834085170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542834085170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542834085342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 15:01:25 2018 " "Processing ended: Wed Nov 21 15:01:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542834085342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542834085342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542834085342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542834085342 ""}
