Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  5 11:51:20 2024
| Host         : CS152A-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file whack_a_mole_timing_summary_routed.rpt -pb whack_a_mole_timing_summary_routed.pb -rpx whack_a_mole_timing_summary_routed.rpx -warn_on_violation
| Design       : whack_a_mole
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.15 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: divider/clk_1hz_reg/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: divider/clk_500hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.133        0.000                      0                  570        0.177        0.000                      0                  570        4.500        0.000                       0                   333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.133        0.000                      0                  570        0.177        0.000                      0                  570        4.500        0.000                       0                   333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.411ns (43.157%)  route 3.176ns (56.843%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.666    10.732    manager/initialize11_out
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.504    14.845    manager/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_0_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.865    manager/status_digit_0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.411ns (43.157%)  route 3.176ns (56.843%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.666    10.732    manager/initialize11_out
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.504    14.845    manager/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.865    manager/status_digit_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.411ns (43.157%)  route 3.176ns (56.843%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.666    10.732    manager/initialize11_out
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.504    14.845    manager/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.865    manager/status_digit_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.411ns (43.157%)  route 3.176ns (56.843%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.666    10.732    manager/initialize11_out
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.504    14.845    manager/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.865    manager/status_digit_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.411ns (43.157%)  route 3.176ns (56.843%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.666    10.732    manager/initialize11_out
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.504    14.845    manager/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.865    manager/status_digit_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.411ns (44.222%)  route 3.041ns (55.778%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.532    10.597    manager/initialize11_out
    SLICE_X59Y25         FDRE                                         r  manager/status_digit_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.501    14.842    manager/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  manager/status_digit_2_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.862    manager/status_digit_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.411ns (44.222%)  route 3.041ns (55.778%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.532    10.597    manager/initialize11_out
    SLICE_X59Y25         FDRE                                         r  manager/status_digit_3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.501    14.842    manager/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  manager/status_digit_3_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.862    manager/status_digit_3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.411ns (44.222%)  route 3.041ns (55.778%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.532    10.597    manager/initialize11_out
    SLICE_X59Y25         FDRE                                         r  manager/status_digit_3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.501    14.842    manager/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  manager/status_digit_3_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.862    manager/status_digit_3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.411ns (44.273%)  route 3.035ns (55.727%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.525    10.591    manager/initialize11_out
    SLICE_X59Y26         FDRE                                         r  manager/status_digit_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.503    14.844    manager/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  manager/status_digit_2_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.864    manager/status_digit_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 manager/countdown_finish_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.411ns (44.273%)  route 3.035ns (55.727%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.624     5.145    manager/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  manager/countdown_finish_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  manager/countdown_finish_reg[4]/Q
                         net (fo=4, routed)           0.678     6.279    manager/countdown_finish_reg[4]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.403 r  manager/countdown_finish0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.403    manager/countdown_finish0_carry_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.779 r  manager/countdown_finish0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    manager/countdown_finish0_carry_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.896 r  manager/countdown_finish0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.896    manager/countdown_finish0_carry__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  manager/countdown_finish0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.013    manager/countdown_finish0_carry__1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  manager/countdown_finish0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    manager/countdown_finish0_carry__2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  manager/countdown_finish0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.247    manager/countdown_finish0_carry__3_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  manager/countdown_finish0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.373    manager/countdown_finish0_carry__4_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.490 r  manager/countdown_finish0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.490    manager/countdown_finish0_carry__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.813 f  manager/countdown_finish0_carry__6/O[1]
                         net (fo=2, routed)           1.004     8.817    manager/countdown_finish0[30]
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.306     9.123 f  manager/state[1]_i_5/O
                         net (fo=2, routed)           0.818     9.942    manager/game_countdown/countdown_finish_reg_8_sn_1
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.066 r  manager/game_countdown/status_digit_0[0]_i_1/O
                         net (fo=13, routed)          0.525    10.591    manager/initialize11_out
    SLICE_X59Y26         FDRE                                         r  manager/status_digit_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.503    14.844    manager/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  manager/status_digit_2_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.864    manager/status_digit_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db_reset_all/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_reset_all/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.437    db_reset_all/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  db_reset_all/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db_reset_all/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.710    db_reset_all/counter_reg_n_0_[0]
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.048     1.758 r  db_reset_all/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.758    db_reset_all/p_0_in__1[3]
    SLICE_X52Y23         FDRE                                         r  db_reset_all/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     1.949    db_reset_all/clk_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  db_reset_all/counter_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.131     1.581    db_reset_all/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db_sw_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_6/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    db_sw_6/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  db_sw_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  db_sw_6/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.721    db_sw_6/counter_reg_n_0_[0]
    SLICE_X54Y8          LUT4 (Prop_lut4_I1_O)        0.048     1.769 r  db_sw_6/counter[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.769    db_sw_6/p_0_in__8[3]
    SLICE_X54Y8          FDRE                                         r  db_sw_6/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.836     1.963    db_sw_6/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  db_sw_6/counter_reg[3]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y8          FDRE (Hold_fdre_C_D)         0.131     1.592    db_sw_6/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db_sw_12/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_12/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.585     1.468    db_sw_12/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  db_sw_12/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  db_sw_12/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.741    db_sw_12/counter_reg_n_0_[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.048     1.789 r  db_sw_12/counter[3]_i_1__13/O
                         net (fo=1, routed)           0.000     1.789    db_sw_12/p_0_in__14[3]
    SLICE_X64Y22         FDRE                                         r  db_sw_12/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.853     1.980    db_sw_12/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  db_sw_12/counter_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.131     1.612    db_sw_12/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db_sw_7/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_7/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.563     1.446    db_sw_7/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  db_sw_7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  db_sw_7/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.719    db_sw_7/counter_reg_n_0_[0]
    SLICE_X54Y12         LUT4 (Prop_lut4_I1_O)        0.048     1.767 r  db_sw_7/counter[3]_i_1__8/O
                         net (fo=1, routed)           0.000     1.767    db_sw_7/p_0_in__9[3]
    SLICE_X54Y12         FDRE                                         r  db_sw_7/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.833     1.960    db_sw_7/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  db_sw_7/counter_reg[3]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X54Y12         FDRE (Hold_fdre_C_D)         0.131     1.590    db_sw_7/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 manager/games_played_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manager/status_digit_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.584     1.467    manager/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  manager/games_played_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  manager/games_played_reg[0]/Q
                         net (fo=5, routed)           0.120     1.728    manager/games_played_reg__0[0]
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.851     1.978    manager/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  manager/status_digit_1_reg[0]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.070     1.550    manager/status_digit_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 divider/ticks_500_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk_500hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.563     1.446    divider/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  divider/ticks_500_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider/ticks_500_reg[18]/Q
                         net (fo=3, routed)           0.130     1.717    divider/ticks_500_reg[18]
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.762 r  divider/clk_500hz_i_1/O
                         net (fo=1, routed)           0.000     1.762    divider/clk_500hz_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  divider/clk_500hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.831     1.958    divider/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  divider/clk_500hz_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.581    divider/clk_500hz_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 db_sw_2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.564     1.447    db_sw_2/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  db_sw_2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  db_sw_2/counter_reg[0]/Q
                         net (fo=7, routed)           0.131     1.719    db_sw_2/counter_reg_n_0_[0]
    SLICE_X56Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.764 r  db_sw_2/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.764    db_sw_2/p_0_in__4[4]
    SLICE_X56Y14         FDRE                                         r  db_sw_2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.832     1.959    db_sw_2/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  db_sw_2/counter_reg[4]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.120     1.580    db_sw_2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 db_reset_all/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_reset_all/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.554     1.437    db_reset_all/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  db_reset_all/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db_reset_all/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.710    db_reset_all/counter_reg_n_0_[0]
    SLICE_X52Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.755 r  db_reset_all/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    db_reset_all/p_0_in__1[2]
    SLICE_X52Y23         FDRE                                         r  db_reset_all/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.822     1.949    db_reset_all/clk_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  db_reset_all/counter_reg[2]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.120     1.570    db_reset_all/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 db_sw_6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_6/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    db_sw_6/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  db_sw_6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  db_sw_6/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.721    db_sw_6/counter_reg_n_0_[0]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.045     1.766 r  db_sw_6/counter[2]_i_1__7/O
                         net (fo=1, routed)           0.000     1.766    db_sw_6/p_0_in__8[2]
    SLICE_X54Y8          FDRE                                         r  db_sw_6/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.836     1.963    db_sw_6/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  db_sw_6/counter_reg[2]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y8          FDRE (Hold_fdre_C_D)         0.120     1.581    db_sw_6/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 db_sw_12/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw_12/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.585     1.468    db_sw_12/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  db_sw_12/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  db_sw_12/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.741    db_sw_12/counter_reg_n_0_[0]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.786 r  db_sw_12/counter[2]_i_1__13/O
                         net (fo=1, routed)           0.000     1.786    db_sw_12/p_0_in__14[2]
    SLICE_X64Y22         FDRE                                         r  db_sw_12/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.853     1.980    db_sw_12/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  db_sw_12/counter_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.120     1.601    db_sw_12/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   db_reset_all/button_last_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   db_reset_all/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   db_reset_all/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y23   db_reset_all/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y23   db_reset_all/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y23   db_reset_all/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   db_sw_1/stable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   db_sw_10/button_last_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   db_sw_10/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   db_sw_8/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   db_sw_8/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   db_sw_8/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   db_sw_8/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   db_sw_8/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   db_sw_8/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   manager/countdown_finish_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   manager/countdown_finish_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   manager/countdown_finish_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   manager/countdown_finish_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   db_sw_1/stable_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   db_sw_1/stable_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   db_sw_3/stable_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   db_sw_4/button_last_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   db_sw_4/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   db_sw_4/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   db_sw_4/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   db_sw_4/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   db_sw_4/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   db_sw_4/counter_reg[5]/C



