digraph "CFG for '_Z9transposeiPd' function" {
	label="CFG for '_Z9transposeiPd' function";

	Node0x4ca3620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr inbounds i8, i8 addrspace(4)* %4, i64 12\l  %6 = bitcast i8 addrspace(4)* %5 to i32 addrspace(4)*\l  %7 = load i32, i32 addrspace(4)* %6, align 4, !tbaa !4\l  %8 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !13, !invariant.load\l... !14\l  %11 = zext i16 %10 to i32\l  %12 = udiv i32 %7, %11\l  %13 = mul i32 %12, %11\l  %14 = icmp ugt i32 %7, %13\l  %15 = zext i1 %14 to i32\l  %16 = add i32 %12, %15\l  %17 = mul i32 %16, %3\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %19 = add i32 %17, %18\l  %20 = getelementptr i8, i8 addrspace(4)* %4, i64 6\l  %21 = bitcast i8 addrspace(4)* %20 to i16 addrspace(4)*\l  %22 = load i16, i16 addrspace(4)* %21, align 2, !range !13, !invariant.load\l... !14\l  %23 = zext i16 %22 to i32\l  %24 = mul i32 %19, %23\l  %25 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %26 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %27 = add i32 %24, %25\l  %28 = mul i32 %27, %11\l  %29 = add i32 %28, %26\l  %30 = sdiv i32 %29, %0\l  %31 = mul nsw i32 %30, %0\l  %32 = sub nsw i32 %29, %31\l  %33 = icmp slt i32 %30, %32\l  br i1 %33, label %34, label %43\l|{<s0>T|<s1>F}}"];
	Node0x4ca3620:s0 -> Node0x4ca5720;
	Node0x4ca3620:s1 -> Node0x4ca79c0;
	Node0x4ca5720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%34:\l34:                                               \l  %35 = sext i32 %29 to i64\l  %36 = getelementptr inbounds double, double addrspace(1)* %1, i64 %35\l  %37 = load double, double addrspace(1)* %36, align 8, !tbaa !16,\l... !amdgpu.noclobber !14\l  %38 = mul nsw i32 %32, %0\l  %39 = add nsw i32 %38, %30\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds double, double addrspace(1)* %1, i64 %40\l  %42 = load double, double addrspace(1)* %41, align 8, !tbaa !16,\l... !amdgpu.noclobber !14\l  store double %42, double addrspace(1)* %36, align 8, !tbaa !16\l  store double %37, double addrspace(1)* %41, align 8, !tbaa !16\l  br label %43\l}"];
	Node0x4ca5720 -> Node0x4ca79c0;
	Node0x4ca79c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
