##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for emFile_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL_32KHZ    | N/A                   | Target: 0.03 MHz   | 
Clock: emFile_Clock_1  | Frequency: 56.42 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
emFile_Clock_1  emFile_Clock_1  41666.7          23943       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase  
---------------------  ------------  ----------------  
\emFile:miso0(0)_PAD\  15503         emFile_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase  
---------------------  ------------  ----------------  
\emFile:mosi0(0)_PAD\  32111         emFile_Clock_1:R  
\emFile:sclk0(0)_PAD\  26398         emFile_Clock_1:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for emFile_Clock_1
********************************************
Clock: emFile_Clock_1
Frequency: 56.42 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14213
-------------------------------------   ----- 
End-of-path arrival time (ps)           14213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell7      3196   8556  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell7      3350  11906  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell13     2307  14213  23943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell13         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14213
-------------------------------------   ----- 
End-of-path arrival time (ps)           14213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell7      3196   8556  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell7      3350  11906  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell13     2307  14213  23943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell13         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14213
-------------------------------------   ----- 
End-of-path arrival time (ps)           14213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell7      3196   8556  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell7      3350  11906  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell13     2307  14213  23943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 24281p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13876
-------------------------------------   ----- 
End-of-path arrival time (ps)           13876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   5360   5360  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      2879   8239  24281  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11589  24281  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell13     2287  13876  24281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 26324p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14842
-------------------------------------   ----- 
End-of-path arrival time (ps)           14842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  26324  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/main_5          macrocell6      5597   9177  26324  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/q               macrocell6      3350  12527  26324  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/status_6           statusicell2    2315  14842  26324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26487p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -2850
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12330
-------------------------------------   ----- 
End-of-path arrival time (ps)           12330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4   count7cell      1940   1940  26035  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_0  macrocell2      3812   5752  26487  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell2      3350   9102  26487  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3228  12330  26487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28854p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12312
-------------------------------------   ----- 
End-of-path arrival time (ps)           12312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4   count7cell     1940   1940  26035  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_0  macrocell2     3812   5752  26487  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell2     3350   9102  26487  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_3    statusicell1   3210  12312  28854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29102p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29102  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_8              macrocell9      5475   9055  29102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29102p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29102  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_8              macrocell10     5475   9055  29102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 29121p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9036
-------------------------------------   ---- 
End-of-path arrival time (ps)           9036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29102  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_8              macrocell8      5456   9036  29121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29301p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q            macrocell8      1250   1250  26933  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   5106   6356  29301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q            macrocell9      1250   1250  27480  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   4847   6097  29560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q            macrocell10     1250   1250  27876  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4785   6035  29621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 29729p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11438
-------------------------------------   ----- 
End-of-path arrival time (ps)           11438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell8     1250   1250  26933  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/main_0  macrocell4     3925   5175  29729  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/q       macrocell4     3350   8525  29729  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_0   statusicell1   2912  11438  29729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26035  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_3    macrocell14   5863   7803  30354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30497p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   5360   5360  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell12     2300   7660  30497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 30497p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   5360   5360  23943  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell15     2300   7660  30497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell15         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_1\/main_0
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 31072p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell8    1250   1250  26933  RISE       1
\emFile:Net_1\/main_0          macrocell11   5834   7084  31072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31072p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q          macrocell8    1250   1250  26933  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_0  macrocell17   5834   7084  31072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31074p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7083
-------------------------------------   ---- 
End-of-path arrival time (ps)           7083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q         macrocell8    1250   1250  26933  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_0  macrocell14   5833   7083  31074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell8    1250   1250  26933  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell12   5114   6364  31792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26859  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_4    macrocell14   4365   6305  31851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26989  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_5    macrocell14   4220   6160  31997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32043p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  27050  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_7    macrocell14   4173   6113  32043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q         macrocell9    1250   1250  27480  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_1  macrocell14   4862   6112  32045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32092p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q         macrocell10   1250   1250  27876  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_2  macrocell14   4815   6065  32092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_1\/main_2
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 32097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell10   1250   1250  27876  RISE       1
\emFile:Net_1\/main_2          macrocell11   4810   6060  32097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q          macrocell10   1250   1250  27876  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_2  macrocell17   4810   6060  32097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q           macrocell10   1250   1250  27876  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell12   4793   6043  32114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32179p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27189  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_6    macrocell14   4037   5977  32179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_1\/main_1
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 32194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell9    1250   1250  27480  RISE       1
\emFile:Net_1\/main_1          macrocell11   4712   5962  32194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q          macrocell9    1250   1250  27480  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_1  macrocell17   4712   5962  32194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32223p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q           macrocell9    1250   1250  27480  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell12   4684   5934  32223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26035  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_3      macrocell8    3812   5752  32405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26035  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_3     macrocell16   3812   5752  32405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26035  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_3      macrocell9    3787   5727  32430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26035  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_3      macrocell10   3787   5727  32430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_22\/main_0
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 32590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell8    1250   1250  26933  RISE       1
\emFile:Net_22\/main_0         macrocell18   4317   5567  32590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32777p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26859  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_4      macrocell8    3440   5380  32777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32777p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26859  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_4     macrocell16   3440   5380  32777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26859  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_4      macrocell9    3428   5368  32789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26859  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_4      macrocell10   3428   5368  32789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32907p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26989  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_5      macrocell8    3310   5250  32907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32907p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26989  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_5     macrocell16   3310   5250  32907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26989  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_5      macrocell9    3287   5227  32930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26989  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_5      macrocell10   3287   5227  32930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile:SPI0:BSPIM:BitCounter\/clock
Path slack     : 32954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell17   1250   1250  32954  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/enable  count7cell    3403   4653  32954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32968p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  27050  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_7      macrocell8    3249   5189  32968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32968p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  27050  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_7     macrocell16   3249   5189  32968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell8    1250   1250  26933  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_0  macrocell9    3925   5175  32981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell8    1250   1250  26933  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_0  macrocell10   3925   5175  32981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  27050  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_7      macrocell9    3233   5173  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  27050  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_7      macrocell10   3233   5173  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_22\/q
Path End       : \emFile:Net_22\/main_3
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 33068p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell18         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_22\/q       macrocell18   1250   1250  33068  RISE       1
\emFile:Net_22\/main_3  macrocell18   3838   5088  33068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33107p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27189  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_6      macrocell8    3110   5050  33107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33107p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27189  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_6     macrocell16   3110   5050  33107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell8    1250   1250  26933  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_0  macrocell8    3772   5022  33134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q        macrocell8    1250   1250  26933  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_0  macrocell16   3772   5022  33134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_22\/main_1
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 33138p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell9    1250   1250  27480  RISE       1
\emFile:Net_22\/main_1         macrocell18   3769   5019  33138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33138p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell9    1250   1250  27480  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_1  macrocell8    3769   5019  33138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33138p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q        macrocell9    1250   1250  27480  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_1  macrocell16   3769   5019  33138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell9    1250   1250  27480  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_1  macrocell9    3732   4982  33175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell9    1250   1250  27480  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_1  macrocell10   3732   4982  33175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27189  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_6      macrocell9    2945   4885  33272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27189  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_6      macrocell10   2945   4885  33272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33516p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell16   1250   1250  27882  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_9  macrocell8    3390   4640  33516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33516p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q       macrocell16   1250   1250  27882  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_8  macrocell16   3390   4640  33516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33518p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell16   1250   1250  27882  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_9  macrocell9    3389   4639  33518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33518p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell16   1250   1250  27882  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_9  macrocell10   3389   4639  33518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_22\/main_2
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 33534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell10   1250   1250  27876  RISE       1
\emFile:Net_22\/main_2         macrocell18   3373   4623  33534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33536p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell10   1250   1250  27876  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_2  macrocell9    3371   4621  33536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33536p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell10   1250   1250  27876  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_2  macrocell10   3371   4621  33536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell10   1250   1250  27876  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_2  macrocell8    3104   4354  33802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q        macrocell10   1250   1250  27876  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_2  macrocell16   3104   4354  33802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_1\/q
Path End       : \emFile:Net_1\/main_3
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell11         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_1\/q       macrocell11   1250   1250  34132  RISE       1
\emFile:Net_1\/main_3  macrocell11   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell17   1250   1250  32954  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_3  macrocell17   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell15   1250   1250  34596  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell12   2311   3561  34596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_hs_reg\/q       macrocell12   1250   1250  34600  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell12   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:load_cond\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:load_cond\/q       macrocell14   1250   1250  34607  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_8  macrocell14   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell14         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

