RADIX hex
CDEBUG 0
DEBUGVARS {dat_in IN transactor_dat_in 0 magn OUT transactor_magn 0 angle OUT transactor_angle 0 widthIn IN transactor_widthIn 1 heightIn IN transactor_heightIn 1 }
WAVELIST {{DUT dat_in:rsc dat_in_rsc_rdy {scverify_top rtl dat_in_rsc_rdy} {}} {DUT dat_in:rsc dat_in_rsc_vld {scverify_top rtl dat_in_rsc_vld} {}} {DUT dat_in:rsc dat_in_rsc_dat {scverify_top rtl dat_in_rsc_dat} {}} {DUT magn:rsc magn_rsc_rdy {scverify_top rtl magn_rsc_rdy} {}} {DUT magn:rsc magn_rsc_vld {scverify_top rtl magn_rsc_vld} {}} {DUT magn:rsc magn_rsc_dat {scverify_top rtl magn_rsc_dat} {}} {DUT angle:rsc angle_rsc_rdy {scverify_top rtl angle_rsc_rdy} {}} {DUT angle:rsc angle_rsc_vld {scverify_top rtl angle_rsc_vld} {}} {DUT angle:rsc angle_rsc_dat {scverify_top rtl angle_rsc_dat} {}} {DUT widthIn:rsc widthIn {scverify_top rtl widthIn} {}} {DUT heightIn:rsc heightIn {scverify_top rtl heightIn} {}} {DUT line_buf0:rsc line_buf0_rsc_en {scverify_top rtl line_buf0_rsc_en} {}} {DUT line_buf0:rsc line_buf0_rsc_q {scverify_top rtl line_buf0_rsc_q} {}} {DUT line_buf0:rsc line_buf0_rsc_we {scverify_top rtl line_buf0_rsc_we} {}} {DUT line_buf0:rsc line_buf0_rsc_d {scverify_top rtl line_buf0_rsc_d} {}} {DUT line_buf0:rsc line_buf0_rsc_adr {scverify_top rtl line_buf0_rsc_adr} {}} {DUT line_buf1:rsc line_buf1_rsc_en {scverify_top rtl line_buf1_rsc_en} {}} {DUT line_buf1:rsc line_buf1_rsc_q {scverify_top rtl line_buf1_rsc_q} {}} {DUT line_buf1:rsc line_buf1_rsc_we {scverify_top rtl line_buf1_rsc_we} {}} {DUT line_buf1:rsc line_buf1_rsc_d {scverify_top rtl line_buf1_rsc_d} {}} {DUT line_buf1:rsc line_buf1_rsc_adr {scverify_top rtl line_buf1_rsc_adr} {}} {OutputCompare magn magn-TRANS# {scverify_top user_tb magn_comp _compare_cnt_sig} blue} {OutputCompare magn magn-GOLDEN {scverify_top user_tb magn_comp _golden_sig} {}} {OutputCompare magn magn-DUT {scverify_top user_tb magn_comp _dut_sig} {}} {OutputCompare magn magn-ERR# {scverify_top user_tb magn_comp _error_cnt_sig} red} {OutputCompare angle angle-TRANS# {scverify_top user_tb angle_comp _compare_cnt_sig} blue} {OutputCompare angle angle-GOLDEN {scverify_top user_tb angle_comp _golden_sig} {}} {OutputCompare angle angle-DUT {scverify_top user_tb angle_comp _dut_sig} {}} {OutputCompare angle angle-ERR# {scverify_top user_tb angle_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench arst_n {scverify_top rtl arst_n} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} HorDer_inst/EdgeDetect_IP_EdgeDetect_HorDer_run_inst {scverify_top rtl HorDer_inst EdgeDetect_IP_EdgeDetect_HorDer_run_inst EdgeDetect_IP_EdgeDetect_HorDer_run_staller_inst run_wen} {}} {Active_Processes {} MagAng_inst/EdgeDetect_IP_EdgeDetect_MagAng_run_inst {scverify_top rtl MagAng_inst EdgeDetect_IP_EdgeDetect_MagAng_run_inst EdgeDetect_IP_EdgeDetect_MagAng_run_staller_inst run_wen} {}} {Active_Processes {} VerDer_inst/EdgeDetect_IP_EdgeDetect_VerDer_run_inst {scverify_top rtl VerDer_inst EdgeDetect_IP_EdgeDetect_VerDer_run_inst EdgeDetect_IP_EdgeDetect_VerDer_run_staller_inst run_wen} {}} {Active_Processes idle design_is_idle_reg {scverify_top TLS_design_is_idle_reg} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} {Internal_Channels dy dy.FIFO/fifo_sz {scverify_top rtl dy_cns_pipe FIFO fifo_sz} {}} {Internal_Channels dy dy.FIFO/count {scverify_top rtl dy_cns_pipe FIFO count} {}} {Internal_Channels dy dy.FIFO/peak {scverify_top rtl dy_cns_pipe FIFO peak} {}} {Internal_Channels dy dy.write_stall {scverify_top rtl dy_cns_pipe write_stall} {}} {Internal_Channels dy dy.read_stall {scverify_top rtl dy_cns_pipe read_stall} {}} {Internal_Channels dy dy.din_vld {scverify_top rtl dy_cns_pipe din_vld} {}} {Internal_Channels dy dy.din_rdy {scverify_top rtl dy_cns_pipe din_rdy} {}} {Internal_Channels dy dy.din {scverify_top rtl dy_cns_pipe din} {}} {Internal_Channels dy dy.dout_vld {scverify_top rtl dy_cns_pipe dout_vld} {}} {Internal_Channels dy dy.dout_rdy {scverify_top rtl dy_cns_pipe dout_rdy} {}} {Internal_Channels dy dy.dout {scverify_top rtl dy_cns_pipe dout} {}} {Internal_Channels dy dy.sz {scverify_top rtl dy_cns_pipe sz} {}} {Internal_Channels dy dy.sz_req {scverify_top rtl dy_cns_pipe sz_req} {}} }
STALL_CTRLS_ADDED 1
