#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 28 19:24:42 2021
# Process ID: 20400
# Current directory: D:/Sem4/COA/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8028 D:\Sem4\COA\project_5\project_5.xpr
# Log file: D:/Sem4/COA/project_5/vivado.log
# Journal file: D:/Sem4/COA/project_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Sem4/COA/project_5/project_5.xpr
INFO: [Project 1-313] Project file moved from 'D:/Sem4/project_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 808.047 ; gain = 72.734
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Half_Adder_bv
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 930.281 ; gain = 108.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Half_Adder_bv' [D:/Sem4/COA/project_5/project_5.srcs/sources_1/new/Half_Adder_bv.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Half_Adder_bv' (1#1) [D:/Sem4/COA/project_5/project_5.srcs/sources_1/new/Half_Adder_bv.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 983.574 ; gain = 162.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 983.574 ; gain = 162.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 983.574 ; gain = 162.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1296.098 ; gain = 474.750
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1296.098 ; gain = 474.750
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Half_Adder_bv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Half_Adder_bv_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem4/COA/project_5/project_5.srcs/sources_1/new/Half_Adder_bv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_Adder_bv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem4/COA/project_5/project_5.srcs/sim_1/new/Half_Adder_bv_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_Adder_bv_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fc7b85b262884fa59895eb63740f3cc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Half_Adder_bv_tb_behav xil_defaultlib.Half_Adder_bv_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder_bv [half_adder_bv_default]
Compiling architecture behavioral of entity xil_defaultlib.half_adder_bv_tb
Built simulation snapshot Half_Adder_bv_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim/xsim.dir/Half_Adder_bv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 28 19:36:30 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1296.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Half_Adder_bv_tb_behav -key {Behavioral:sim_1:Functional:Half_Adder_bv_tb} -tclbatch {Half_Adder_bv_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Half_Adder_bv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Half_Adder_bv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Half_Adder_bv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Half_Adder_bv_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fc7b85b262884fa59895eb63740f3cc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Half_Adder_bv_tb_behav xil_defaultlib.Half_Adder_bv_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Half_Adder_bv_tb_behav -key {Behavioral:sim_1:Functional:Half_Adder_bv_tb} -tclbatch {Half_Adder_bv_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Half_Adder_bv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Half_Adder_bv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {D:/Sem4/COA/project_5/project_5.srcs/sim_1/new/Half_Adder_bv_tb.vhd} 74
remove_bps -file {D:/Sem4/COA/project_5/project_5.srcs/sim_1/new/Half_Adder_bv_tb.vhd} -line 74
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Half_Adder_bv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Half_Adder_bv_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem4/COA/project_5/project_5.srcs/sources_1/new/Half_Adder_bv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_Adder_bv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem4/COA/project_5/project_5.srcs/sim_1/new/Half_Adder_bv_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_Adder_bv_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fc7b85b262884fa59895eb63740f3cc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Half_Adder_bv_tb_behav xil_defaultlib.Half_Adder_bv_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder_bv [half_adder_bv_default]
Compiling architecture behavioral of entity xil_defaultlib.half_adder_bv_tb
Built simulation snapshot Half_Adder_bv_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sem4/COA/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Half_Adder_bv_tb_behav -key {Behavioral:sim_1:Functional:Half_Adder_bv_tb} -tclbatch {Half_Adder_bv_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Half_Adder_bv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Half_Adder_bv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 21:27:19 2021...
