<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p662" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_662{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_662{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_662{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_662{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_662{left:96px;bottom:1040px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t6_662{left:225px;bottom:1039px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_662{left:96px;bottom:1018px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t8_662{left:96px;bottom:997px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t9_662{left:96px;bottom:961px;letter-spacing:0.12px;word-spacing:-0.71px;}
#ta_662{left:96px;bottom:940px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tb_662{left:96px;bottom:909px;letter-spacing:0.13px;}
#tc_662{left:124px;bottom:909px;letter-spacing:0.11px;word-spacing:0.02px;}
#td_662{left:96px;bottom:879px;letter-spacing:0.13px;}
#te_662{left:124px;bottom:879px;letter-spacing:0.12px;word-spacing:0.01px;}
#tf_662{left:96px;bottom:848px;letter-spacing:0.13px;}
#tg_662{left:124px;bottom:848px;letter-spacing:0.13px;}
#th_662{left:96px;bottom:813px;letter-spacing:0.13px;word-spacing:-1.07px;}
#ti_662{left:96px;bottom:792px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tj_662{left:96px;bottom:770px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tk_662{left:96px;bottom:735px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_662{left:96px;bottom:714px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tm_662{left:96px;bottom:692px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_662{left:96px;bottom:656px;letter-spacing:-0.12px;word-spacing:0.03px;}
#to_662{left:280px;bottom:655px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tp_662{left:514px;bottom:655px;letter-spacing:0.09px;word-spacing:-0.4px;}
#tq_662{left:641px;bottom:655px;letter-spacing:0.04px;word-spacing:-0.36px;}
#tr_662{left:96px;bottom:634px;letter-spacing:0.12px;word-spacing:-0.83px;}
#ts_662{left:96px;bottom:613px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tt_662{left:96px;bottom:577px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tu_662{left:267px;bottom:577px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tv_662{left:96px;bottom:556px;letter-spacing:0.12px;word-spacing:-0.71px;}
#tw_662{left:96px;bottom:535px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tx_662{left:96px;bottom:513px;letter-spacing:0.11px;word-spacing:-0.43px;}
#ty_662{left:96px;bottom:492px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_662{left:96px;bottom:457px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t10_662{left:436px;bottom:457px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t11_662{left:96px;bottom:435px;letter-spacing:0.09px;word-spacing:-0.31px;}
#t12_662{left:376px;bottom:435px;}
#t13_662{left:382px;bottom:435px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_662{left:96px;bottom:414px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_662{left:96px;bottom:197px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_662{left:318px;bottom:196px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t17_662{left:96px;bottom:175px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t18_662{left:96px;bottom:154px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t19_662{left:96px;bottom:132px;letter-spacing:0.12px;word-spacing:-0.92px;}
#t1a_662{left:139px;bottom:365px;letter-spacing:-0.17px;word-spacing:1.08px;}
#t1b_662{left:200px;bottom:365px;}
#t1c_662{left:206px;bottom:365px;letter-spacing:0.12px;}
#t1d_662{left:240px;bottom:365px;letter-spacing:0.17px;word-spacing:-0.26px;}
#t1e_662{left:166px;bottom:336px;letter-spacing:0.17px;}
#t1f_662{left:274px;bottom:336px;letter-spacing:0.18px;}
#t1g_662{left:501px;bottom:336px;letter-spacing:0.13px;word-spacing:0.04px;}
#t1h_662{left:190px;bottom:312px;}
#t1i_662{left:300px;bottom:312px;}
#t1j_662{left:363px;bottom:312px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1k_662{left:190px;bottom:288px;}
#t1l_662{left:300px;bottom:288px;}
#t1m_662{left:363px;bottom:288px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1n_662{left:190px;bottom:263px;}
#t1o_662{left:300px;bottom:263px;}
#t1p_662{left:363px;bottom:250px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1q_662{left:490px;bottom:249px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1r_662{left:706px;bottom:250px;}
#t1s_662{left:190px;bottom:239px;}
#t1t_662{left:300px;bottom:239px;}
#t1u_662{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_662{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_662{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_662{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s4_662{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_662{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_662{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_662{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_662{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s9_662{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sa_662{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sb_662{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts662" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg662Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg662" style="-webkit-user-select: none;"><object width="935" height="1210" data="662/662.svg" type="image/svg+xml" id="pdf662" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_662" class="t s1_662">207 </span><span id="t2_662" class="t s2_662">Memory System </span>
<span id="t3_662" class="t s1_662">AMD64 Technology </span><span id="t4_662" class="t s1_662">24593—Rev. 3.41—June 2023 </span>
<span id="t5_662" class="t s3_662">Cache Disable. </span><span id="t6_662" class="t s4_662">Bit 30 of the CR0 register is the cache-disable bit, CR0.CD. Caching is enabled </span>
<span id="t7_662" class="t s4_662">when CR0.CD is cleared to 0, and caching is disabled when CR0.CD is set to 1. When caching is </span>
<span id="t8_662" class="t s4_662">disabled, reads and writes access main memory. </span>
<span id="t9_662" class="t s4_662">Software can disable the cache while the cache still holds valid data (or instructions). If a read or write </span>
<span id="ta_662" class="t s4_662">hits the L1 data cache or the L2 cache when CR0.CD=1, the processor does the following: </span>
<span id="tb_662" class="t s4_662">1. </span><span id="tc_662" class="t s4_662">Writes the cache line back if it is in the modified or owned state. </span>
<span id="td_662" class="t s4_662">2. </span><span id="te_662" class="t s4_662">Invalidates the cache line. </span>
<span id="tf_662" class="t s4_662">3. </span><span id="tg_662" class="t s4_662">Performs a non-cacheable main-memory access to read or write the data. </span>
<span id="th_662" class="t s4_662">If an instruction fetch hits the L1 instruction cache when CR0.CD=1, some processor models may read </span>
<span id="ti_662" class="t s4_662">the cached instructions rather than access main memory. When CR0.CD=1, the exact behavior of L2 </span>
<span id="tj_662" class="t s4_662">and L3 caches is model-dependent, and may vary for different types of memory accesses. </span>
<span id="tk_662" class="t s4_662">The processor also responds to cache probes when CR0.CD=1. Probes that hit the cache cause the </span>
<span id="tl_662" class="t s4_662">processor to perform Step 1. Step 2 (cache-line invalidation) is performed only if the probe is </span>
<span id="tm_662" class="t s4_662">performed on behalf of a memory write or an exclusive read. </span>
<span id="tn_662" class="t s3_662">Writethrough Disable. </span><span id="to_662" class="t s4_662">Bit 29 of the CR0 register is the </span><span id="tp_662" class="t s5_662">not writethrough </span><span id="tq_662" class="t s4_662">disable bit, CR0.NW. In </span>
<span id="tr_662" class="t s4_662">early x86 processors, CR0.NW is used to control cache writethrough behavior, and the combination of </span>
<span id="ts_662" class="t s4_662">CR0.NW and CR0.CD determines the cache operating mode. </span>
<span id="tt_662" class="t s5_662">In early x86 processors</span><span id="tu_662" class="t s4_662">, clearing CR0.NW to 0 enables writeback caching for main memory, </span>
<span id="tv_662" class="t s4_662">effectively disabling writethrough caching for main memory. When CR0.NW=0, software can disable </span>
<span id="tw_662" class="t s4_662">writeback caching for specific memory pages or regions by using other cache control mechanisms. </span>
<span id="tx_662" class="t s4_662">When software sets CR0.NW to 1, writeback caching is disabled for main memory, while </span>
<span id="ty_662" class="t s4_662">writethrough caching is enabled. </span>
<span id="tz_662" class="t s5_662">In implementations of the AMD64 architecture</span><span id="t10_662" class="t s4_662">, CR0.NW is not used to qualify the cache operating </span>
<span id="t11_662" class="t s4_662">mode established by CR0.CD. Table 7</span><span id="t12_662" class="t s6_662">-</span><span id="t13_662" class="t s4_662">5 shows the effects of CR0.NW and CR0.CD on the AMD64 </span>
<span id="t14_662" class="t s4_662">architecture cache-operating modes. </span>
<span id="t15_662" class="t s3_662">Page-Level Cache Disable. </span><span id="t16_662" class="t s4_662">Bit 4 of all paging data-structure entries controls page-level cache </span>
<span id="t17_662" class="t s4_662">disable (PCD). When a data-structure-entry PCD bit is cleared to 0, the page table or physical page </span>
<span id="t18_662" class="t s4_662">pointed to by that entry is cacheable, as determined by the CR0.CD bit. When the PCD bit is set to 1, </span>
<span id="t19_662" class="t s4_662">the page table or physical page is not cacheable. The PCD bit in the paging data-structure base-register </span>
<span id="t1a_662" class="t s7_662">Table 7</span><span id="t1b_662" class="t s8_662">-</span><span id="t1c_662" class="t s7_662">5. </span><span id="t1d_662" class="t s7_662">AMD64 Architecture Cache-Operating Modes </span>
<span id="t1e_662" class="t s9_662">CR0.CD </span><span id="t1f_662" class="t s9_662">CR0.NW </span><span id="t1g_662" class="t s9_662">Cache Operating Mode </span>
<span id="t1h_662" class="t sa_662">0 </span><span id="t1i_662" class="t sa_662">0 </span><span id="t1j_662" class="t sa_662">Cache enabled with a writeback-caching policy. </span>
<span id="t1k_662" class="t sa_662">0 </span><span id="t1l_662" class="t sa_662">1 </span><span id="t1m_662" class="t sa_662">Invalid setting—causes a general-protection exception (#GP). </span>
<span id="t1n_662" class="t sa_662">1 </span><span id="t1o_662" class="t sa_662">0 </span>
<span id="t1p_662" class="t sa_662">Cache disabled. See </span><span id="t1q_662" class="t s4_662">“Cache Disable” on page 207</span><span id="t1r_662" class="t sa_662">. </span>
<span id="t1s_662" class="t sa_662">1 </span><span id="t1t_662" class="t sa_662">1 </span>
<span id="t1u_662" class="t sb_662">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
