/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [24:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [3:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  reg [14:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_35z;
  wire [23:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_9z & celloutsig_1_8z);
  assign celloutsig_1_18z = ~(celloutsig_1_13z & celloutsig_1_16z);
  assign celloutsig_0_20z = ~(celloutsig_0_6z & celloutsig_0_15z[0]);
  assign celloutsig_1_6z = !(celloutsig_1_1z ? celloutsig_1_5z[6] : celloutsig_1_1z);
  assign celloutsig_1_12z = !(celloutsig_1_3z ? celloutsig_1_9z : celloutsig_1_4z);
  assign celloutsig_0_6z = !(celloutsig_0_2z[5] ? celloutsig_0_5z : celloutsig_0_2z[1]);
  assign celloutsig_0_9z = !(celloutsig_0_3z ? in_data[30] : celloutsig_0_2z[1]);
  assign celloutsig_0_17z = !(celloutsig_0_1z ? celloutsig_0_13z[1] : celloutsig_0_5z);
  assign celloutsig_1_0z = ~(in_data[117] | in_data[99]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_2z[3] | celloutsig_0_9z);
  assign celloutsig_1_8z = ~(celloutsig_1_4z ^ celloutsig_1_7z[4]);
  assign celloutsig_1_9z = ~(celloutsig_1_7z[5] ^ celloutsig_1_7z[8]);
  assign celloutsig_1_16z = ~(celloutsig_1_9z ^ celloutsig_1_15z);
  assign celloutsig_0_36z = { celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_15z } & { celloutsig_0_26z[1], celloutsig_0_6z, celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_19z };
  assign celloutsig_0_25z = { celloutsig_0_7z[1], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_21z } & { celloutsig_0_19z[3], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_22z[6], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_26z } === { celloutsig_0_15z[3:0], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_4z = { in_data[175:151], celloutsig_1_2z } > in_data[159:131];
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z } > { celloutsig_1_2z[0], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_7z[7:2], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z } > { celloutsig_1_5z[4:0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_11z = celloutsig_0_0z[17:14] > { celloutsig_0_0z[17:16], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_4z[4:1], celloutsig_0_5z } > { celloutsig_0_2z[7:4], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[171:121] && in_data[179:129];
  assign celloutsig_0_8z = { celloutsig_0_7z[4:0], celloutsig_0_6z } && celloutsig_0_2z[14:9];
  assign celloutsig_0_29z = celloutsig_0_20z ? { celloutsig_0_2z[4:2], celloutsig_0_28z, 1'h1 } : { in_data[24:21], celloutsig_0_10z };
  assign celloutsig_0_35z = celloutsig_0_17z ? celloutsig_0_2z[11:0] : { celloutsig_0_25z[9:0], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_4z = celloutsig_0_2z[2] ? { celloutsig_0_2z[5:3], 1'h1, celloutsig_0_2z[1] } : celloutsig_0_2z[12:8];
  assign celloutsig_0_7z = celloutsig_0_4z[1] ? { celloutsig_0_0z[11:7], celloutsig_0_6z, celloutsig_0_5z } : celloutsig_0_2z[12:6];
  assign celloutsig_0_13z = celloutsig_0_11z ? in_data[74:69] : { celloutsig_0_7z[4:2], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_14z = celloutsig_0_11z ? celloutsig_0_0z[20:18] : celloutsig_0_4z[2:0];
  assign celloutsig_0_26z = celloutsig_0_19z[1] ? celloutsig_0_13z[4:1] : { celloutsig_0_19z[3:2], 1'h0, celloutsig_0_9z };
  assign celloutsig_0_3z = celloutsig_0_2z[11:9] !== { in_data[87:86], celloutsig_0_1z };
  assign celloutsig_1_5z = ~ in_data[178:172];
  assign celloutsig_0_19z = ~ { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_1z = | celloutsig_0_0z[14:0];
  assign celloutsig_1_19z = ^ { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z } - in_data[127:119];
  assign celloutsig_0_22z = celloutsig_0_2z[12:3] - { celloutsig_0_0z[18:14], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[93:69] ^ in_data[82:58];
  assign celloutsig_0_15z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z } ^ celloutsig_0_0z[8:4];
  assign celloutsig_0_5z = ~((in_data[21] & in_data[92]) | celloutsig_0_3z);
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[15:1];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_21z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_20z };
  assign { out_data[128], out_data[96], out_data[43:32], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
