
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004498                       # Number of seconds simulated
sim_ticks                                  4497559000                       # Number of ticks simulated
final_tick                                 4497559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 209339                       # Simulator instruction rate (inst/s)
host_op_rate                                   244126                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              207466178                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653604                       # Number of bytes of host memory used
host_seconds                                    21.68                       # Real time elapsed on the host
sim_insts                                     4538148                       # Number of instructions simulated
sim_ops                                       5292292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4650432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          155840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4806272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4650432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4650432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        52800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           52800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            72663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               75098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           825                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                825                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1033990216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           34649907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1068640122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1033990216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1033990216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11739701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11739701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11739701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1033990216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          34649907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1080379824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       75098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        825                       # Number of write requests accepted
system.mem_ctrls.readBursts                     75098                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      825                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4789952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   38400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4806272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                52800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   194                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4497520000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 75098                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  825                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    629.048128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   448.079660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.771068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          939     12.25%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          946     12.34%     24.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          625      8.15%     32.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          510      6.65%     39.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          490      6.39%     45.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          412      5.37%     51.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          424      5.53%     56.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          518      6.76%     63.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2803     36.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7667                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2014.083333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    416.688295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2205.807133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            15     41.67%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      5.56%     47.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      2.78%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      2.78%     52.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      2.78%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      2.78%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      2.78%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      2.78%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      2.78%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4     11.11%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      2.78%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      5.56%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      2.78%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      2.78%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      2.78%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      2.78%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.956183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    289847500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1693153750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  374215000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      3872.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22622.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1065.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1068.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    67223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     538                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59237.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 38246040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 20868375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               361069800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1937520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            293439120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3012037605                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             53617500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             3781215960                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            841.593151                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     73498250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     150020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4269421750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 19648440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10720875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               221465400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1950480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            293439120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2918716920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            135477750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             3601418985                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            801.575362                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    200274250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     150020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4142882750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1296080                       # Number of BP lookups
system.cpu.branchPred.condPredicted            932181                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             73204                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               553448                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  512725                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.641946                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  167045                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4204                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          8995119                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2903209                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7202962                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1296080                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             679770                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1675229                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  159261                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           311                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1007717                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 45272                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4658543                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.790880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.979375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3072629     65.96%     65.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   237748      5.10%     71.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   201234      4.32%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   100397      2.16%     77.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   109645      2.35%     79.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    73619      1.58%     81.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    86737      1.86%     83.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   137886      2.96%     86.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   638648     13.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4658543                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.144087                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.800763                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2547272                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                611412                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1328845                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 93600                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  77414                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               213512                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2272                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                7960628                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4439                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  77414                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2598018                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  274881                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         208966                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1369877                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                129387                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7785429                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  91465                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    137                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  14795                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11148128                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              36304846                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10576135                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               318                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7421138                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3726990                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              16894                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6425                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    267503                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               565672                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              496124                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             25556                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           175069                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7405845                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6463                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6148157                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4077                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2120016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6453323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4658543                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.319760                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.785661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2316412     49.72%     49.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              800175     17.18%     66.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              579351     12.44%     79.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              304045      6.53%     85.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              294740      6.33%     92.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              173482      3.72%     95.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              129335      2.78%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               33259      0.71%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               27744      0.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4658543                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   61743     78.04%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5977      7.55%     85.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11398     14.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5058026     82.27%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111272      1.81%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              59      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     84.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          14784      0.24%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               527995      8.59%     92.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              436013      7.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6148157                       # Type of FU issued
system.cpu.iq.rate                           0.683499                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       79118                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012869                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17037291                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9531508                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6015008                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 761                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                910                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          291                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6226893                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     382                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            10429                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       165372                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       100166                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        26083                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  77414                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  261108                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3435                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7412321                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23945                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                565672                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               496124                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6417                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2380                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   655                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             98                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          47967                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        38467                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                86434                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6075663                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                501219                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             72494                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            13                       # number of nop insts executed
system.cpu.iew.exec_refs                       929818                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   926901                       # Number of branches executed
system.cpu.iew.exec_stores                     428599                       # Number of stores executed
system.cpu.iew.exec_rate                     0.675440                       # Inst execution rate
system.cpu.iew.wb_sent                        6024412                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6015299                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3922435                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10393625                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.668729                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.377389                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2120064                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            6448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             70988                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4350910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.216364                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.895928                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2283549     52.48%     52.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       941768     21.65%     74.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       373803      8.59%     82.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       251108      5.77%     88.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       156781      3.60%     92.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        98727      2.27%     94.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       100239      2.30%     96.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32079      0.74%     97.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       112856      2.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4350910                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4538148                       # Number of instructions committed
system.cpu.commit.committedOps                5292292                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         796258                       # Number of memory references committed
system.cpu.commit.loads                        400300                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.branches                     809992                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4765687                       # Number of committed integer instructions.
system.cpu.commit.function_calls               135110                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4371990     82.61%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109260      2.06%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        14784      0.28%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          400300      7.56%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395958      7.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5292292                       # Class of committed instruction
system.cpu.commit.bw_lim_events                112856                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11643814                       # The number of ROB reads
system.cpu.rob.rob_writes                    15126453                       # The number of ROB writes
system.cpu.timesIdled                           66285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4336576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4538148                       # Number of Instructions Simulated
system.cpu.committedOps                       5292292                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.982112                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.982112                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.504512                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.504512                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7563297                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4543102                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       150                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      275                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  19577795                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3882489                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  918894                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6427                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              2371                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.952333                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              780244                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2435                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            320.428747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          14260750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.952333                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1576233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1576233                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       387880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          387880                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       392277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392277                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           45                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        780157                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           780157                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       780157                       # number of overall hits
system.cpu.dcache.overall_hits::total          780157                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3957                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2691                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2691                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         6648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         6648                       # number of overall misses
system.cpu.dcache.overall_misses::total          6648                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    199673750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    199673750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    109396748                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    109396748                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       289000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       289000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    309070498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    309070498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    309070498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    309070498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       391837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       391837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       786805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       786805                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       786805                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       786805                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010099                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006813                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006813                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.008449                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008449                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.008449                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008449                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50460.892090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50460.892090                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 40652.823486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40652.823486                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 41285.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 41285.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46490.748797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46490.748797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46490.748797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46490.748797                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          604                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          825                       # number of writebacks
system.cpu.dcache.writebacks::total               825                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2280                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2280                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1933                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1933                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4213                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1677                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2435                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     85752250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     85752250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     38191750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38191750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    123944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    123944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    123944000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    123944000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003095                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003095                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003095                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003095                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51134.317233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51134.317233                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50384.894459                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50384.894459                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50901.026694                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50901.026694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50901.026694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50901.026694                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             72597                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.971130                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              912148                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72661                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.553474                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           5538750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.971130                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2088091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2088091                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       912148                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          912148                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        912148                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           912148                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       912148                       # number of overall hits
system.cpu.icache.overall_hits::total          912148                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        95567                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         95567                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        95567                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          95567                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        95567                       # number of overall misses
system.cpu.icache.overall_misses::total         95567                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4366920998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4366920998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4366920998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4366920998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4366920998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4366920998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1007715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1007715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1007715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1007715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1007715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1007715                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.094835                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.094835                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.094835                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.094835                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.094835                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.094835                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45694.863269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45694.863269                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45694.863269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45694.863269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45694.863269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45694.863269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1134                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.304348                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        22904                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        22904                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        22904                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        22904                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        22904                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        22904                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        72663                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72663                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        72663                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72663                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        72663                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72663                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3406532499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3406532499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3406532499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3406532499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3406532499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3406532499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072107                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072107                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072107                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072107                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46881.253169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46881.253169                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46881.253169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46881.253169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46881.253169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46881.253169                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               74340                       # Transaction distribution
system.membus.trans_dist::ReadResp              74338                       # Transaction distribution
system.membus.trans_dist::Writeback               825                       # Transaction distribution
system.membus.trans_dist::ReadExReq               758                       # Transaction distribution
system.membus.trans_dist::ReadExResp              758                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       145324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 151019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4650304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       208640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4858944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             75923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   75923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75923                       # Request fanout histogram
system.membus.reqLayer0.occupancy            39611500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          198181750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6491500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
