[2025-09-17 08:58:54] START suite=qualcomm_srv trace=srv668_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv668_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2629208 heartbeat IPC: 3.803 cumulative IPC: 3.803 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5074112 heartbeat IPC: 4.09 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5074112 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5074112 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13912851 heartbeat IPC: 1.131 cumulative IPC: 1.131 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22633755 heartbeat IPC: 1.147 cumulative IPC: 1.139 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 31363179 heartbeat IPC: 1.146 cumulative IPC: 1.141 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 40260065 heartbeat IPC: 1.124 cumulative IPC: 1.137 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 49052327 heartbeat IPC: 1.137 cumulative IPC: 1.137 (Simulation time: 00 hr 07 min 12 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 57795094 heartbeat IPC: 1.144 cumulative IPC: 1.138 (Simulation time: 00 hr 08 min 22 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv668_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 66594152 heartbeat IPC: 1.136 cumulative IPC: 1.138 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 75326538 heartbeat IPC: 1.145 cumulative IPC: 1.139 (Simulation time: 00 hr 10 min 36 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 84024222 heartbeat IPC: 1.15 cumulative IPC: 1.14 (Simulation time: 00 hr 11 min 46 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 87748091 cumulative IPC: 1.14 (Simulation time: 00 hr 12 min 54 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 87748091 cumulative IPC: 1.14 (Simulation time: 00 hr 12 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv668_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.14 instructions: 100000004 cycles: 87748091
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.42 Average ROB Occupancy at Mispredict: 28.12
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1263
BRANCH_INDIRECT: 0.358
BRANCH_CONDITIONAL: 11.52
BRANCH_DIRECT_CALL: 0.4771
BRANCH_INDIRECT_CALL: 0.5117
BRANCH_RETURN: 0.4215


====Backend Stall Breakdown====
ROB_STALL: 120014
LQ_STALL: 0
SQ_STALL: 359900


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 200.72917
REPLAY_LOAD: 64.92405
NON_REPLAY_LOAD: 14.08592

== Total ==
ADDR_TRANS: 9635
REPLAY_LOAD: 5129
NON_REPLAY_LOAD: 105250

== Counts ==
ADDR_TRANS: 48
REPLAY_LOAD: 79
NON_REPLAY_LOAD: 7472

cpu0->cpu0_STLB TOTAL        ACCESS:    2065195 HIT:    2051564 MISS:      13631 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2065195 HIT:    2051564 MISS:      13631 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 82.97 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9702197 HIT:    8423723 MISS:    1278474 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7914165 HIT:    6794266 MISS:    1119899 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601237 HIT:     464493 MISS:     136744 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1164175 HIT:    1153932 MISS:      10243 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22620 HIT:      11032 MISS:      11588 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.95 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15176928 HIT:    7627868 MISS:    7549060 MSHR_MERGE:    1831055
cpu0->cpu0_L1I LOAD         ACCESS:   15176928 HIT:    7627868 MISS:    7549060 MSHR_MERGE:    1831055
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.07 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29771100 HIT:   25233981 MISS:    4537119 MSHR_MERGE:    1717070
cpu0->cpu0_L1D LOAD         ACCESS:   16557936 HIT:   13865749 MISS:    2692187 MSHR_MERGE:     495996
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13185611 HIT:   11363437 MISS:    1822174 MSHR_MERGE:    1220936
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27553 HIT:       4795 MISS:      22758 MSHR_MERGE:        138
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.12 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12462829 HIT:   10340338 MISS:    2122491 MSHR_MERGE:    1070870
cpu0->cpu0_ITLB LOAD         ACCESS:   12462829 HIT:   10340338 MISS:    2122491 MSHR_MERGE:    1070870
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.345 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28346527 HIT:   26988523 MISS:    1358004 MSHR_MERGE:     344430
cpu0->cpu0_DTLB LOAD         ACCESS:   28346527 HIT:   26988523 MISS:    1358004 MSHR_MERGE:     344430
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.737 cycles
cpu0->LLC TOTAL        ACCESS:    1497045 HIT:    1470540 MISS:      26505 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1119899 HIT:    1101947 MISS:      17952 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     136744 HIT:     131073 MISS:       5671 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     228814 HIT:     228696 MISS:        118 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11588 HIT:       8824 MISS:       2764 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        966
  ROW_BUFFER_MISS:      25419
  AVG DBUS CONGESTED CYCLE: 3.209
Channel 0 WQ ROW_BUFFER_HIT:        171
  ROW_BUFFER_MISS:       2494
  FULL:          0
Channel 0 REFRESHES ISSUED:       7313

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       511588       567661        82566         2069
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           53         2332          971          267
  STLB miss resolved @ L2C                0         1689         2126          945           92
  STLB miss resolved @ LLC                0          874         1796         3182          699
  STLB miss resolved @ MEM                0            1          504         2080         1177

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             189372        54171      1359730       183063          190
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1284          441           31
  STLB miss resolved @ L2C                0          875         6868         1812            4
  STLB miss resolved @ LLC                0          570         3403         1357           33
  STLB miss resolved @ MEM                0            0           71          122          134
[2025-09-17 09:11:48] END   suite=qualcomm_srv trace=srv668_ap (rc=0)
