Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Sat Sep 27 12:21:49 2025
| Host         : study-box running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ProcesserCoreSystem_control_sets_placed.rpt
| Design       : ProcesserCoreSystem
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             503 |          158 |
| No           | No                    | Yes                    |             142 |           64 |
| No           | Yes                   | No                     |              66 |           18 |
| Yes          | No                    | No                     |             770 |          199 |
| Yes          | No                    | Yes                    |            1258 |          727 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                                                                                            Enable Signal                                                                                           |                                                                                          Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/p_1_out[1]                                                                                                                                                         | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/p_1_out[0]                                                                                                                                                         | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/u_uart_tx/uart_txd_i_1_n_0                                                                                                                                         | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/u_uart_tx/tx_cnt[3]_i_1_n_0                                                                                                                                        | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/u_uart_rx/rx_cnt[3]_i_1_n_0                                                                                                                                        | u_memory_interface/u_system_bus/u_uart_rx/uart_rx_done_i_2_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_operation_controller/E[0]                                                                                                                                                                        | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |                2 |              5 |         2.50 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/flash_i_write_data[15]_i_1_n_0                                                                                                                                     | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/flash_i_write_data[7]_i_1_n_0                                                                                                                                      | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/u_uart_tx/tx_data_t[7]_i_1_n_0                                                                                                                                     | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/flash_i_write_data[31]_i_1_n_0                                                                                                                                     | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/uart_tx_en_i_1_n_0                                                                                                                                                 | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/flash_i_write_data[23]_i_1_n_0                                                                                                                                     | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_instruction_fetch/if_done                                                                                                                                                                        | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/u_uart_rx/rx_flag0                                                                                                                                                 | u_memory_interface/u_system_bus/u_uart_rx/uart_rx_done_i_2_n_0                                                                                                                                     |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/flash_i_write_addr[14]_i_1_n_0                                                                                                                                     | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                4 |             15 |         3.75 |
|  sys_clk_IBUF_BUFG | u_decoder/micro_code_reg[6]_0                                                                                                                                                                      | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               14 |             16 |         1.14 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/signal[7]_i_1_n_0                                                                                                                                                  | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG | u_instruction_fetch/ir_A[15]_i_1_n_0                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |                3 |             16 |         5.33 |
|  sys_clk_IBUF_BUFG | u_instruction_fetch/ir_B[15]_i_1_n_0                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |                8 |             16 |         2.00 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                                    | u_memory_interface/u_system_bus/u_uart_rx/uart_rx_done_i_2_n_0                                                                                                                                     |                8 |             22 |         2.75 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                                    | u_key_debounce/key_d0[1]_i_1_n_0                                                                                                                                                                   |               11 |             26 |         2.36 |
|  sys_clk_IBUF_BUFG | u_alu/E[0]                                                                                                                                                                                         | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               14 |             31 |         2.21 |
|  sys_clk_IBUF_BUFG | u_instruction_fetch/i_bus_addr[31]_i_1_n_0                                                                                                                                                         | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |                9 |             31 |         3.44 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/system_tick                                                                                                                                                        | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                8 |             32 |         4.00 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[10]                                                                                                                                                              | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               31 |             32 |         1.03 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/key0_pos                                                                                                                                                           | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |                8 |             32 |         4.00 |
|  sys_clk_IBUF_BUFG | u_decoder/micro_code_reg[4]_0[0]                                                                                                                                                                   | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               30 |             32 |         1.07 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[8]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               24 |             32 |         1.33 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[7]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               22 |             32 |         1.45 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[11]                                                                                                                                                              | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               23 |             32 |         1.39 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[13]                                                                                                                                                              | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               15 |             32 |         2.13 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[5]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               24 |             32 |         1.33 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[9]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               24 |             32 |         1.33 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[1]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               21 |             32 |         1.52 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[3]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               30 |             32 |         1.07 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[12]                                                                                                                                                              | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               23 |             32 |         1.39 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[0]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               29 |             32 |         1.10 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[2]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               19 |             32 |         1.68 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[6]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               31 |             32 |         1.03 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[14]                                                                                                                                                              | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               28 |             32 |         1.14 |
|  sys_clk_IBUF_BUFG | u_alu/register_set_code_reg[14]_0[4]                                                                                                                                                               | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               22 |             32 |         1.45 |
|  sys_clk_IBUF_BUFG | u_memory_interface/u_system_bus/douta[31]_i_1_n_0                                                                                                                                                  | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |               14 |             32 |         2.29 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                                    | u_alu/u_udiv/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q |                9 |             33 |         3.67 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                                    | u_alu/s_sdiv/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q |                9 |             33 |         3.67 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                                    | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               26 |             40 |         1.54 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                                    | u_memory_interface/u_system_bus/u_uart_tx/sys_rst_n_0                                                                                                                                              |               19 |             54 |         2.84 |
|  sys_clk_IBUF_BUFG | u_decoder/micro_code_reg[62]_1[0]                                                                                                                                                                  | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               16 |             64 |         4.00 |
|  sys_clk_IBUF_BUFG | u_alu/u_udiv/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/opt_has_pipe.first_q |                                                                                                                                                                                                    |               34 |            112 |         3.29 |
|  sys_clk_IBUF_BUFG | u_alu/s_sdiv/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/opt_has_pipe.first_q |                                                                                                                                                                                                    |               23 |            114 |         4.96 |
|  sys_clk_IBUF_BUFG | u_operation_controller/Q[2]                                                                                                                                                                        | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |               96 |            182 |         1.90 |
|  sys_clk_IBUF_BUFG | u_operation_controller/Q[1]                                                                                                                                                                        | u_memory_interface/u_system_bus/cpu_rst_n                                                                                                                                                          |              113 |            183 |         1.62 |
|  sys_clk_IBUF_BUFG | u_alu/u_udiv/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q |                                                                                                                                                                                                    |               53 |            208 |         3.92 |
|  sys_clk_IBUF_BUFG | u_alu/s_sdiv/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q |                                                                                                                                                                                                    |               89 |            336 |         3.78 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                                    |                                                                                                                                                                                                    |              158 |            514 |         3.25 |
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


