<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dml/dcn32/dcn32_fpu.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dml/dcn32</a> - dcn32_fpu.c<span style="font-size: 80%;"> (source / <a href="dcn32_fpu.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1129</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">24</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: MIT</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Copyright 2022 Advanced Micro Devices, Inc.</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="6"><span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="7"><span class="lineNum">       7 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="8"><span class="lineNum">       8 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="9"><span class="lineNum">       9 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="10"><span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="11"><span class="lineNum">      11 </span>            :  *</a>
<a name="12"><span class="lineNum">      12 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="13"><span class="lineNum">      13 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="14"><span class="lineNum">      14 </span>            :  *</a>
<a name="15"><span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="16"><span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="17"><span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="18"><span class="lineNum">      18 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="19"><span class="lineNum">      19 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="20"><span class="lineNum">      20 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="21"><span class="lineNum">      21 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="22"><span class="lineNum">      22 </span>            :  *</a>
<a name="23"><span class="lineNum">      23 </span>            :  * Authors: AMD</a>
<a name="24"><span class="lineNum">      24 </span>            :  *</a>
<a name="25"><span class="lineNum">      25 </span>            :  */</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;dcn32_fpu.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;dc_link_dp.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;dcn32/dcn32_resource.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dcn20/dcn20_resource.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;display_mode_vba_util_32.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : // We need this includes for WATERMARKS_* defines</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;clk_mgr/dcn32/dcn32_smu13_driver_if.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;dcn30/dcn30_resource.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : #define DC_LOGGER_INIT(logger)</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : struct _vcs_dpi_ip_params_st dcn3_2_ip = {</a>
<a name="38"><span class="lineNum">      38 </span>            :         .gpuvm_enable = 0,</a>
<a name="39"><span class="lineNum">      39 </span>            :         .gpuvm_max_page_table_levels = 4,</a>
<a name="40"><span class="lineNum">      40 </span>            :         .hostvm_enable = 0,</a>
<a name="41"><span class="lineNum">      41 </span>            :         .rob_buffer_size_kbytes = 128,</a>
<a name="42"><span class="lineNum">      42 </span>            :         .det_buffer_size_kbytes = DCN3_2_DEFAULT_DET_SIZE,</a>
<a name="43"><span class="lineNum">      43 </span>            :         .config_return_buffer_size_in_kbytes = 1280,</a>
<a name="44"><span class="lineNum">      44 </span>            :         .compressed_buffer_segment_size_in_kbytes = 64,</a>
<a name="45"><span class="lineNum">      45 </span>            :         .meta_fifo_size_in_kentries = 22,</a>
<a name="46"><span class="lineNum">      46 </span>            :         .zero_size_buffer_entries = 512,</a>
<a name="47"><span class="lineNum">      47 </span>            :         .compbuf_reserved_space_64b = 256,</a>
<a name="48"><span class="lineNum">      48 </span>            :         .compbuf_reserved_space_zs = 64,</a>
<a name="49"><span class="lineNum">      49 </span>            :         .dpp_output_buffer_pixels = 2560,</a>
<a name="50"><span class="lineNum">      50 </span>            :         .opp_output_buffer_lines = 1,</a>
<a name="51"><span class="lineNum">      51 </span>            :         .pixel_chunk_size_kbytes = 8,</a>
<a name="52"><span class="lineNum">      52 </span>            :         .alpha_pixel_chunk_size_kbytes = 4,</a>
<a name="53"><span class="lineNum">      53 </span>            :         .min_pixel_chunk_size_bytes = 1024,</a>
<a name="54"><span class="lineNum">      54 </span>            :         .dcc_meta_buffer_size_bytes = 6272,</a>
<a name="55"><span class="lineNum">      55 </span>            :         .meta_chunk_size_kbytes = 2,</a>
<a name="56"><span class="lineNum">      56 </span>            :         .min_meta_chunk_size_bytes = 256,</a>
<a name="57"><span class="lineNum">      57 </span>            :         .writeback_chunk_size_kbytes = 8,</a>
<a name="58"><span class="lineNum">      58 </span>            :         .ptoi_supported = false,</a>
<a name="59"><span class="lineNum">      59 </span>            :         .num_dsc = 4,</a>
<a name="60"><span class="lineNum">      60 </span>            :         .maximum_dsc_bits_per_component = 12,</a>
<a name="61"><span class="lineNum">      61 </span>            :         .maximum_pixels_per_line_per_dsc_unit = 6016,</a>
<a name="62"><span class="lineNum">      62 </span>            :         .dsc422_native_support = true,</a>
<a name="63"><span class="lineNum">      63 </span>            :         .is_line_buffer_bpp_fixed = true,</a>
<a name="64"><span class="lineNum">      64 </span>            :         .line_buffer_fixed_bpp = 57,</a>
<a name="65"><span class="lineNum">      65 </span>            :         .line_buffer_size_bits = 1171920,</a>
<a name="66"><span class="lineNum">      66 </span>            :         .max_line_buffer_lines = 32,</a>
<a name="67"><span class="lineNum">      67 </span>            :         .writeback_interface_buffer_size_kbytes = 90,</a>
<a name="68"><span class="lineNum">      68 </span>            :         .max_num_dpp = 4,</a>
<a name="69"><span class="lineNum">      69 </span>            :         .max_num_otg = 4,</a>
<a name="70"><span class="lineNum">      70 </span>            :         .max_num_hdmi_frl_outputs = 1,</a>
<a name="71"><span class="lineNum">      71 </span>            :         .max_num_wb = 1,</a>
<a name="72"><span class="lineNum">      72 </span>            :         .max_dchub_pscl_bw_pix_per_clk = 4,</a>
<a name="73"><span class="lineNum">      73 </span>            :         .max_pscl_lb_bw_pix_per_clk = 2,</a>
<a name="74"><span class="lineNum">      74 </span>            :         .max_lb_vscl_bw_pix_per_clk = 4,</a>
<a name="75"><span class="lineNum">      75 </span>            :         .max_vscl_hscl_bw_pix_per_clk = 4,</a>
<a name="76"><span class="lineNum">      76 </span>            :         .max_hscl_ratio = 6,</a>
<a name="77"><span class="lineNum">      77 </span>            :         .max_vscl_ratio = 6,</a>
<a name="78"><span class="lineNum">      78 </span>            :         .max_hscl_taps = 8,</a>
<a name="79"><span class="lineNum">      79 </span>            :         .max_vscl_taps = 8,</a>
<a name="80"><span class="lineNum">      80 </span>            :         .dpte_buffer_size_in_pte_reqs_luma = 64,</a>
<a name="81"><span class="lineNum">      81 </span>            :         .dpte_buffer_size_in_pte_reqs_chroma = 34,</a>
<a name="82"><span class="lineNum">      82 </span>            :         .dispclk_ramp_margin_percent = 1,</a>
<a name="83"><span class="lineNum">      83 </span>            :         .max_inter_dcn_tile_repeaters = 8,</a>
<a name="84"><span class="lineNum">      84 </span>            :         .cursor_buffer_size = 16,</a>
<a name="85"><span class="lineNum">      85 </span>            :         .cursor_chunk_size = 2,</a>
<a name="86"><span class="lineNum">      86 </span>            :         .writeback_line_buffer_buffer_size = 0,</a>
<a name="87"><span class="lineNum">      87 </span>            :         .writeback_min_hscl_ratio = 1,</a>
<a name="88"><span class="lineNum">      88 </span>            :         .writeback_min_vscl_ratio = 1,</a>
<a name="89"><span class="lineNum">      89 </span>            :         .writeback_max_hscl_ratio = 1,</a>
<a name="90"><span class="lineNum">      90 </span>            :         .writeback_max_vscl_ratio = 1,</a>
<a name="91"><span class="lineNum">      91 </span>            :         .writeback_max_hscl_taps = 1,</a>
<a name="92"><span class="lineNum">      92 </span>            :         .writeback_max_vscl_taps = 1,</a>
<a name="93"><span class="lineNum">      93 </span>            :         .dppclk_delay_subtotal = 47,</a>
<a name="94"><span class="lineNum">      94 </span>            :         .dppclk_delay_scl = 50,</a>
<a name="95"><span class="lineNum">      95 </span>            :         .dppclk_delay_scl_lb_only = 16,</a>
<a name="96"><span class="lineNum">      96 </span>            :         .dppclk_delay_cnvc_formatter = 28,</a>
<a name="97"><span class="lineNum">      97 </span>            :         .dppclk_delay_cnvc_cursor = 6,</a>
<a name="98"><span class="lineNum">      98 </span>            :         .dispclk_delay_subtotal = 125,</a>
<a name="99"><span class="lineNum">      99 </span>            :         .dynamic_metadata_vm_enabled = false,</a>
<a name="100"><span class="lineNum">     100 </span>            :         .odm_combine_4to1_supported = false,</a>
<a name="101"><span class="lineNum">     101 </span>            :         .dcc_supported = true,</a>
<a name="102"><span class="lineNum">     102 </span>            :         .max_num_dp2p0_outputs = 2,</a>
<a name="103"><span class="lineNum">     103 </span>            :         .max_num_dp2p0_streams = 4,</a>
<a name="104"><span class="lineNum">     104 </span>            : };</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            : struct _vcs_dpi_soc_bounding_box_st dcn3_2_soc = {</a>
<a name="107"><span class="lineNum">     107 </span>            :         .clock_limits = {</a>
<a name="108"><span class="lineNum">     108 </span>            :                 {</a>
<a name="109"><span class="lineNum">     109 </span>            :                         .state = 0,</a>
<a name="110"><span class="lineNum">     110 </span>            :                         .dcfclk_mhz = 1564.0,</a>
<a name="111"><span class="lineNum">     111 </span>            :                         .fabricclk_mhz = 400.0,</a>
<a name="112"><span class="lineNum">     112 </span>            :                         .dispclk_mhz = 2150.0,</a>
<a name="113"><span class="lineNum">     113 </span>            :                         .dppclk_mhz = 2150.0,</a>
<a name="114"><span class="lineNum">     114 </span>            :                         .phyclk_mhz = 810.0,</a>
<a name="115"><span class="lineNum">     115 </span>            :                         .phyclk_d18_mhz = 667.0,</a>
<a name="116"><span class="lineNum">     116 </span>            :                         .phyclk_d32_mhz = 625.0,</a>
<a name="117"><span class="lineNum">     117 </span>            :                         .socclk_mhz = 1200.0,</a>
<a name="118"><span class="lineNum">     118 </span>            :                         .dscclk_mhz = 716.667,</a>
<a name="119"><span class="lineNum">     119 </span>            :                         .dram_speed_mts = 16000.0,</a>
<a name="120"><span class="lineNum">     120 </span>            :                         .dtbclk_mhz = 1564.0,</a>
<a name="121"><span class="lineNum">     121 </span>            :                 },</a>
<a name="122"><span class="lineNum">     122 </span>            :         },</a>
<a name="123"><span class="lineNum">     123 </span>            :         .num_states = 1,</a>
<a name="124"><span class="lineNum">     124 </span>            :         .sr_exit_time_us = 20.16,</a>
<a name="125"><span class="lineNum">     125 </span>            :         .sr_enter_plus_exit_time_us = 27.13,</a>
<a name="126"><span class="lineNum">     126 </span>            :         .sr_exit_z8_time_us = 285.0,</a>
<a name="127"><span class="lineNum">     127 </span>            :         .sr_enter_plus_exit_z8_time_us = 320,</a>
<a name="128"><span class="lineNum">     128 </span>            :         .writeback_latency_us = 12.0,</a>
<a name="129"><span class="lineNum">     129 </span>            :         .round_trip_ping_latency_dcfclk_cycles = 263,</a>
<a name="130"><span class="lineNum">     130 </span>            :         .urgent_latency_pixel_data_only_us = 4.0,</a>
<a name="131"><span class="lineNum">     131 </span>            :         .urgent_latency_pixel_mixed_with_vm_data_us = 4.0,</a>
<a name="132"><span class="lineNum">     132 </span>            :         .urgent_latency_vm_data_only_us = 4.0,</a>
<a name="133"><span class="lineNum">     133 </span>            :         .fclk_change_latency_us = 20,</a>
<a name="134"><span class="lineNum">     134 </span>            :         .usr_retraining_latency_us = 2,</a>
<a name="135"><span class="lineNum">     135 </span>            :         .smn_latency_us = 2,</a>
<a name="136"><span class="lineNum">     136 </span>            :         .mall_allocated_for_dcn_mbytes = 64,</a>
<a name="137"><span class="lineNum">     137 </span>            :         .urgent_out_of_order_return_per_channel_pixel_only_bytes = 4096,</a>
<a name="138"><span class="lineNum">     138 </span>            :         .urgent_out_of_order_return_per_channel_pixel_and_vm_bytes = 4096,</a>
<a name="139"><span class="lineNum">     139 </span>            :         .urgent_out_of_order_return_per_channel_vm_only_bytes = 4096,</a>
<a name="140"><span class="lineNum">     140 </span>            :         .pct_ideal_sdp_bw_after_urgent = 100.0,</a>
<a name="141"><span class="lineNum">     141 </span>            :         .pct_ideal_fabric_bw_after_urgent = 67.0,</a>
<a name="142"><span class="lineNum">     142 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_only = 20.0,</a>
<a name="143"><span class="lineNum">     143 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm = 60.0, // N/A, for now keep as is until DML implemented</a>
<a name="144"><span class="lineNum">     144 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_vm_only = 30.0, // N/A, for now keep as is until DML implemented</a>
<a name="145"><span class="lineNum">     145 </span>            :         .pct_ideal_dram_bw_after_urgent_strobe = 67.0,</a>
<a name="146"><span class="lineNum">     146 </span>            :         .max_avg_sdp_bw_use_normal_percent = 80.0,</a>
<a name="147"><span class="lineNum">     147 </span>            :         .max_avg_fabric_bw_use_normal_percent = 60.0,</a>
<a name="148"><span class="lineNum">     148 </span>            :         .max_avg_dram_bw_use_normal_strobe_percent = 50.0,</a>
<a name="149"><span class="lineNum">     149 </span>            :         .max_avg_dram_bw_use_normal_percent = 15.0,</a>
<a name="150"><span class="lineNum">     150 </span>            :         .num_chans = 8,</a>
<a name="151"><span class="lineNum">     151 </span>            :         .dram_channel_width_bytes = 2,</a>
<a name="152"><span class="lineNum">     152 </span>            :         .fabric_datapath_to_dcn_data_return_bytes = 64,</a>
<a name="153"><span class="lineNum">     153 </span>            :         .return_bus_width_bytes = 64,</a>
<a name="154"><span class="lineNum">     154 </span>            :         .downspread_percent = 0.38,</a>
<a name="155"><span class="lineNum">     155 </span>            :         .dcn_downspread_percent = 0.5,</a>
<a name="156"><span class="lineNum">     156 </span>            :         .dram_clock_change_latency_us = 400,</a>
<a name="157"><span class="lineNum">     157 </span>            :         .dispclk_dppclk_vco_speed_mhz = 4300.0,</a>
<a name="158"><span class="lineNum">     158 </span>            :         .do_urgent_latency_adjustment = true,</a>
<a name="159"><span class="lineNum">     159 </span>            :         .urgent_latency_adjustment_fabric_clock_component_us = 1.0,</a>
<a name="160"><span class="lineNum">     160 </span>            :         .urgent_latency_adjustment_fabric_clock_reference_mhz = 1000,</a>
<a name="161"><span class="lineNum">     161 </span>            : };</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 : void dcn32_build_wm_range_table_fpu(struct clk_mgr_internal *clk_mgr)</span></a>
<a name="164"><span class="lineNum">     164 </span>            : {</a>
<a name="165"><span class="lineNum">     165 </span>            :         /* defaults */</a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         double pstate_latency_us = clk_mgr-&gt;base.ctx-&gt;dc-&gt;dml.soc.dram_clock_change_latency_us;</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :         double fclk_change_latency_us = clk_mgr-&gt;base.ctx-&gt;dc-&gt;dml.soc.fclk_change_latency_us;</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :         double sr_exit_time_us = clk_mgr-&gt;base.ctx-&gt;dc-&gt;dml.soc.sr_exit_time_us;</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         double sr_enter_plus_exit_time_us = clk_mgr-&gt;base.ctx-&gt;dc-&gt;dml.soc.sr_enter_plus_exit_time_us;</span></a>
<a name="170"><span class="lineNum">     170 </span>            :         /* For min clocks use as reported by PM FW and report those as min */</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         uint16_t min_uclk_mhz                   = clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[0].memclk_mhz;</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         uint16_t min_dcfclk_mhz                 = clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[0].dcfclk_mhz;</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :         uint16_t setb_min_uclk_mhz              = min_uclk_mhz;</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :         uint16_t dcfclk_mhz_for_the_second_state = clk_mgr-&gt;base.ctx-&gt;dc-&gt;dml.soc.clock_limits[2].dcfclk_mhz;</span></a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span>            :         /* For Set B ranges use min clocks state 2 when available, and report those to PM FW */</a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :         if (dcfclk_mhz_for_the_second_state)</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.min_dcfclk = dcfclk_mhz_for_the_second_state;</span></a>
<a name="181"><span class="lineNum">     181 </span>            :         else</a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.min_dcfclk = clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[0].dcfclk_mhz;</span></a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         if (clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[2].memclk_mhz)</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 setb_min_uclk_mhz = clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[2].memclk_mhz;</span></a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span>            :         /* Set A - Normal - default values */</a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].valid = true;</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.pstate_latency_us = pstate_latency_us;</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.fclk_change_latency_us = fclk_change_latency_us;</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.sr_exit_time_us = sr_exit_time_us;</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.sr_enter_plus_exit_time_us = sr_enter_plus_exit_time_us;</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.wm_type = WATERMARKS_CLOCK_RANGE;</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz;</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.max_dcfclk = 0xFFFF;</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.min_uclk = min_uclk_mhz;</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.max_uclk = 0xFFFF;</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span>            :         /* Set B - Performance - higher clocks, using DPM[2] DCFCLK and UCLK */</a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].valid = true;</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.pstate_latency_us = pstate_latency_us;</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.fclk_change_latency_us = fclk_change_latency_us;</span></a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.sr_exit_time_us = sr_exit_time_us;</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.sr_enter_plus_exit_time_us = sr_enter_plus_exit_time_us;</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.wm_type = WATERMARKS_CLOCK_RANGE;</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.max_dcfclk = 0xFFFF;</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.min_uclk = setb_min_uclk_mhz;</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.max_uclk = 0xFFFF;</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            :         /* Set C - Dummy P-State - P-State latency set to &quot;dummy p-state&quot; value */</a>
<a name="211"><span class="lineNum">     211 </span>            :         /* 'DalDummyClockChangeLatencyNs' registry key option set to 0x7FFFFFFF can be used to disable Set C for dummy p-state */</a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         if (clk_mgr-&gt;base.ctx-&gt;dc-&gt;bb_overrides.dummy_clock_change_latency_ns != 0x7FFFFFFF) {</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].valid = true;</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.pstate_latency_us = 38;</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.fclk_change_latency_us = fclk_change_latency_us;</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.sr_exit_time_us = sr_exit_time_us;</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.sr_enter_plus_exit_time_us = sr_enter_plus_exit_time_us;</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.wm_type = WATERMARKS_DUMMY_PSTATE;</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz;</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.max_dcfclk = 0xFFFF;</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.min_uclk = min_uclk_mhz;</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.max_uclk = 0xFFFF;</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;dummy_pstate_table[0].dram_speed_mts = clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[0].memclk_mhz * 16;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;dummy_pstate_table[0].dummy_pstate_latency_us = 38;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;dummy_pstate_table[1].dram_speed_mts = clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[1].memclk_mhz * 16;</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;dummy_pstate_table[1].dummy_pstate_latency_us = 9;</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;dummy_pstate_table[2].dram_speed_mts = clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[2].memclk_mhz * 16;</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;dummy_pstate_table[2].dummy_pstate_latency_us = 8;</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;dummy_pstate_table[3].dram_speed_mts = clk_mgr-&gt;base.bw_params-&gt;clk_table.entries[3].memclk_mhz * 16;</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :                 clk_mgr-&gt;base.bw_params-&gt;dummy_pstate_table[3].dummy_pstate_latency_us = 5;</span></a>
<a name="231"><span class="lineNum">     231 </span>            :         }</a>
<a name="232"><span class="lineNum">     232 </span>            :         /* Set D - MALL - SR enter and exit time specific to MALL, TBD after bringup or later phase for now use DRAM values / 2 */</a>
<a name="233"><span class="lineNum">     233 </span>            :         /* For MALL DRAM clock change latency is N/A, for watermak calculations use lowest value dummy P state latency */</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].valid = true;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.pstate_latency_us = clk_mgr-&gt;base.bw_params-&gt;dummy_pstate_table[3].dummy_pstate_latency_us;</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.fclk_change_latency_us = fclk_change_latency_us;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.sr_exit_time_us = sr_exit_time_us / 2; // TBD</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.sr_enter_plus_exit_time_us = sr_enter_plus_exit_time_us / 2; // TBD</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.wm_type = WATERMARKS_MALL;</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz;</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.max_dcfclk = 0xFFFF;</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.min_uclk = min_uclk_mhz;</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :         clk_mgr-&gt;base.bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.max_uclk = 0xFFFF;</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 : }</span></a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span>            : /**</a>
<a name="247"><span class="lineNum">     247 </span>            :  * dcn32_helper_populate_phantom_dlg_params - Get DLG params for phantom pipes</a>
<a name="248"><span class="lineNum">     248 </span>            :  * and populate pipe_ctx with those params.</a>
<a name="249"><span class="lineNum">     249 </span>            :  *</a>
<a name="250"><span class="lineNum">     250 </span>            :  * This function must be called AFTER the phantom pipes are added to context</a>
<a name="251"><span class="lineNum">     251 </span>            :  * and run through DML (so that the DLG params for the phantom pipes can be</a>
<a name="252"><span class="lineNum">     252 </span>            :  * populated), and BEFORE we program the timing for the phantom pipes.</a>
<a name="253"><span class="lineNum">     253 </span>            :  *</a>
<a name="254"><span class="lineNum">     254 </span>            :  * @dc: [in] current dc state</a>
<a name="255"><span class="lineNum">     255 </span>            :  * @context: [in] new dc state</a>
<a name="256"><span class="lineNum">     256 </span>            :  * @pipes: [in] DML pipe params array</a>
<a name="257"><span class="lineNum">     257 </span>            :  * @pipe_cnt: [in] DML pipe count</a>
<a name="258"><span class="lineNum">     258 </span>            :  */</a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 : void dcn32_helper_populate_phantom_dlg_params(struct dc *dc,</span></a>
<a name="260"><span class="lineNum">     260 </span>            :                                               struct dc_state *context,</a>
<a name="261"><span class="lineNum">     261 </span>            :                                               display_e2e_pipe_params_st *pipes,</a>
<a name="262"><span class="lineNum">     262 </span>            :                                               int pipe_cnt)</a>
<a name="263"><span class="lineNum">     263 </span>            : {</a>
<a name="264"><span class="lineNum">     264 </span>            :         uint32_t i, pipe_idx;</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 if (!pipe-&gt;stream)</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 if (pipe-&gt;plane_state &amp;&amp; pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_PHANTOM) {</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].pipe.dest.vstartup_start =</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :                                 get_vstartup(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].pipe.dest.vupdate_offset =</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                                 get_vupdate_offset(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].pipe.dest.vupdate_width =</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :                                 get_vupdate_width(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].pipe.dest.vready_offset =</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                                 get_vready_offset(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                         pipe-&gt;pipe_dlg_param = pipes[pipe_idx].pipe.dest;</span></a>
<a name="284"><span class="lineNum">     284 </span>            :                 }</a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="286"><span class="lineNum">     286 </span>            :         }</a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 : }</span></a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 : bool dcn32_predict_pipe_split(struct dc_state *context, display_pipe_params_st pipe, int index)</span></a>
<a name="290"><span class="lineNum">     290 </span>            : {</a>
<a name="291"><span class="lineNum">     291 </span>            :         double pscl_throughput;</a>
<a name="292"><span class="lineNum">     292 </span>            :         double pscl_throughput_chroma;</a>
<a name="293"><span class="lineNum">     293 </span>            :         double dpp_clk_single_dpp, clock;</a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         double clk_frequency = 0.0;</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :         double vco_speed = context-&gt;bw_ctx.dml.soc.dispclk_dppclk_vco_speed_mhz;</span></a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         dml32_CalculateSinglePipeDPPCLKAndSCLThroughput(pipe.scale_ratio_depth.hscl_ratio,</span></a>
<a name="300"><span class="lineNum">     300 </span>            :                                                         pipe.scale_ratio_depth.hscl_ratio_c,</a>
<a name="301"><span class="lineNum">     301 </span>            :                                                         pipe.scale_ratio_depth.vscl_ratio,</a>
<a name="302"><span class="lineNum">     302 </span>            :                                                         pipe.scale_ratio_depth.vscl_ratio_c,</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :                                                         context-&gt;bw_ctx.dml.ip.max_dchub_pscl_bw_pix_per_clk,</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                                                         context-&gt;bw_ctx.dml.ip.max_pscl_lb_bw_pix_per_clk,</span></a>
<a name="305"><span class="lineNum">     305 </span>            :                                                         pipe.dest.pixel_rate_mhz,</a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :                                                         pipe.src.source_format,</span></a>
<a name="307"><span class="lineNum">     307 </span>            :                                                         pipe.scale_taps.htaps,</a>
<a name="308"><span class="lineNum">     308 </span>            :                                                         pipe.scale_taps.htaps_c,</a>
<a name="309"><span class="lineNum">     309 </span>            :                                                         pipe.scale_taps.vtaps,</a>
<a name="310"><span class="lineNum">     310 </span>            :                                                         pipe.scale_taps.vtaps_c,</a>
<a name="311"><span class="lineNum">     311 </span>            :                                                         /* Output */</a>
<a name="312"><span class="lineNum">     312 </span>            :                                                         &amp;pscl_throughput, &amp;pscl_throughput_chroma,</a>
<a name="313"><span class="lineNum">     313 </span>            :                                                         &amp;dpp_clk_single_dpp);</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         clock = dpp_clk_single_dpp * (1 + context-&gt;bw_ctx.dml.soc.dcn_downspread_percent / 100);</span></a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         if (clock &gt; 0)</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :                 clk_frequency = vco_speed * 4.0 / ((int)(vco_speed * 4.0));</span></a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         if (clk_frequency &gt; context-&gt;bw_ctx.dml.soc.clock_limits[index].dppclk_mhz)</span></a>
<a name="321"><span class="lineNum">     321 </span>            :                 return true;</a>
<a name="322"><span class="lineNum">     322 </span>            :         else</a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="324"><span class="lineNum">     324 </span>            : }</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 : static float calculate_net_bw_in_kbytes_sec(struct _vcs_dpi_voltage_scaling_st *entry)</span></a>
<a name="327"><span class="lineNum">     327 </span>            : {</a>
<a name="328"><span class="lineNum">     328 </span>            :         float memory_bw_kbytes_sec;</a>
<a name="329"><span class="lineNum">     329 </span>            :         float fabric_bw_kbytes_sec;</a>
<a name="330"><span class="lineNum">     330 </span>            :         float sdp_bw_kbytes_sec;</a>
<a name="331"><span class="lineNum">     331 </span>            :         float limiting_bw_kbytes_sec;</a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :         memory_bw_kbytes_sec = entry-&gt;dram_speed_mts *</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.num_chans *</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.dram_channel_width_bytes *</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :                                 ((float)dcn3_2_soc.pct_ideal_dram_sdp_bw_after_urgent_pixel_only / 100);</span></a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         fabric_bw_kbytes_sec = entry-&gt;fabricclk_mhz *</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.return_bus_width_bytes *</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :                                 ((float)dcn3_2_soc.pct_ideal_fabric_bw_after_urgent / 100);</span></a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :         sdp_bw_kbytes_sec = entry-&gt;dcfclk_mhz *</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.return_bus_width_bytes *</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :                                 ((float)dcn3_2_soc.pct_ideal_sdp_bw_after_urgent / 100);</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         limiting_bw_kbytes_sec = memory_bw_kbytes_sec;</span></a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :         if (fabric_bw_kbytes_sec &lt; limiting_bw_kbytes_sec)</span></a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 limiting_bw_kbytes_sec = fabric_bw_kbytes_sec;</span></a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         if (sdp_bw_kbytes_sec &lt; limiting_bw_kbytes_sec)</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 limiting_bw_kbytes_sec = sdp_bw_kbytes_sec;</span></a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :         return limiting_bw_kbytes_sec;</span></a>
<a name="355"><span class="lineNum">     355 </span>            : }</a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 : static void get_optimal_ntuple(struct _vcs_dpi_voltage_scaling_st *entry)</span></a>
<a name="358"><span class="lineNum">     358 </span>            : {</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         if (entry-&gt;dcfclk_mhz &gt; 0) {</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :                 float bw_on_sdp = entry-&gt;dcfclk_mhz * dcn3_2_soc.return_bus_width_bytes * ((float)dcn3_2_soc.pct_ideal_sdp_bw_after_urgent / 100);</span></a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 entry-&gt;fabricclk_mhz = bw_on_sdp / (dcn3_2_soc.return_bus_width_bytes * ((float)dcn3_2_soc.pct_ideal_fabric_bw_after_urgent / 100));</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 entry-&gt;dram_speed_mts = bw_on_sdp / (dcn3_2_soc.num_chans *</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.dram_channel_width_bytes * ((float)dcn3_2_soc.pct_ideal_dram_sdp_bw_after_urgent_pixel_only / 100));</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :         } else if (entry-&gt;fabricclk_mhz &gt; 0) {</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 float bw_on_fabric = entry-&gt;fabricclk_mhz * dcn3_2_soc.return_bus_width_bytes * ((float)dcn3_2_soc.pct_ideal_fabric_bw_after_urgent / 100);</span></a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 entry-&gt;dcfclk_mhz = bw_on_fabric / (dcn3_2_soc.return_bus_width_bytes * ((float)dcn3_2_soc.pct_ideal_sdp_bw_after_urgent / 100));</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 entry-&gt;dram_speed_mts = bw_on_fabric / (dcn3_2_soc.num_chans *</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.dram_channel_width_bytes * ((float)dcn3_2_soc.pct_ideal_dram_sdp_bw_after_urgent_pixel_only / 100));</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :         } else if (entry-&gt;dram_speed_mts &gt; 0) {</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 float bw_on_dram = entry-&gt;dram_speed_mts * dcn3_2_soc.num_chans *</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.dram_channel_width_bytes * ((float)dcn3_2_soc.pct_ideal_dram_sdp_bw_after_urgent_pixel_only / 100);</span></a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 entry-&gt;fabricclk_mhz = bw_on_dram / (dcn3_2_soc.return_bus_width_bytes * ((float)dcn3_2_soc.pct_ideal_fabric_bw_after_urgent / 100));</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 entry-&gt;dcfclk_mhz = bw_on_dram / (dcn3_2_soc.return_bus_width_bytes * ((float)dcn3_2_soc.pct_ideal_sdp_bw_after_urgent / 100));</span></a>
<a name="377"><span class="lineNum">     377 </span>            :         }</a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 : }</span></a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 : void insert_entry_into_table_sorted(struct _vcs_dpi_voltage_scaling_st *table,</span></a>
<a name="381"><span class="lineNum">     381 </span>            :                                     unsigned int *num_entries,</a>
<a name="382"><span class="lineNum">     382 </span>            :                                     struct _vcs_dpi_voltage_scaling_st *entry)</a>
<a name="383"><span class="lineNum">     383 </span>            : {</a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :         int i = 0;</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :         int index = 0;</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         float net_bw_of_new_state = 0;</span></a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :         get_optimal_ntuple(entry);</span></a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         if (*num_entries == 0) {</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :                 table[0] = *entry;</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :                 (*num_entries)++;</span></a>
<a name="395"><span class="lineNum">     395 </span>            :         } else {</a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :                 net_bw_of_new_state = calculate_net_bw_in_kbytes_sec(entry);</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 while (net_bw_of_new_state &gt; calculate_net_bw_in_kbytes_sec(&amp;table[index])) {</span></a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :                         index++;</span></a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :                         if (index &gt;= *num_entries)</span></a>
<a name="400"><span class="lineNum">     400 </span>            :                                 break;</a>
<a name="401"><span class="lineNum">     401 </span>            :                 }</a>
<a name="402"><span class="lineNum">     402 </span>            : </a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 for (i = *num_entries; i &gt; index; i--)</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :                         table[i] = table[i - 1];</span></a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 table[index] = *entry;</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 (*num_entries)++;</span></a>
<a name="408"><span class="lineNum">     408 </span>            :         }</a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 : }</span></a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span>            : /**</a>
<a name="412"><span class="lineNum">     412 </span>            :  * dcn32_set_phantom_stream_timing: Set timing params for the phantom stream</a>
<a name="413"><span class="lineNum">     413 </span>            :  *</a>
<a name="414"><span class="lineNum">     414 </span>            :  * Set timing params of the phantom stream based on calculated output from DML.</a>
<a name="415"><span class="lineNum">     415 </span>            :  * This function first gets the DML pipe index using the DC pipe index, then</a>
<a name="416"><span class="lineNum">     416 </span>            :  * calls into DML (get_subviewport_lines_needed_in_mall) to get the number of</a>
<a name="417"><span class="lineNum">     417 </span>            :  * lines required for SubVP MCLK switching and assigns to the phantom stream</a>
<a name="418"><span class="lineNum">     418 </span>            :  * accordingly.</a>
<a name="419"><span class="lineNum">     419 </span>            :  *</a>
<a name="420"><span class="lineNum">     420 </span>            :  * - The number of SubVP lines calculated in DML does not take into account</a>
<a name="421"><span class="lineNum">     421 </span>            :  * FW processing delays and required pstate allow width, so we must include</a>
<a name="422"><span class="lineNum">     422 </span>            :  * that separately.</a>
<a name="423"><span class="lineNum">     423 </span>            :  *</a>
<a name="424"><span class="lineNum">     424 </span>            :  * - Set phantom backporch = vstartup of main pipe</a>
<a name="425"><span class="lineNum">     425 </span>            :  *</a>
<a name="426"><span class="lineNum">     426 </span>            :  * @dc: current dc state</a>
<a name="427"><span class="lineNum">     427 </span>            :  * @context: new dc state</a>
<a name="428"><span class="lineNum">     428 </span>            :  * @ref_pipe: Main pipe for the phantom stream</a>
<a name="429"><span class="lineNum">     429 </span>            :  * @pipes: DML pipe params</a>
<a name="430"><span class="lineNum">     430 </span>            :  * @pipe_cnt: number of DML pipes</a>
<a name="431"><span class="lineNum">     431 </span>            :  * @dc_pipe_idx: DC pipe index for the main pipe (i.e. ref_pipe)</a>
<a name="432"><span class="lineNum">     432 </span>            :  */</a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 : void dcn32_set_phantom_stream_timing(struct dc *dc,</span></a>
<a name="434"><span class="lineNum">     434 </span>            :                                      struct dc_state *context,</a>
<a name="435"><span class="lineNum">     435 </span>            :                                      struct pipe_ctx *ref_pipe,</a>
<a name="436"><span class="lineNum">     436 </span>            :                                      struct dc_stream_state *phantom_stream,</a>
<a name="437"><span class="lineNum">     437 </span>            :                                      display_e2e_pipe_params_st *pipes,</a>
<a name="438"><span class="lineNum">     438 </span>            :                                      unsigned int pipe_cnt,</a>
<a name="439"><span class="lineNum">     439 </span>            :                                      unsigned int dc_pipe_idx)</a>
<a name="440"><span class="lineNum">     440 </span>            : {</a>
<a name="441"><span class="lineNum">     441 </span>            :         unsigned int i, pipe_idx;</a>
<a name="442"><span class="lineNum">     442 </span>            :         struct pipe_ctx *pipe;</a>
<a name="443"><span class="lineNum">     443 </span>            :         uint32_t phantom_vactive, phantom_bp, pstate_width_fw_delay_lines;</a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         unsigned int vlevel = context-&gt;bw_ctx.dml.vba.VoltageLevel;</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :         unsigned int dcfclk = context-&gt;bw_ctx.dml.vba.DCFCLKState[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb];</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :         unsigned int socclk = context-&gt;bw_ctx.dml.vba.SOCCLKPerState[vlevel];</span></a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span>            :         // Find DML pipe index (pipe_idx) using dc_pipe_idx</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :                 pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :                 if (!pipe-&gt;stream)</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :                 if (i == dc_pipe_idx)</span></a>
<a name="458"><span class="lineNum">     458 </span>            :                         break;</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="461"><span class="lineNum">     461 </span>            :         }</a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<a name="463"><span class="lineNum">     463 </span>            :         // Calculate lines required for pstate allow width and FW processing delays</a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :         pstate_width_fw_delay_lines = ((double)(dc-&gt;caps.subvp_fw_processing_delay_us +</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :                         dc-&gt;caps.subvp_pstate_allow_width_us) / 1000000) *</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :                         (ref_pipe-&gt;stream-&gt;timing.pix_clk_100hz * 100) /</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :                         (double)ref_pipe-&gt;stream-&gt;timing.h_total;</span></a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span>            :         // Update clks_cfg for calling into recalculate</a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel;</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = dcfclk;</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.socclk_mhz = socclk;</span></a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :         // DML calculation for MALL region doesn't take into account FW delay</a>
<a name="475"><span class="lineNum">     475 </span>            :         // and required pstate allow width for multi-display cases</a>
<a name="476"><span class="lineNum">     476 </span>            :         /* Add 16 lines margin to the MALL REGION because SUB_VP_START_LINE must be aligned</a>
<a name="477"><span class="lineNum">     477 </span>            :          * to 2 swaths (i.e. 16 lines)</a>
<a name="478"><span class="lineNum">     478 </span>            :          */</a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :         phantom_vactive = get_subviewport_lines_needed_in_mall(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx) +</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :                                 pstate_width_fw_delay_lines + dc-&gt;caps.subvp_swath_height_margin_lines;</span></a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            :         // For backporch of phantom pipe, use vstartup of the main pipe</a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 :         phantom_bp = get_vstartup(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="484"><span class="lineNum">     484 </span>            : </a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :         phantom_stream-&gt;dst.y = 0;</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :         phantom_stream-&gt;dst.height = phantom_vactive;</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         phantom_stream-&gt;src.y = 0;</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :         phantom_stream-&gt;src.height = phantom_vactive;</span></a>
<a name="489"><span class="lineNum">     489 </span>            : </a>
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 :         phantom_stream-&gt;timing.v_addressable = phantom_vactive;</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :         phantom_stream-&gt;timing.v_front_porch = 1;</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :         phantom_stream-&gt;timing.v_total = phantom_stream-&gt;timing.v_addressable +</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :                                                 phantom_stream-&gt;timing.v_front_porch +</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :                                                 phantom_stream-&gt;timing.v_sync_width +</span></a>
<a name="495"><span class="lineNum">     495 </span>            :                                                 phantom_bp;</a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :         phantom_stream-&gt;timing.flags.DSC = 0; // Don't need DSC for phantom timing</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 : }</span></a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span>            : /**</a>
<a name="500"><span class="lineNum">     500 </span>            :  * dcn32_get_num_free_pipes: Calculate number of free pipes</a>
<a name="501"><span class="lineNum">     501 </span>            :  *</a>
<a name="502"><span class="lineNum">     502 </span>            :  * This function assumes that a &quot;used&quot; pipe is a pipe that has</a>
<a name="503"><span class="lineNum">     503 </span>            :  * both a stream and a plane assigned to it.</a>
<a name="504"><span class="lineNum">     504 </span>            :  *</a>
<a name="505"><span class="lineNum">     505 </span>            :  * @dc: current dc state</a>
<a name="506"><span class="lineNum">     506 </span>            :  * @context: new dc state</a>
<a name="507"><span class="lineNum">     507 </span>            :  *</a>
<a name="508"><span class="lineNum">     508 </span>            :  * Return:</a>
<a name="509"><span class="lineNum">     509 </span>            :  * Number of free pipes available in the context</a>
<a name="510"><span class="lineNum">     510 </span>            :  */</a>
<a name="511"><span class="lineNum">     511 </span>            : static unsigned int dcn32_get_num_free_pipes(struct dc *dc, struct dc_state *context)</a>
<a name="512"><span class="lineNum">     512 </span>            : {</a>
<a name="513"><span class="lineNum">     513 </span>            :         unsigned int i;</a>
<a name="514"><span class="lineNum">     514 </span>            :         unsigned int free_pipes = 0;</a>
<a name="515"><span class="lineNum">     515 </span>            :         unsigned int num_pipes = 0;</a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 if (pipe-&gt;stream &amp;&amp; !pipe-&gt;top_pipe) {</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :                         while (pipe) {</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :                                 num_pipes++;</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :                                 pipe = pipe-&gt;bottom_pipe;</span></a>
<a name="524"><span class="lineNum">     524 </span>            :                         }</a>
<a name="525"><span class="lineNum">     525 </span>            :                 }</a>
<a name="526"><span class="lineNum">     526 </span>            :         }</a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :         free_pipes = dc-&gt;res_pool-&gt;pipe_count - num_pipes;</span></a>
<a name="529"><span class="lineNum">     529 </span>            :         return free_pipes;</a>
<a name="530"><span class="lineNum">     530 </span>            : }</a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span>            : /**</a>
<a name="533"><span class="lineNum">     533 </span>            :  * dcn32_assign_subvp_pipe: Function to decide which pipe will use Sub-VP.</a>
<a name="534"><span class="lineNum">     534 </span>            :  *</a>
<a name="535"><span class="lineNum">     535 </span>            :  * We enter this function if we are Sub-VP capable (i.e. enough pipes available)</a>
<a name="536"><span class="lineNum">     536 </span>            :  * and regular P-State switching (i.e. VACTIVE/VBLANK) is not supported, or if</a>
<a name="537"><span class="lineNum">     537 </span>            :  * we are forcing SubVP P-State switching on the current config.</a>
<a name="538"><span class="lineNum">     538 </span>            :  *</a>
<a name="539"><span class="lineNum">     539 </span>            :  * The number of pipes used for the chosen surface must be less than or equal to the</a>
<a name="540"><span class="lineNum">     540 </span>            :  * number of free pipes available.</a>
<a name="541"><span class="lineNum">     541 </span>            :  *</a>
<a name="542"><span class="lineNum">     542 </span>            :  * In general we choose surfaces with the longest frame time first (better for SubVP + VBLANK).</a>
<a name="543"><span class="lineNum">     543 </span>            :  * For multi-display cases the ActiveDRAMClockChangeMargin doesn't provide enough info on its own</a>
<a name="544"><span class="lineNum">     544 </span>            :  * for determining which should be the SubVP pipe (need a way to determine if a pipe / plane doesn't</a>
<a name="545"><span class="lineNum">     545 </span>            :  * support MCLK switching naturally [i.e. ACTIVE or VBLANK]).</a>
<a name="546"><span class="lineNum">     546 </span>            :  *</a>
<a name="547"><span class="lineNum">     547 </span>            :  * @param dc: current dc state</a>
<a name="548"><span class="lineNum">     548 </span>            :  * @param context: new dc state</a>
<a name="549"><span class="lineNum">     549 </span>            :  * @param index: [out] dc pipe index for the pipe chosen to have phantom pipes assigned</a>
<a name="550"><span class="lineNum">     550 </span>            :  *</a>
<a name="551"><span class="lineNum">     551 </span>            :  * Return:</a>
<a name="552"><span class="lineNum">     552 </span>            :  * True if a valid pipe assignment was found for Sub-VP. Otherwise false.</a>
<a name="553"><span class="lineNum">     553 </span>            :  */</a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 : static bool dcn32_assign_subvp_pipe(struct dc *dc,</span></a>
<a name="555"><span class="lineNum">     555 </span>            :                                     struct dc_state *context,</a>
<a name="556"><span class="lineNum">     556 </span>            :                                     unsigned int *index)</a>
<a name="557"><span class="lineNum">     557 </span>            : {</a>
<a name="558"><span class="lineNum">     558 </span>            :         unsigned int i, pipe_idx;</a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :         unsigned int max_frame_time = 0;</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         bool valid_assignment_found = false;</span></a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :         unsigned int free_pipes = dcn32_get_num_free_pipes(dc, context);</span></a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         bool current_assignment_freesync = false;</span></a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 :         struct vba_vars_st *vba = &amp;context-&gt;bw_ctx.dml.vba;</span></a>
<a name="564"><span class="lineNum">     564 </span>            : </a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 unsigned int num_pipes = 0;</span></a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 unsigned int refresh_rate = 0;</span></a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :                 if (!pipe-&gt;stream)</span></a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span>            :                 // Round up</a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 refresh_rate = (pipe-&gt;stream-&gt;timing.pix_clk_100hz * 100 +</span></a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :                                 pipe-&gt;stream-&gt;timing.v_total * pipe-&gt;stream-&gt;timing.h_total - 1)</span></a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :                                 / (double)(pipe-&gt;stream-&gt;timing.v_total * pipe-&gt;stream-&gt;timing.h_total);</span></a>
<a name="577"><span class="lineNum">     577 </span>            :                 /* SubVP pipe candidate requirements:</a>
<a name="578"><span class="lineNum">     578 </span>            :                  * - Refresh rate &lt; 120hz</a>
<a name="579"><span class="lineNum">     579 </span>            :                  * - Not able to switch in vactive naturally (switching in active means the</a>
<a name="580"><span class="lineNum">     580 </span>            :                  *   DET provides enough buffer to hide the P-State switch latency -- trying</a>
<a name="581"><span class="lineNum">     581 </span>            :                  *   to combine this with SubVP can cause issues with the scheduling).</a>
<a name="582"><span class="lineNum">     582 </span>            :                  */</a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 if (pipe-&gt;plane_state &amp;&amp; !pipe-&gt;top_pipe &amp;&amp;</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :                                 pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_NONE &amp;&amp; refresh_rate &lt; 120 &amp;&amp;</span></a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :                                 vba-&gt;ActiveDRAMClockChangeLatencyMarginPerState[vba-&gt;VoltageLevel][vba-&gt;maxMpcComb][vba-&gt;pipe_plane[pipe_idx]] &lt;= 0) {</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :                         while (pipe) {</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :                                 num_pipes++;</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :                                 pipe = pipe-&gt;bottom_pipe;</span></a>
<a name="589"><span class="lineNum">     589 </span>            :                         }</a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 :                         pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 :                         if (num_pipes &lt;= free_pipes) {</span></a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :                                 struct dc_stream_state *stream = pipe-&gt;stream;</span></a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :                                 unsigned int frame_us = (stream-&gt;timing.v_total * stream-&gt;timing.h_total /</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :                                                 (double)(stream-&gt;timing.pix_clk_100hz * 100)) * 1000000;</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :                                 if (frame_us &gt; max_frame_time &amp;&amp; !stream-&gt;ignore_msa_timing_param) {</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :                                         *index = i;</span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :                                         max_frame_time = frame_us;</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :                                         valid_assignment_found = true;</span></a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 :                                         current_assignment_freesync = false;</span></a>
<a name="601"><span class="lineNum">     601 </span>            :                                 /* For the 2-Freesync display case, still choose the one with the</a>
<a name="602"><span class="lineNum">     602 </span>            :                              * longest frame time</a>
<a name="603"><span class="lineNum">     603 </span>            :                              */</a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                                 } else if (stream-&gt;ignore_msa_timing_param &amp;&amp; (!valid_assignment_found ||</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :                                                 (current_assignment_freesync &amp;&amp; frame_us &gt; max_frame_time))) {</span></a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :                                         *index = i;</span></a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :                                         valid_assignment_found = true;</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :                                         current_assignment_freesync = true;</span></a>
<a name="609"><span class="lineNum">     609 </span>            :                                 }</a>
<a name="610"><span class="lineNum">     610 </span>            :                         }</a>
<a name="611"><span class="lineNum">     611 </span>            :                 }</a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="613"><span class="lineNum">     613 </span>            :         }</a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :         return valid_assignment_found;</span></a>
<a name="615"><span class="lineNum">     615 </span>            : }</a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span>            : /**</a>
<a name="618"><span class="lineNum">     618 </span>            :  * dcn32_enough_pipes_for_subvp: Function to check if there are &quot;enough&quot; pipes for SubVP.</a>
<a name="619"><span class="lineNum">     619 </span>            :  *</a>
<a name="620"><span class="lineNum">     620 </span>            :  * This function returns true if there are enough free pipes</a>
<a name="621"><span class="lineNum">     621 </span>            :  * to create the required phantom pipes for any given stream</a>
<a name="622"><span class="lineNum">     622 </span>            :  * (that does not already have phantom pipe assigned).</a>
<a name="623"><span class="lineNum">     623 </span>            :  *</a>
<a name="624"><span class="lineNum">     624 </span>            :  * e.g. For a 2 stream config where the first stream uses one</a>
<a name="625"><span class="lineNum">     625 </span>            :  * pipe and the second stream uses 2 pipes (i.e. pipe split),</a>
<a name="626"><span class="lineNum">     626 </span>            :  * this function will return true because there is 1 remaining</a>
<a name="627"><span class="lineNum">     627 </span>            :  * pipe which can be used as the phantom pipe for the non pipe</a>
<a name="628"><span class="lineNum">     628 </span>            :  * split pipe.</a>
<a name="629"><span class="lineNum">     629 </span>            :  *</a>
<a name="630"><span class="lineNum">     630 </span>            :  * @dc: current dc state</a>
<a name="631"><span class="lineNum">     631 </span>            :  * @context: new dc state</a>
<a name="632"><span class="lineNum">     632 </span>            :  *</a>
<a name="633"><span class="lineNum">     633 </span>            :  * Return:</a>
<a name="634"><span class="lineNum">     634 </span>            :  * True if there are enough free pipes to assign phantom pipes to at least one</a>
<a name="635"><span class="lineNum">     635 </span>            :  * stream that does not already have phantom pipes assigned. Otherwise false.</a>
<a name="636"><span class="lineNum">     636 </span>            :  */</a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 : static bool dcn32_enough_pipes_for_subvp(struct dc *dc, struct dc_state *context)</span></a>
<a name="638"><span class="lineNum">     638 </span>            : {</a>
<a name="639"><span class="lineNum">     639 </span>            :         unsigned int i, split_cnt, free_pipes;</a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :         unsigned int min_pipe_split = dc-&gt;res_pool-&gt;pipe_count + 1; // init as max number of pipes + 1</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :         bool subvp_possible = false;</span></a>
<a name="642"><span class="lineNum">     642 </span>            : </a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span>            :                 // Find the minimum pipe split count for non SubVP pipes</a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 if (pipe-&gt;stream &amp;&amp; !pipe-&gt;top_pipe &amp;&amp;</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                     pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_NONE) {</span></a>
<a name="649"><span class="lineNum">     649 </span>            :                         split_cnt = 0;</a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :                         while (pipe) {</span></a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :                                 split_cnt++;</span></a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :                                 pipe = pipe-&gt;bottom_pipe;</span></a>
<a name="653"><span class="lineNum">     653 </span>            :                         }</a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :                         if (split_cnt &lt; min_pipe_split)</span></a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :                                 min_pipe_split = split_cnt;</span></a>
<a name="657"><span class="lineNum">     657 </span>            :                 }</a>
<a name="658"><span class="lineNum">     658 </span>            :         }</a>
<a name="659"><span class="lineNum">     659 </span>            : </a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         free_pipes = dcn32_get_num_free_pipes(dc, context);</span></a>
<a name="661"><span class="lineNum">     661 </span>            : </a>
<a name="662"><span class="lineNum">     662 </span>            :         // SubVP only possible if at least one pipe is being used (i.e. free_pipes</a>
<a name="663"><span class="lineNum">     663 </span>            :         // should not equal to the pipe_count)</a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :         if (free_pipes &gt;= min_pipe_split &amp;&amp; free_pipes &lt; dc-&gt;res_pool-&gt;pipe_count)</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :                 subvp_possible = true;</span></a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :         return subvp_possible;</span></a>
<a name="668"><span class="lineNum">     668 </span>            : }</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span>            : /**</a>
<a name="671"><span class="lineNum">     671 </span>            :  * subvp_subvp_schedulable: Determine if SubVP + SubVP config is schedulable</a>
<a name="672"><span class="lineNum">     672 </span>            :  *</a>
<a name="673"><span class="lineNum">     673 </span>            :  * High level algorithm:</a>
<a name="674"><span class="lineNum">     674 </span>            :  * 1. Find longest microschedule length (in us) between the two SubVP pipes</a>
<a name="675"><span class="lineNum">     675 </span>            :  * 2. Check if the worst case overlap (VBLANK in middle of ACTIVE) for both</a>
<a name="676"><span class="lineNum">     676 </span>            :  * pipes still allows for the maximum microschedule to fit in the active</a>
<a name="677"><span class="lineNum">     677 </span>            :  * region for both pipes.</a>
<a name="678"><span class="lineNum">     678 </span>            :  *</a>
<a name="679"><span class="lineNum">     679 </span>            :  * @dc: current dc state</a>
<a name="680"><span class="lineNum">     680 </span>            :  * @context: new dc state</a>
<a name="681"><span class="lineNum">     681 </span>            :  *</a>
<a name="682"><span class="lineNum">     682 </span>            :  * Return:</a>
<a name="683"><span class="lineNum">     683 </span>            :  * bool - True if the SubVP + SubVP config is schedulable, false otherwise</a>
<a name="684"><span class="lineNum">     684 </span>            :  */</a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 : static bool subvp_subvp_schedulable(struct dc *dc, struct dc_state *context)</span></a>
<a name="686"><span class="lineNum">     686 </span>            : {</a>
<a name="687"><span class="lineNum">     687 </span>            :         struct pipe_ctx *subvp_pipes[2];</a>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 :         struct dc_stream_state *phantom = NULL;</span></a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :         uint32_t microschedule_lines = 0;</span></a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :         uint32_t index = 0;</span></a>
<a name="691"><span class="lineNum">     691 </span>            :         uint32_t i;</a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :         uint32_t max_microschedule_us = 0;</span></a>
<a name="693"><span class="lineNum">     693 </span>            :         int32_t vactive1_us, vactive2_us, vblank1_us, vblank2_us;</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :                 uint32_t time_us = 0;</span></a>
<a name="698"><span class="lineNum">     698 </span>            : </a>
<a name="699"><span class="lineNum">     699 </span>            :                 /* Loop to calculate the maximum microschedule time between the two SubVP pipes,</a>
<a name="700"><span class="lineNum">     700 </span>            :                  * and also to store the two main SubVP pipe pointers in subvp_pipes[2].</a>
<a name="701"><span class="lineNum">     701 </span>            :                  */</a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 if (pipe-&gt;stream &amp;&amp; pipe-&gt;plane_state &amp;&amp; !pipe-&gt;top_pipe &amp;&amp;</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :                     pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_MAIN) {</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :                         phantom = pipe-&gt;stream-&gt;mall_stream_config.paired_stream;</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :                         microschedule_lines = (phantom-&gt;timing.v_total - phantom-&gt;timing.v_front_porch) +</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :                                         phantom-&gt;timing.v_addressable;</span></a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span>            :                         // Round up when calculating microschedule time (+ 1 at the end)</a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :                         time_us = (microschedule_lines * phantom-&gt;timing.h_total) /</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :                                         (double)(phantom-&gt;timing.pix_clk_100hz * 100) * 1000000 +</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :                                                 dc-&gt;caps.subvp_prefetch_end_to_mall_start_us +</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :                                                 dc-&gt;caps.subvp_fw_processing_delay_us + 1;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :                         if (time_us &gt; max_microschedule_us)</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :                                 max_microschedule_us = time_us;</span></a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :                         subvp_pipes[index] = pipe;</span></a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :                         index++;</span></a>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<a name="719"><span class="lineNum">     719 </span>            :                         // Maximum 2 SubVP pipes</a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :                         if (index == 2)</span></a>
<a name="721"><span class="lineNum">     721 </span>            :                                 break;</a>
<a name="722"><span class="lineNum">     722 </span>            :                 }</a>
<a name="723"><span class="lineNum">     723 </span>            :         }</a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :         vactive1_us = ((subvp_pipes[0]-&gt;stream-&gt;timing.v_addressable * subvp_pipes[0]-&gt;stream-&gt;timing.h_total) /</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :                         (double)(subvp_pipes[0]-&gt;stream-&gt;timing.pix_clk_100hz * 100)) * 1000000;</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :         vactive2_us = ((subvp_pipes[1]-&gt;stream-&gt;timing.v_addressable * subvp_pipes[1]-&gt;stream-&gt;timing.h_total) /</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :                                 (double)(subvp_pipes[1]-&gt;stream-&gt;timing.pix_clk_100hz * 100)) * 1000000;</span></a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :         vblank1_us = (((subvp_pipes[0]-&gt;stream-&gt;timing.v_total - subvp_pipes[0]-&gt;stream-&gt;timing.v_addressable) *</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :                         subvp_pipes[0]-&gt;stream-&gt;timing.h_total) /</span></a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :                         (double)(subvp_pipes[0]-&gt;stream-&gt;timing.pix_clk_100hz * 100)) * 1000000;</span></a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :         vblank2_us = (((subvp_pipes[1]-&gt;stream-&gt;timing.v_total - subvp_pipes[1]-&gt;stream-&gt;timing.v_addressable) *</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :                         subvp_pipes[1]-&gt;stream-&gt;timing.h_total) /</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :                         (double)(subvp_pipes[1]-&gt;stream-&gt;timing.pix_clk_100hz * 100)) * 1000000;</span></a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :         if ((vactive1_us - vblank2_us) / 2 &gt; max_microschedule_us &amp;&amp;</span></a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :             (vactive2_us - vblank1_us) / 2 &gt; max_microschedule_us)</span></a>
<a name="737"><span class="lineNum">     737 </span>            :                 return true;</a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span>            :         return false;</a>
<a name="740"><span class="lineNum">     740 </span>            : }</a>
<a name="741"><span class="lineNum">     741 </span>            : </a>
<a name="742"><span class="lineNum">     742 </span>            : /**</a>
<a name="743"><span class="lineNum">     743 </span>            :  * subvp_drr_schedulable: Determine if SubVP + DRR config is schedulable</a>
<a name="744"><span class="lineNum">     744 </span>            :  *</a>
<a name="745"><span class="lineNum">     745 </span>            :  * High level algorithm:</a>
<a name="746"><span class="lineNum">     746 </span>            :  * 1. Get timing for SubVP pipe, phantom pipe, and DRR pipe</a>
<a name="747"><span class="lineNum">     747 </span>            :  * 2. Determine the frame time for the DRR display when adding required margin for MCLK switching</a>
<a name="748"><span class="lineNum">     748 </span>            :  * (the margin is equal to the MALL region + DRR margin (500us))</a>
<a name="749"><span class="lineNum">     749 </span>            :  * 3.If (SubVP Active - Prefetch &gt; Stretched DRR frame + max(MALL region, Stretched DRR frame))</a>
<a name="750"><span class="lineNum">     750 </span>            :  * then report the configuration as supported</a>
<a name="751"><span class="lineNum">     751 </span>            :  *</a>
<a name="752"><span class="lineNum">     752 </span>            :  * @dc: current dc state</a>
<a name="753"><span class="lineNum">     753 </span>            :  * @context: new dc state</a>
<a name="754"><span class="lineNum">     754 </span>            :  * @drr_pipe: DRR pipe_ctx for the SubVP + DRR config</a>
<a name="755"><span class="lineNum">     755 </span>            :  *</a>
<a name="756"><span class="lineNum">     756 </span>            :  * Return:</a>
<a name="757"><span class="lineNum">     757 </span>            :  * bool - True if the SubVP + DRR config is schedulable, false otherwise</a>
<a name="758"><span class="lineNum">     758 </span>            :  */</a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 : static bool subvp_drr_schedulable(struct dc *dc, struct dc_state *context, struct pipe_ctx *drr_pipe)</span></a>
<a name="760"><span class="lineNum">     760 </span>            : {</a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :         bool schedulable = false;</span></a>
<a name="762"><span class="lineNum">     762 </span>            :         uint32_t i;</a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :         struct pipe_ctx *pipe = NULL;</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :         struct dc_crtc_timing *main_timing = NULL;</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :         struct dc_crtc_timing *phantom_timing = NULL;</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineNoCov">          0 :         struct dc_crtc_timing *drr_timing = NULL;</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :         int16_t prefetch_us = 0;</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :         int16_t mall_region_us = 0;</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :         int16_t drr_frame_us = 0;       // nominal frame time</span></a>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 :         int16_t subvp_active_us = 0;</span></a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :         int16_t stretched_drr_us = 0;</span></a>
<a name="772"><span class="lineNum">     772 </span><span class="lineNoCov">          0 :         int16_t drr_stretched_vblank_us = 0;</span></a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :         int16_t max_vblank_mallregion = 0;</span></a>
<a name="774"><span class="lineNum">     774 </span>            : </a>
<a name="775"><span class="lineNum">     775 </span>            :         // Find SubVP pipe</a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="777"><span class="lineNum">     777 </span><span class="lineNoCov">          0 :                 pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="778"><span class="lineNum">     778 </span>            : </a>
<a name="779"><span class="lineNum">     779 </span>            :                 // We check for master pipe, but it shouldn't matter since we only need</a>
<a name="780"><span class="lineNum">     780 </span>            :                 // the pipe for timing info (stream should be same for any pipe splits)</a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 if (!pipe-&gt;stream || !pipe-&gt;plane_state || pipe-&gt;top_pipe || pipe-&gt;prev_odm_pipe)</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span>            :                 // Find the SubVP pipe</a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :                 if (pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_MAIN)</span></a>
<a name="786"><span class="lineNum">     786 </span>            :                         break;</a>
<a name="787"><span class="lineNum">     787 </span>            :         }</a>
<a name="788"><span class="lineNum">     788 </span>            : </a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :         main_timing = &amp;pipe-&gt;stream-&gt;timing;</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :         phantom_timing = &amp;pipe-&gt;stream-&gt;mall_stream_config.paired_stream-&gt;timing;</span></a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         drr_timing = &amp;drr_pipe-&gt;stream-&gt;timing;</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :         prefetch_us = (phantom_timing-&gt;v_total - phantom_timing-&gt;v_front_porch) * phantom_timing-&gt;h_total /</span></a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :                         (double)(phantom_timing-&gt;pix_clk_100hz * 100) * 1000000 +</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :                         dc-&gt;caps.subvp_prefetch_end_to_mall_start_us;</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :         subvp_active_us = main_timing-&gt;v_addressable * main_timing-&gt;h_total /</span></a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 :                         (double)(main_timing-&gt;pix_clk_100hz * 100) * 1000000;</span></a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 :         drr_frame_us = drr_timing-&gt;v_total * drr_timing-&gt;h_total /</span></a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :                         (double)(drr_timing-&gt;pix_clk_100hz * 100) * 1000000;</span></a>
<a name="799"><span class="lineNum">     799 </span>            :         // P-State allow width and FW delays already included phantom_timing-&gt;v_addressable</a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :         mall_region_us = phantom_timing-&gt;v_addressable * phantom_timing-&gt;h_total /</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :                         (double)(phantom_timing-&gt;pix_clk_100hz * 100) * 1000000;</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :         stretched_drr_us = drr_frame_us + mall_region_us + SUBVP_DRR_MARGIN_US;</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :         drr_stretched_vblank_us = (drr_timing-&gt;v_total - drr_timing-&gt;v_addressable) * drr_timing-&gt;h_total /</span></a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :                         (double)(drr_timing-&gt;pix_clk_100hz * 100) * 1000000 + (stretched_drr_us - drr_frame_us);</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :         max_vblank_mallregion = drr_stretched_vblank_us &gt; mall_region_us ? drr_stretched_vblank_us : mall_region_us;</span></a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span>            :         /* We consider SubVP + DRR schedulable if the stretched frame duration of the DRR display (i.e. the</a>
<a name="808"><span class="lineNum">     808 </span>            :          * highest refresh rate + margin that can support UCLK P-State switch) passes the static analysis</a>
<a name="809"><span class="lineNum">     809 </span>            :          * for VBLANK: (VACTIVE region of the SubVP pipe can fit the MALL prefetch, VBLANK frame time,</a>
<a name="810"><span class="lineNum">     810 </span>            :          * and the max of (VBLANK blanking time, MALL region)).</a>
<a name="811"><span class="lineNum">     811 </span>            :          */</a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :         if (stretched_drr_us &lt; (1 / (double)drr_timing-&gt;min_refresh_in_uhz) * 1000000 * 1000000 &amp;&amp;</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :                         subvp_active_us - prefetch_us - stretched_drr_us - max_vblank_mallregion &gt; 0)</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :                 schedulable = true;</span></a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :         return schedulable;</span></a>
<a name="817"><span class="lineNum">     817 </span>            : }</a>
<a name="818"><span class="lineNum">     818 </span>            : </a>
<a name="819"><span class="lineNum">     819 </span>            : </a>
<a name="820"><span class="lineNum">     820 </span>            : /**</a>
<a name="821"><span class="lineNum">     821 </span>            :  * subvp_vblank_schedulable: Determine if SubVP + VBLANK config is schedulable</a>
<a name="822"><span class="lineNum">     822 </span>            :  *</a>
<a name="823"><span class="lineNum">     823 </span>            :  * High level algorithm:</a>
<a name="824"><span class="lineNum">     824 </span>            :  * 1. Get timing for SubVP pipe, phantom pipe, and VBLANK pipe</a>
<a name="825"><span class="lineNum">     825 </span>            :  * 2. If (SubVP Active - Prefetch &gt; Vblank Frame Time + max(MALL region, Vblank blanking time))</a>
<a name="826"><span class="lineNum">     826 </span>            :  * then report the configuration as supported</a>
<a name="827"><span class="lineNum">     827 </span>            :  * 3. If the VBLANK display is DRR, then take the DRR static schedulability path</a>
<a name="828"><span class="lineNum">     828 </span>            :  *</a>
<a name="829"><span class="lineNum">     829 </span>            :  * @dc: current dc state</a>
<a name="830"><span class="lineNum">     830 </span>            :  * @context: new dc state</a>
<a name="831"><span class="lineNum">     831 </span>            :  *</a>
<a name="832"><span class="lineNum">     832 </span>            :  * Return:</a>
<a name="833"><span class="lineNum">     833 </span>            :  * bool - True if the SubVP + VBLANK/DRR config is schedulable, false otherwise</a>
<a name="834"><span class="lineNum">     834 </span>            :  */</a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 : static bool subvp_vblank_schedulable(struct dc *dc, struct dc_state *context)</span></a>
<a name="836"><span class="lineNum">     836 </span>            : {</a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :         struct pipe_ctx *pipe = NULL;</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :         struct pipe_ctx *subvp_pipe = NULL;</span></a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :         bool found = false;</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :         bool schedulable = false;</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :         uint32_t i = 0;</span></a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :         uint8_t vblank_index = 0;</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :         uint16_t prefetch_us = 0;</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :         uint16_t mall_region_us = 0;</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :         uint16_t vblank_frame_us = 0;</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :         uint16_t subvp_active_us = 0;</span></a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :         uint16_t vblank_blank_us = 0;</span></a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :         uint16_t max_vblank_mallregion = 0;</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :         struct dc_crtc_timing *main_timing = NULL;</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :         struct dc_crtc_timing *phantom_timing = NULL;</span></a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :         struct dc_crtc_timing *vblank_timing = NULL;</span></a>
<a name="852"><span class="lineNum">     852 </span>            : </a>
<a name="853"><span class="lineNum">     853 </span>            :         /* For SubVP + VBLANK/DRR cases, we assume there can only be</a>
<a name="854"><span class="lineNum">     854 </span>            :          * a single VBLANK/DRR display. If DML outputs SubVP + VBLANK</a>
<a name="855"><span class="lineNum">     855 </span>            :          * is supported, it is either a single VBLANK case or two VBLANK</a>
<a name="856"><span class="lineNum">     856 </span>            :          * displays which are synchronized (in which case they have identical</a>
<a name="857"><span class="lineNum">     857 </span>            :          * timings).</a>
<a name="858"><span class="lineNum">     858 </span>            :          */</a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="861"><span class="lineNum">     861 </span>            : </a>
<a name="862"><span class="lineNum">     862 </span>            :                 // We check for master pipe, but it shouldn't matter since we only need</a>
<a name="863"><span class="lineNum">     863 </span>            :                 // the pipe for timing info (stream should be same for any pipe splits)</a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :                 if (!pipe-&gt;stream || !pipe-&gt;plane_state || pipe-&gt;top_pipe || pipe-&gt;prev_odm_pipe)</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="866"><span class="lineNum">     866 </span>            : </a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 if (!found &amp;&amp; pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_NONE) {</span></a>
<a name="868"><span class="lineNum">     868 </span>            :                         // Found pipe which is not SubVP or Phantom (i.e. the VBLANK pipe).</a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :                         vblank_index = i;</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :                         found = true;</span></a>
<a name="871"><span class="lineNum">     871 </span>            :                 }</a>
<a name="872"><span class="lineNum">     872 </span>            : </a>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :                 if (!subvp_pipe &amp;&amp; pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_MAIN)</span></a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :                         subvp_pipe = pipe;</span></a>
<a name="875"><span class="lineNum">     875 </span>            :         }</a>
<a name="876"><span class="lineNum">     876 </span>            :         // Use ignore_msa_timing_param flag to identify as DRR</a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 :         if (found &amp;&amp; context-&gt;res_ctx.pipe_ctx[vblank_index].stream-&gt;ignore_msa_timing_param) {</span></a>
<a name="878"><span class="lineNum">     878 </span>            :                 // SUBVP + DRR case</a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :                 schedulable = subvp_drr_schedulable(dc, context, &amp;context-&gt;res_ctx.pipe_ctx[vblank_index]);</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :         } else if (found) {</span></a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :                 main_timing = &amp;subvp_pipe-&gt;stream-&gt;timing;</span></a>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :                 phantom_timing = &amp;subvp_pipe-&gt;stream-&gt;mall_stream_config.paired_stream-&gt;timing;</span></a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 :                 vblank_timing = &amp;context-&gt;res_ctx.pipe_ctx[vblank_index].stream-&gt;timing;</span></a>
<a name="884"><span class="lineNum">     884 </span>            :                 // Prefetch time is equal to VACTIVE + BP + VSYNC of the phantom pipe</a>
<a name="885"><span class="lineNum">     885 </span>            :                 // Also include the prefetch end to mallstart delay time</a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :                 prefetch_us = (phantom_timing-&gt;v_total - phantom_timing-&gt;v_front_porch) * phantom_timing-&gt;h_total /</span></a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :                                 (double)(phantom_timing-&gt;pix_clk_100hz * 100) * 1000000 +</span></a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 :                                 dc-&gt;caps.subvp_prefetch_end_to_mall_start_us;</span></a>
<a name="889"><span class="lineNum">     889 </span>            :                 // P-State allow width and FW delays already included phantom_timing-&gt;v_addressable</a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :                 mall_region_us = phantom_timing-&gt;v_addressable * phantom_timing-&gt;h_total /</span></a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :                                 (double)(phantom_timing-&gt;pix_clk_100hz * 100) * 1000000;</span></a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :                 vblank_frame_us = vblank_timing-&gt;v_total * vblank_timing-&gt;h_total /</span></a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 :                                 (double)(vblank_timing-&gt;pix_clk_100hz * 100) * 1000000;</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :                 vblank_blank_us =  (vblank_timing-&gt;v_total - vblank_timing-&gt;v_addressable) * vblank_timing-&gt;h_total /</span></a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :                                 (double)(vblank_timing-&gt;pix_clk_100hz * 100) * 1000000;</span></a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :                 subvp_active_us = main_timing-&gt;v_addressable * main_timing-&gt;h_total /</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :                                 (double)(main_timing-&gt;pix_clk_100hz * 100) * 1000000;</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 max_vblank_mallregion = vblank_blank_us &gt; mall_region_us ? vblank_blank_us : mall_region_us;</span></a>
<a name="899"><span class="lineNum">     899 </span>            : </a>
<a name="900"><span class="lineNum">     900 </span>            :                 // Schedulable if VACTIVE region of the SubVP pipe can fit the MALL prefetch, VBLANK frame time,</a>
<a name="901"><span class="lineNum">     901 </span>            :                 // and the max of (VBLANK blanking time, MALL region)</a>
<a name="902"><span class="lineNum">     902 </span>            :                 // TODO: Possibly add some margin (i.e. the below conditions should be [...] &gt; X instead of [...] &gt; 0)</a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :                 if (subvp_active_us - prefetch_us - vblank_frame_us - max_vblank_mallregion &gt; 0)</span></a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :                         schedulable = true;</span></a>
<a name="905"><span class="lineNum">     905 </span>            :         }</a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 :         return schedulable;</span></a>
<a name="907"><span class="lineNum">     907 </span>            : }</a>
<a name="908"><span class="lineNum">     908 </span>            : </a>
<a name="909"><span class="lineNum">     909 </span>            : /**</a>
<a name="910"><span class="lineNum">     910 </span>            :  * subvp_validate_static_schedulability: Check which SubVP case is calculated and handle</a>
<a name="911"><span class="lineNum">     911 </span>            :  * static analysis based on the case.</a>
<a name="912"><span class="lineNum">     912 </span>            :  *</a>
<a name="913"><span class="lineNum">     913 </span>            :  * Three cases:</a>
<a name="914"><span class="lineNum">     914 </span>            :  * 1. SubVP + SubVP</a>
<a name="915"><span class="lineNum">     915 </span>            :  * 2. SubVP + VBLANK (DRR checked internally)</a>
<a name="916"><span class="lineNum">     916 </span>            :  * 3. SubVP + VACTIVE (currently unsupported)</a>
<a name="917"><span class="lineNum">     917 </span>            :  *</a>
<a name="918"><span class="lineNum">     918 </span>            :  * @dc: current dc state</a>
<a name="919"><span class="lineNum">     919 </span>            :  * @context: new dc state</a>
<a name="920"><span class="lineNum">     920 </span>            :  * @vlevel: Voltage level calculated by DML</a>
<a name="921"><span class="lineNum">     921 </span>            :  *</a>
<a name="922"><span class="lineNum">     922 </span>            :  * Return:</a>
<a name="923"><span class="lineNum">     923 </span>            :  * bool - True if statically schedulable, false otherwise</a>
<a name="924"><span class="lineNum">     924 </span>            :  */</a>
<a name="925"><span class="lineNum">     925 </span><span class="lineNoCov">          0 : static bool subvp_validate_static_schedulability(struct dc *dc,</span></a>
<a name="926"><span class="lineNum">     926 </span>            :                                 struct dc_state *context,</a>
<a name="927"><span class="lineNum">     927 </span>            :                                 int vlevel)</a>
<a name="928"><span class="lineNum">     928 </span>            : {</a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :         bool schedulable = true;        // true by default for single display case</span></a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :         struct vba_vars_st *vba = &amp;context-&gt;bw_ctx.dml.vba;</span></a>
<a name="931"><span class="lineNum">     931 </span>            :         uint32_t i, pipe_idx;</a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :         uint8_t subvp_count = 0;</span></a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 :         uint8_t vactive_count = 0;</span></a>
<a name="934"><span class="lineNum">     934 </span>            : </a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="937"><span class="lineNum">     937 </span>            : </a>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :                 if (!pipe-&gt;stream)</span></a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="940"><span class="lineNum">     940 </span>            : </a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 :                 if (pipe-&gt;plane_state &amp;&amp; !pipe-&gt;top_pipe &amp;&amp;</span></a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 :                                 pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_MAIN)</span></a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :                         subvp_count++;</span></a>
<a name="944"><span class="lineNum">     944 </span>            : </a>
<a name="945"><span class="lineNum">     945 </span>            :                 // Count how many planes that aren't SubVP/phantom are capable of VACTIVE</a>
<a name="946"><span class="lineNum">     946 </span>            :                 // switching (SubVP + VACTIVE unsupported). In situations where we force</a>
<a name="947"><span class="lineNum">     947 </span>            :                 // SubVP for a VACTIVE plane, we don't want to increment the vactive_count.</a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 :                 if (vba-&gt;ActiveDRAMClockChangeLatencyMargin[vba-&gt;pipe_plane[pipe_idx]] &gt; 0 &amp;&amp;</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :                     pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_NONE) {</span></a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :                         vactive_count++;</span></a>
<a name="951"><span class="lineNum">     951 </span>            :                 }</a>
<a name="952"><span class="lineNum">     952 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="953"><span class="lineNum">     953 </span>            :         }</a>
<a name="954"><span class="lineNum">     954 </span>            : </a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :         if (subvp_count == 2) {</span></a>
<a name="956"><span class="lineNum">     956 </span>            :                 // Static schedulability check for SubVP + SubVP case</a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :                 schedulable = subvp_subvp_schedulable(dc, context);</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         } else if (vba-&gt;DRAMClockChangeSupport[vlevel][vba-&gt;maxMpcComb] == dm_dram_clock_change_vblank_w_mall_sub_vp) {</span></a>
<a name="959"><span class="lineNum">     959 </span>            :                 // Static schedulability check for SubVP + VBLANK case. Also handle the case where</a>
<a name="960"><span class="lineNum">     960 </span>            :                 // DML outputs SubVP + VBLANK + VACTIVE (DML will report as SubVP + VBLANK)</a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 if (vactive_count &gt; 0)</span></a>
<a name="962"><span class="lineNum">     962 </span>            :                         schedulable = false;</a>
<a name="963"><span class="lineNum">     963 </span>            :                 else</a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :                         schedulable = subvp_vblank_schedulable(dc, context);</span></a>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 :         } else if (vba-&gt;DRAMClockChangeSupport[vlevel][vba-&gt;maxMpcComb] == dm_dram_clock_change_vactive_w_mall_sub_vp &amp;&amp;</span></a>
<a name="966"><span class="lineNum">     966 </span>            :                         vactive_count &gt; 0) {</a>
<a name="967"><span class="lineNum">     967 </span>            :                 // For single display SubVP cases, DML will output dm_dram_clock_change_vactive_w_mall_sub_vp by default.</a>
<a name="968"><span class="lineNum">     968 </span>            :                 // We tell the difference between SubVP vs. SubVP + VACTIVE by checking the vactive_count.</a>
<a name="969"><span class="lineNum">     969 </span>            :                 // SubVP + VACTIVE currently unsupported</a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :                 schedulable = false;</span></a>
<a name="971"><span class="lineNum">     971 </span>            :         }</a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :         return schedulable;</span></a>
<a name="973"><span class="lineNum">     973 </span>            : }</a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
<a name="975"><span class="lineNum">     975 </span><span class="lineNoCov">          0 : static void dcn32_full_validate_bw_helper(struct dc *dc,</span></a>
<a name="976"><span class="lineNum">     976 </span>            :                                    struct dc_state *context,</a>
<a name="977"><span class="lineNum">     977 </span>            :                                    display_e2e_pipe_params_st *pipes,</a>
<a name="978"><span class="lineNum">     978 </span>            :                                    int *vlevel,</a>
<a name="979"><span class="lineNum">     979 </span>            :                                    int *split,</a>
<a name="980"><span class="lineNum">     980 </span>            :                                    bool *merge,</a>
<a name="981"><span class="lineNum">     981 </span>            :                                    int *pipe_cnt)</a>
<a name="982"><span class="lineNum">     982 </span>            : {</a>
<a name="983"><span class="lineNum">     983 </span><span class="lineNoCov">          0 :         struct vba_vars_st *vba = &amp;context-&gt;bw_ctx.dml.vba;</span></a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 :         unsigned int dc_pipe_idx = 0;</span></a>
<a name="985"><span class="lineNum">     985 </span><span class="lineNoCov">          0 :         bool found_supported_config = false;</span></a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :         struct pipe_ctx *pipe = NULL;</span></a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 :         uint32_t non_subvp_pipes = 0;</span></a>
<a name="988"><span class="lineNum">     988 </span><span class="lineNoCov">          0 :         bool drr_pipe_found = false;</span></a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 :         uint32_t drr_pipe_index = 0;</span></a>
<a name="990"><span class="lineNum">     990 </span><span class="lineNoCov">          0 :         uint32_t i = 0;</span></a>
<a name="991"><span class="lineNum">     991 </span>            : </a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="993"><span class="lineNum">     993 </span>            : </a>
<a name="994"><span class="lineNum">     994 </span>            :         /*</a>
<a name="995"><span class="lineNum">     995 </span>            :          * DML favors voltage over p-state, but we're more interested in</a>
<a name="996"><span class="lineNum">     996 </span>            :          * supporting p-state over voltage. We can't support p-state in</a>
<a name="997"><span class="lineNum">     997 </span>            :          * prefetch mode &gt; 0 so try capping the prefetch mode to start.</a>
<a name="998"><span class="lineNum">     998 </span>            :          * Override present for testing.</a>
<a name="999"><span class="lineNum">     999 </span>            :          */</a>
<a name="1000"><span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         if (dc-&gt;debug.dml_disallow_alternate_prefetch_modes)</span></a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.allow_for_pstate_or_stutter_in_vblank_final =</span></a>
<a name="1002"><span class="lineNum">    1002 </span>            :                         dm_prefetch_support_uclk_fclk_and_stutter;</a>
<a name="1003"><span class="lineNum">    1003 </span>            :         else</a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.allow_for_pstate_or_stutter_in_vblank_final =</span></a>
<a name="1005"><span class="lineNum">    1005 </span>            :                         dm_prefetch_support_uclk_fclk_and_stutter_if_possible;</a>
<a name="1006"><span class="lineNum">    1006 </span>            : </a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         *vlevel = dml_get_voltage_level(&amp;context-&gt;bw_ctx.dml, pipes, *pipe_cnt);</span></a>
<a name="1008"><span class="lineNum">    1008 </span>            :         /* This may adjust vlevel and maxMpcComb */</a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         if (*vlevel &lt; context-&gt;bw_ctx.dml.soc.num_states) {</span></a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                 *vlevel = dcn20_validate_apply_pipe_split_flags(dc, context, *vlevel, split, merge);</span></a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                 vba-&gt;VoltageLevel = *vlevel;</span></a>
<a name="1012"><span class="lineNum">    1012 </span>            :         }</a>
<a name="1013"><span class="lineNum">    1013 </span>            : </a>
<a name="1014"><span class="lineNum">    1014 </span>            :         /* Conditions for setting up phantom pipes for SubVP:</a>
<a name="1015"><span class="lineNum">    1015 </span>            :          * 1. Not force disable SubVP</a>
<a name="1016"><span class="lineNum">    1016 </span>            :          * 2. Full update (i.e. !fast_validate)</a>
<a name="1017"><span class="lineNum">    1017 </span>            :          * 3. Enough pipes are available to support SubVP (TODO: Which pipes will use VACTIVE / VBLANK / SUBVP?)</a>
<a name="1018"><span class="lineNum">    1018 </span>            :          * 4. Display configuration passes validation</a>
<a name="1019"><span class="lineNum">    1019 </span>            :          * 5. (Config doesn't support MCLK in VACTIVE/VBLANK || dc-&gt;debug.force_subvp_mclk_switch)</a>
<a name="1020"><span class="lineNum">    1020 </span>            :          */</a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         if (!dc-&gt;debug.force_disable_subvp &amp;&amp; dcn32_all_pipes_have_stream_and_plane(dc, context) &amp;&amp;</span></a>
<a name="1022"><span class="lineNum">    1022 </span><span class="lineNoCov">          0 :             !dcn32_mpo_in_use(context) &amp;&amp; (*vlevel == context-&gt;bw_ctx.dml.soc.num_states ||</span></a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 :             vba-&gt;DRAMClockChangeSupport[*vlevel][vba-&gt;maxMpcComb] == dm_dram_clock_change_unsupported ||</span></a>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineNoCov">          0 :             dc-&gt;debug.force_subvp_mclk_switch)) {</span></a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 :                 dcn32_merge_pipes_for_subvp(dc, context);</span></a>
<a name="1027"><span class="lineNum">    1027 </span>            :                 // to re-initialize viewport after the pipe merge</a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                         struct pipe_ctx *pipe_ctx = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="1030"><span class="lineNum">    1030 </span>            : </a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                         if (!pipe_ctx-&gt;plane_state || !pipe_ctx-&gt;stream)</span></a>
<a name="1032"><span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                         resource_build_scaling_params(pipe_ctx);</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            :                 }</a>
<a name="1036"><span class="lineNum">    1036 </span>            : </a>
<a name="1037"><span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                 while (!found_supported_config &amp;&amp; dcn32_enough_pipes_for_subvp(dc, context) &amp;&amp;</span></a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                         dcn32_assign_subvp_pipe(dc, context, &amp;dc_pipe_idx)) {</span></a>
<a name="1039"><span class="lineNum">    1039 </span>            :                         /* For the case where *vlevel = num_states, bandwidth validation has failed for this config.</a>
<a name="1040"><span class="lineNum">    1040 </span>            :                          * Adding phantom pipes won't change the validation result, so change the DML input param</a>
<a name="1041"><span class="lineNum">    1041 </span>            :                          * for P-State support before adding phantom pipes and recalculating the DML result.</a>
<a name="1042"><span class="lineNum">    1042 </span>            :                          * However, this case is only applicable for SubVP + DRR cases because the prefetch mode</a>
<a name="1043"><span class="lineNum">    1043 </span>            :                          * will not allow for switch in VBLANK. The DRR display must have it's VBLANK stretched</a>
<a name="1044"><span class="lineNum">    1044 </span>            :                          * enough to support MCLK switching.</a>
<a name="1045"><span class="lineNum">    1045 </span>            :                          */</a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                         if (*vlevel == context-&gt;bw_ctx.dml.soc.num_states &amp;&amp;</span></a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                                 context-&gt;bw_ctx.dml.soc.allow_for_pstate_or_stutter_in_vblank_final ==</span></a>
<a name="1048"><span class="lineNum">    1048 </span>            :                                         dm_prefetch_support_uclk_fclk_and_stutter) {</a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                                 context-&gt;bw_ctx.dml.soc.allow_for_pstate_or_stutter_in_vblank_final =</span></a>
<a name="1050"><span class="lineNum">    1050 </span>            :                                                                 dm_prefetch_support_stutter;</a>
<a name="1051"><span class="lineNum">    1051 </span>            :                                 /* There are params (such as FabricClock) that need to be recalculated</a>
<a name="1052"><span class="lineNum">    1052 </span>            :                                  * after validation fails (otherwise it will be 0). Calculation for</a>
<a name="1053"><span class="lineNum">    1053 </span>            :                                  * phantom vactive requires call into DML, so we must ensure all the</a>
<a name="1054"><span class="lineNum">    1054 </span>            :                                  * vba params are valid otherwise we'll get incorrect phantom vactive.</a>
<a name="1055"><span class="lineNum">    1055 </span>            :                                  */</a>
<a name="1056"><span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                                 *vlevel = dml_get_voltage_level(&amp;context-&gt;bw_ctx.dml, pipes, *pipe_cnt);</span></a>
<a name="1057"><span class="lineNum">    1057 </span>            :                         }</a>
<a name="1058"><span class="lineNum">    1058 </span>            : </a>
<a name="1059"><span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                         dc-&gt;res_pool-&gt;funcs-&gt;add_phantom_pipes(dc, context, pipes, *pipe_cnt, dc_pipe_idx);</span></a>
<a name="1060"><span class="lineNum">    1060 </span>            : </a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                         *pipe_cnt = dc-&gt;res_pool-&gt;funcs-&gt;populate_dml_pipes(dc, context, pipes, false);</span></a>
<a name="1062"><span class="lineNum">    1062 </span>            :                         // Populate dppclk to trigger a recalculate in dml_get_voltage_level</a>
<a name="1063"><span class="lineNum">    1063 </span>            :                         // so the phantom pipe DLG params can be assigned correctly.</a>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                         pipes[0].clks_cfg.dppclk_mhz = get_dppclk_calculated(&amp;context-&gt;bw_ctx.dml, pipes, *pipe_cnt, 0);</span></a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                         *vlevel = dml_get_voltage_level(&amp;context-&gt;bw_ctx.dml, pipes, *pipe_cnt);</span></a>
<a name="1066"><span class="lineNum">    1066 </span>            : </a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                         if (*vlevel &lt; context-&gt;bw_ctx.dml.soc.num_states &amp;&amp;</span></a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                             vba-&gt;DRAMClockChangeSupport[*vlevel][vba-&gt;maxMpcComb] != dm_dram_clock_change_unsupported</span></a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                             &amp;&amp; subvp_validate_static_schedulability(dc, context, *vlevel)) {</span></a>
<a name="1070"><span class="lineNum">    1070 </span>            :                                 found_supported_config = true;</a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                         } else if (*vlevel &lt; context-&gt;bw_ctx.dml.soc.num_states &amp;&amp;</span></a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :                                         vba-&gt;DRAMClockChangeSupport[*vlevel][vba-&gt;maxMpcComb] == dm_dram_clock_change_unsupported) {</span></a>
<a name="1073"><span class="lineNum">    1073 </span>            :                                 /* Case where 1 SubVP is added, and DML reports MCLK unsupported. This handles</a>
<a name="1074"><span class="lineNum">    1074 </span>            :                                  * the case for SubVP + DRR, where the DRR display does not support MCLK switch</a>
<a name="1075"><span class="lineNum">    1075 </span>            :                                  * at it's native refresh rate / timing.</a>
<a name="1076"><span class="lineNum">    1076 </span>            :                                  */</a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                                         pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                                         if (pipe-&gt;stream &amp;&amp; pipe-&gt;plane_state &amp;&amp; !pipe-&gt;top_pipe &amp;&amp;</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                                             pipe-&gt;stream-&gt;mall_stream_config.type == SUBVP_NONE) {</span></a>
<a name="1081"><span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                                                 non_subvp_pipes++;</span></a>
<a name="1082"><span class="lineNum">    1082 </span>            :                                                 // Use ignore_msa_timing_param flag to identify as DRR</a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                                                 if (pipe-&gt;stream-&gt;ignore_msa_timing_param) {</span></a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                                                         drr_pipe_found = true;</span></a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                                                         drr_pipe_index = i;</span></a>
<a name="1086"><span class="lineNum">    1086 </span>            :                                                 }</a>
<a name="1087"><span class="lineNum">    1087 </span>            :                                         }</a>
<a name="1088"><span class="lineNum">    1088 </span>            :                                 }</a>
<a name="1089"><span class="lineNum">    1089 </span>            :                                 // If there is only 1 remaining non SubVP pipe that is DRR, check static</a>
<a name="1090"><span class="lineNum">    1090 </span>            :                                 // schedulability for SubVP + DRR.</a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                                 if (non_subvp_pipes == 1 &amp;&amp; drr_pipe_found) {</span></a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                                         found_supported_config = subvp_drr_schedulable(dc, context,</span></a>
<a name="1093"><span class="lineNum">    1093 </span>            :                                                                                        &amp;context-&gt;res_ctx.pipe_ctx[drr_pipe_index]);</a>
<a name="1094"><span class="lineNum">    1094 </span>            :                                 }</a>
<a name="1095"><span class="lineNum">    1095 </span>            :                         }</a>
<a name="1096"><span class="lineNum">    1096 </span>            :                 }</a>
<a name="1097"><span class="lineNum">    1097 </span>            : </a>
<a name="1098"><span class="lineNum">    1098 </span>            :                 // If SubVP pipe config is unsupported (or cannot be used for UCLK switching)</a>
<a name="1099"><span class="lineNum">    1099 </span>            :                 // remove phantom pipes and repopulate dml pipes</a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                 if (!found_supported_config) {</span></a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                         dc-&gt;res_pool-&gt;funcs-&gt;remove_phantom_pipes(dc, context);</span></a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                         vba-&gt;DRAMClockChangeSupport[*vlevel][vba-&gt;maxMpcComb] = dm_dram_clock_change_unsupported;</span></a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                         *pipe_cnt = dc-&gt;res_pool-&gt;funcs-&gt;populate_dml_pipes(dc, context, pipes, false);</span></a>
<a name="1104"><span class="lineNum">    1104 </span>            : </a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                         *vlevel = dml_get_voltage_level(&amp;context-&gt;bw_ctx.dml, pipes, *pipe_cnt);</span></a>
<a name="1106"><span class="lineNum">    1106 </span>            :                         /* This may adjust vlevel and maxMpcComb */</a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                         if (*vlevel &lt; context-&gt;bw_ctx.dml.soc.num_states) {</span></a>
<a name="1108"><span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                                 *vlevel = dcn20_validate_apply_pipe_split_flags(dc, context, *vlevel, split, merge);</span></a>
<a name="1109"><span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                                 vba-&gt;VoltageLevel = *vlevel;</span></a>
<a name="1110"><span class="lineNum">    1110 </span>            :                         }</a>
<a name="1111"><span class="lineNum">    1111 </span>            :                 } else {</a>
<a name="1112"><span class="lineNum">    1112 </span>            :                         // only call dcn20_validate_apply_pipe_split_flags if we found a supported config</a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                         memset(split, 0, MAX_PIPES * sizeof(int));</span></a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                         memset(merge, 0, MAX_PIPES * sizeof(bool));</span></a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                         *vlevel = dcn20_validate_apply_pipe_split_flags(dc, context, *vlevel, split, merge);</span></a>
<a name="1116"><span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                         vba-&gt;VoltageLevel = *vlevel;</span></a>
<a name="1117"><span class="lineNum">    1117 </span>            : </a>
<a name="1118"><span class="lineNum">    1118 </span>            :                         // Most populate phantom DLG params before programming hardware / timing for phantom pipe</a>
<a name="1119"><span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                         DC_FP_START();</span></a>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                         dcn32_helper_populate_phantom_dlg_params(dc, context, pipes, *pipe_cnt);</span></a>
<a name="1121"><span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                         DC_FP_END();</span></a>
<a name="1122"><span class="lineNum">    1122 </span>            : </a>
<a name="1123"><span class="lineNum">    1123 </span>            :                         // Note: We can't apply the phantom pipes to hardware at this time. We have to wait</a>
<a name="1124"><span class="lineNum">    1124 </span>            :                         // until driver has acquired the DMCUB lock to do it safely.</a>
<a name="1125"><span class="lineNum">    1125 </span>            :                 }</a>
<a name="1126"><span class="lineNum">    1126 </span>            :         }</a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1128"><span class="lineNum">    1128 </span>            : </a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 : static bool is_dtbclk_required(struct dc *dc, struct dc_state *context)</span></a>
<a name="1130"><span class="lineNum">    1130 </span>            : {</a>
<a name="1131"><span class="lineNum">    1131 </span>            :         int i;</a>
<a name="1132"><span class="lineNum">    1132 </span>            : </a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1134"><span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                 if (is_dp_128b_132b_signal(&amp;context-&gt;res_ctx.pipe_ctx[i]))</span></a>
<a name="1137"><span class="lineNum">    1137 </span>            :                         return true;</a>
<a name="1138"><span class="lineNum">    1138 </span>            :         }</a>
<a name="1139"><span class="lineNum">    1139 </span>            :         return false;</a>
<a name="1140"><span class="lineNum">    1140 </span>            : }</a>
<a name="1141"><span class="lineNum">    1141 </span>            : </a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 : static void dcn32_calculate_dlg_params(struct dc *dc, struct dc_state *context,</span></a>
<a name="1143"><span class="lineNum">    1143 </span>            :                                        display_e2e_pipe_params_st *pipes,</a>
<a name="1144"><span class="lineNum">    1144 </span>            :                                        int pipe_cnt, int vlevel)</a>
<a name="1145"><span class="lineNum">    1145 </span>            : {</a>
<a name="1146"><span class="lineNum">    1146 </span>            :         int i, pipe_idx;</a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineNoCov">          0 :         bool usr_retraining_support = false;</span></a>
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         bool unbounded_req_enabled = false;</span></a>
<a name="1149"><span class="lineNum">    1149 </span>            : </a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="1151"><span class="lineNum">    1151 </span>            : </a>
<a name="1152"><span class="lineNum">    1152 </span>            :         /* Writeback MCIF_WB arbitration parameters */</a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         dc-&gt;res_pool-&gt;funcs-&gt;set_mcif_arb_params(dc, context, pipes, pipe_cnt);</span></a>
<a name="1154"><span class="lineNum">    1154 </span>            : </a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dispclk_khz = context-&gt;bw_ctx.dml.vba.DISPCLK * 1000;</span></a>
<a name="1156"><span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dcfclk_khz = context-&gt;bw_ctx.dml.vba.DCFCLK * 1000;</span></a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.socclk_khz = context-&gt;bw_ctx.dml.vba.SOCCLK * 1000;</span></a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dramclk_khz = context-&gt;bw_ctx.dml.vba.DRAMSpeed * 1000 / 16;</span></a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dcfclk_deep_sleep_khz = context-&gt;bw_ctx.dml.vba.DCFCLKDeepSleep * 1000;</span></a>
<a name="1160"><span class="lineNum">    1160 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.fclk_khz = context-&gt;bw_ctx.dml.vba.FabricClock * 1000;</span></a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.p_state_change_support =</span></a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineNoCov">          0 :                         context-&gt;bw_ctx.dml.vba.DRAMClockChangeSupport[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb]</span></a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                                         != dm_dram_clock_change_unsupported;</span></a>
<a name="1164"><span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.num_ways = dcn32_helper_calculate_num_ways_for_subvp(dc, context);</span></a>
<a name="1165"><span class="lineNum">    1165 </span>            : </a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dppclk_khz = 0;</span></a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.dtbclk_en = is_dtbclk_required(dc, context);</span></a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.ref_dtbclk_khz = context-&gt;bw_ctx.dml.vba.DTBCLKPerState[vlevel] * 1000;</span></a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         if (context-&gt;bw_ctx.dml.vba.FCLKChangeSupport[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb] == dm_fclock_change_unsupported)</span></a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.clk.fclk_p_state_change_support = false;</span></a>
<a name="1171"><span class="lineNum">    1171 </span>            :         else</a>
<a name="1172"><span class="lineNum">    1172 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.clk.fclk_p_state_change_support = true;</span></a>
<a name="1173"><span class="lineNum">    1173 </span>            : </a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         usr_retraining_support = context-&gt;bw_ctx.dml.vba.USRRetrainingSupport[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb];</span></a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         ASSERT(usr_retraining_support);</span></a>
<a name="1176"><span class="lineNum">    1176 </span>            : </a>
<a name="1177"><span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         if (context-&gt;bw_ctx.bw.dcn.clk.dispclk_khz &lt; dc-&gt;debug.min_disp_clk_khz)</span></a>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.clk.dispclk_khz = dc-&gt;debug.min_disp_clk_khz;</span></a>
<a name="1179"><span class="lineNum">    1179 </span>            : </a>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         unbounded_req_enabled = get_unbounded_request_enabled(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</span></a>
<a name="1181"><span class="lineNum">    1181 </span>            : </a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         if (unbounded_req_enabled &amp;&amp; pipe_cnt &gt; 1) {</span></a>
<a name="1183"><span class="lineNum">    1183 </span>            :                 // Unbounded requesting should not ever be used when more than 1 pipe is enabled.</a>
<a name="1184"><span class="lineNum">    1184 </span><span class="lineNoCov">          0 :                 ASSERT(false);</span></a>
<a name="1185"><span class="lineNum">    1185 </span>            :                 unbounded_req_enabled = false;</a>
<a name="1186"><span class="lineNum">    1186 </span>            :         }</a>
<a name="1187"><span class="lineNum">    1187 </span>            : </a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1191"><span class="lineNum">    1191 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].pipe.dest.vstartup_start = get_vstartup(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt,</span></a>
<a name="1192"><span class="lineNum">    1192 </span>            :                                 pipe_idx);</a>
<a name="1193"><span class="lineNum">    1193 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].pipe.dest.vupdate_offset = get_vupdate_offset(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt,</span></a>
<a name="1194"><span class="lineNum">    1194 </span>            :                                 pipe_idx);</a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].pipe.dest.vupdate_width = get_vupdate_width(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt,</span></a>
<a name="1196"><span class="lineNum">    1196 </span>            :                                 pipe_idx);</a>
<a name="1197"><span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].pipe.dest.vready_offset = get_vready_offset(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt,</span></a>
<a name="1198"><span class="lineNum">    1198 </span>            :                                 pipe_idx);</a>
<a name="1199"><span class="lineNum">    1199 </span>            : </a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                 if (context-&gt;res_ctx.pipe_ctx[i].stream-&gt;mall_stream_config.type == SUBVP_PHANTOM) {</span></a>
<a name="1201"><span class="lineNum">    1201 </span>            :                         // Phantom pipe requires that DET_SIZE = 0 and no unbounded requests</a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                         context-&gt;res_ctx.pipe_ctx[i].det_buffer_size_kb = 0;</span></a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                         context-&gt;res_ctx.pipe_ctx[i].unbounded_req = false;</span></a>
<a name="1204"><span class="lineNum">    1204 </span>            :                 } else {</a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                         context-&gt;res_ctx.pipe_ctx[i].det_buffer_size_kb = get_det_buffer_size_kbytes(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt,</span></a>
<a name="1206"><span class="lineNum">    1206 </span>            :                                                         pipe_idx);</a>
<a name="1207"><span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                         context-&gt;res_ctx.pipe_ctx[i].unbounded_req = unbounded_req_enabled;</span></a>
<a name="1208"><span class="lineNum">    1208 </span>            :                 }</a>
<a name="1209"><span class="lineNum">    1209 </span>            : </a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineNoCov">          0 :                 if (context-&gt;bw_ctx.bw.dcn.clk.dppclk_khz &lt; pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000)</span></a>
<a name="1211"><span class="lineNum">    1211 </span><span class="lineNoCov">          0 :                         context-&gt;bw_ctx.bw.dcn.clk.dppclk_khz = pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000;</span></a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 context-&gt;res_ctx.pipe_ctx[i].plane_res.bw.dppclk_khz = pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000;</span></a>
<a name="1213"><span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                 context-&gt;res_ctx.pipe_ctx[i].pipe_dlg_param = pipes[pipe_idx].pipe.dest;</span></a>
<a name="1214"><span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="1215"><span class="lineNum">    1215 </span>            :         }</a>
<a name="1216"><span class="lineNum">    1216 </span>            :         /*save a original dppclock copy*/</a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.bw_dppclk_khz = context-&gt;bw_ctx.bw.dcn.clk.dppclk_khz;</span></a>
<a name="1218"><span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.bw_dispclk_khz = context-&gt;bw_ctx.bw.dcn.clk.dispclk_khz;</span></a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.max_supported_dppclk_khz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].dppclk_mhz</span></a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                         * 1000;</span></a>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.max_supported_dispclk_khz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].dispclk_mhz</span></a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                         * 1000;</span></a>
<a name="1223"><span class="lineNum">    1223 </span>            : </a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.compbuf_size_kb = context-&gt;bw_ctx.dml.ip.config_return_buffer_size_in_kbytes;</span></a>
<a name="1225"><span class="lineNum">    1225 </span>            : </a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                 if (context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="1228"><span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                         context-&gt;bw_ctx.bw.dcn.compbuf_size_kb -= context-&gt;res_ctx.pipe_ctx[i].det_buffer_size_kb;</span></a>
<a name="1229"><span class="lineNum">    1229 </span>            :         }</a>
<a name="1230"><span class="lineNum">    1230 </span>            : </a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1232"><span class="lineNum">    1232 </span>            : </a>
<a name="1233"><span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1235"><span class="lineNum">    1235 </span>            : </a>
<a name="1236"><span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.funcs.rq_dlg_get_dlg_reg_v2(&amp;context-&gt;bw_ctx.dml,</span></a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                                 &amp;context-&gt;res_ctx.pipe_ctx[i].dlg_regs, &amp;context-&gt;res_ctx.pipe_ctx[i].ttu_regs, pipes,</span></a>
<a name="1238"><span class="lineNum">    1238 </span>            :                                 pipe_cnt, pipe_idx);</a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.funcs.rq_dlg_get_rq_reg_v2(&amp;context-&gt;res_ctx.pipe_ctx[i].rq_regs,</span></a>
<a name="1241"><span class="lineNum">    1241 </span>            :                                 &amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</a>
<a name="1242"><span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="1243"><span class="lineNum">    1243 </span>            :         }</a>
<a name="1244"><span class="lineNum">    1244 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1245"><span class="lineNum">    1245 </span>            : </a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 : static struct pipe_ctx *dcn32_find_split_pipe(</span></a>
<a name="1247"><span class="lineNum">    1247 </span>            :                 struct dc *dc,</a>
<a name="1248"><span class="lineNum">    1248 </span>            :                 struct dc_state *context,</a>
<a name="1249"><span class="lineNum">    1249 </span>            :                 int old_index)</a>
<a name="1250"><span class="lineNum">    1250 </span>            : {</a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         struct pipe_ctx *pipe = NULL;</span></a>
<a name="1252"><span class="lineNum">    1252 </span>            :         int i;</a>
<a name="1253"><span class="lineNum">    1253 </span>            : </a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 :         if (old_index &gt;= 0 &amp;&amp; context-&gt;res_ctx.pipe_ctx[old_index].stream == NULL) {</span></a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                 pipe = &amp;context-&gt;res_ctx.pipe_ctx[old_index];</span></a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 pipe-&gt;pipe_idx = old_index;</span></a>
<a name="1257"><span class="lineNum">    1257 </span>            :         }</a>
<a name="1258"><span class="lineNum">    1258 </span>            : </a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :         if (!pipe)</span></a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 for (i = dc-&gt;res_pool-&gt;pipe_count - 1; i &gt;= 0; i--) {</span></a>
<a name="1261"><span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                         if (dc-&gt;current_state-&gt;res_ctx.pipe_ctx[i].top_pipe == NULL</span></a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                                         &amp;&amp; dc-&gt;current_state-&gt;res_ctx.pipe_ctx[i].prev_odm_pipe == NULL) {</span></a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                                 if (context-&gt;res_ctx.pipe_ctx[i].stream == NULL) {</span></a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                                         pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 :                                         pipe-&gt;pipe_idx = i;</span></a>
<a name="1266"><span class="lineNum">    1266 </span>            :                                         break;</a>
<a name="1267"><span class="lineNum">    1267 </span>            :                                 }</a>
<a name="1268"><span class="lineNum">    1268 </span>            :                         }</a>
<a name="1269"><span class="lineNum">    1269 </span>            :                 }</a>
<a name="1270"><span class="lineNum">    1270 </span>            : </a>
<a name="1271"><span class="lineNum">    1271 </span>            :         /*</a>
<a name="1272"><span class="lineNum">    1272 </span>            :          * May need to fix pipes getting tossed from 1 opp to another on flip</a>
<a name="1273"><span class="lineNum">    1273 </span>            :          * Add for debugging transient underflow during topology updates:</a>
<a name="1274"><span class="lineNum">    1274 </span>            :          * ASSERT(pipe);</a>
<a name="1275"><span class="lineNum">    1275 </span>            :          */</a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         if (!pipe)</span></a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 :                 for (i = dc-&gt;res_pool-&gt;pipe_count - 1; i &gt;= 0; i--) {</span></a>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                         if (context-&gt;res_ctx.pipe_ctx[i].stream == NULL) {</span></a>
<a name="1279"><span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                                 pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                                 pipe-&gt;pipe_idx = i;</span></a>
<a name="1281"><span class="lineNum">    1281 </span>            :                                 break;</a>
<a name="1282"><span class="lineNum">    1282 </span>            :                         }</a>
<a name="1283"><span class="lineNum">    1283 </span>            :                 }</a>
<a name="1284"><span class="lineNum">    1284 </span>            : </a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineNoCov">          0 :         return pipe;</span></a>
<a name="1286"><span class="lineNum">    1286 </span>            : }</a>
<a name="1287"><span class="lineNum">    1287 </span>            : </a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 : static bool dcn32_split_stream_for_mpc_or_odm(</span></a>
<a name="1289"><span class="lineNum">    1289 </span>            :                 const struct dc *dc,</a>
<a name="1290"><span class="lineNum">    1290 </span>            :                 struct resource_context *res_ctx,</a>
<a name="1291"><span class="lineNum">    1291 </span>            :                 struct pipe_ctx *pri_pipe,</a>
<a name="1292"><span class="lineNum">    1292 </span>            :                 struct pipe_ctx *sec_pipe,</a>
<a name="1293"><span class="lineNum">    1293 </span>            :                 bool odm)</a>
<a name="1294"><span class="lineNum">    1294 </span>            : {</a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         int pipe_idx = sec_pipe-&gt;pipe_idx;</span></a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineNoCov">          0 :         const struct resource_pool *pool = dc-&gt;res_pool;</span></a>
<a name="1297"><span class="lineNum">    1297 </span>            : </a>
<a name="1298"><span class="lineNum">    1298 </span>            :         DC_LOGGER_INIT(dc-&gt;ctx-&gt;logger);</a>
<a name="1299"><span class="lineNum">    1299 </span>            : </a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 :         if (odm &amp;&amp; pri_pipe-&gt;plane_state) {</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            :                 /* ODM + window MPO, where MPO window is on left half only */</a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                 if (pri_pipe-&gt;plane_state-&gt;clip_rect.x + pri_pipe-&gt;plane_state-&gt;clip_rect.width &lt;=</span></a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                                 pri_pipe-&gt;stream-&gt;src.x + pri_pipe-&gt;stream-&gt;src.width/2) {</span></a>
<a name="1304"><span class="lineNum">    1304 </span>            : </a>
<a name="1305"><span class="lineNum">    1305 </span>            :                         DC_LOG_SCALER(&quot;%s - ODM + window MPO(left). pri_pipe:%d\n&quot;,</a>
<a name="1306"><span class="lineNum">    1306 </span>            :                                         __func__,</a>
<a name="1307"><span class="lineNum">    1307 </span>            :                                         pri_pipe-&gt;pipe_idx);</a>
<a name="1308"><span class="lineNum">    1308 </span>            :                         return true;</a>
<a name="1309"><span class="lineNum">    1309 </span>            :                 }</a>
<a name="1310"><span class="lineNum">    1310 </span>            : </a>
<a name="1311"><span class="lineNum">    1311 </span>            :                 /* ODM + window MPO, where MPO window is on right half only */</a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineNoCov">          0 :                 if (pri_pipe-&gt;plane_state-&gt;clip_rect.x &gt;= pri_pipe-&gt;stream-&gt;src.x +  pri_pipe-&gt;stream-&gt;src.width/2) {</span></a>
<a name="1313"><span class="lineNum">    1313 </span>            : </a>
<a name="1314"><span class="lineNum">    1314 </span>            :                         DC_LOG_SCALER(&quot;%s - ODM + window MPO(right). pri_pipe:%d\n&quot;,</a>
<a name="1315"><span class="lineNum">    1315 </span>            :                                         __func__,</a>
<a name="1316"><span class="lineNum">    1316 </span>            :                                         pri_pipe-&gt;pipe_idx);</a>
<a name="1317"><span class="lineNum">    1317 </span>            :                         return true;</a>
<a name="1318"><span class="lineNum">    1318 </span>            :                 }</a>
<a name="1319"><span class="lineNum">    1319 </span>            :         }</a>
<a name="1320"><span class="lineNum">    1320 </span>            : </a>
<a name="1321"><span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         *sec_pipe = *pri_pipe;</span></a>
<a name="1322"><span class="lineNum">    1322 </span>            : </a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 :         sec_pipe-&gt;pipe_idx = pipe_idx;</span></a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineNoCov">          0 :         sec_pipe-&gt;plane_res.mi = pool-&gt;mis[pipe_idx];</span></a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         sec_pipe-&gt;plane_res.hubp = pool-&gt;hubps[pipe_idx];</span></a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         sec_pipe-&gt;plane_res.ipp = pool-&gt;ipps[pipe_idx];</span></a>
<a name="1327"><span class="lineNum">    1327 </span><span class="lineNoCov">          0 :         sec_pipe-&gt;plane_res.xfm = pool-&gt;transforms[pipe_idx];</span></a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         sec_pipe-&gt;plane_res.dpp = pool-&gt;dpps[pipe_idx];</span></a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 :         sec_pipe-&gt;plane_res.mpcc_inst = pool-&gt;dpps[pipe_idx]-&gt;inst;</span></a>
<a name="1330"><span class="lineNum">    1330 </span><span class="lineNoCov">          0 :         sec_pipe-&gt;stream_res.dsc = NULL;</span></a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         if (odm) {</span></a>
<a name="1332"><span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 if (pri_pipe-&gt;next_odm_pipe) {</span></a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 :                         ASSERT(pri_pipe-&gt;next_odm_pipe != sec_pipe);</span></a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineNoCov">          0 :                         sec_pipe-&gt;next_odm_pipe = pri_pipe-&gt;next_odm_pipe;</span></a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineNoCov">          0 :                         sec_pipe-&gt;next_odm_pipe-&gt;prev_odm_pipe = sec_pipe;</span></a>
<a name="1336"><span class="lineNum">    1336 </span>            :                 }</a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineNoCov">          0 :                 if (pri_pipe-&gt;top_pipe &amp;&amp; pri_pipe-&gt;top_pipe-&gt;next_odm_pipe) {</span></a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                         pri_pipe-&gt;top_pipe-&gt;next_odm_pipe-&gt;bottom_pipe = sec_pipe;</span></a>
<a name="1339"><span class="lineNum">    1339 </span><span class="lineNoCov">          0 :                         sec_pipe-&gt;top_pipe = pri_pipe-&gt;top_pipe-&gt;next_odm_pipe;</span></a>
<a name="1340"><span class="lineNum">    1340 </span>            :                 }</a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineNoCov">          0 :                 if (pri_pipe-&gt;bottom_pipe &amp;&amp; pri_pipe-&gt;bottom_pipe-&gt;next_odm_pipe) {</span></a>
<a name="1342"><span class="lineNum">    1342 </span><span class="lineNoCov">          0 :                         pri_pipe-&gt;bottom_pipe-&gt;next_odm_pipe-&gt;top_pipe = sec_pipe;</span></a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineNoCov">          0 :                         sec_pipe-&gt;bottom_pipe = pri_pipe-&gt;bottom_pipe-&gt;next_odm_pipe;</span></a>
<a name="1344"><span class="lineNum">    1344 </span>            :                 }</a>
<a name="1345"><span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                 pri_pipe-&gt;next_odm_pipe = sec_pipe;</span></a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 sec_pipe-&gt;prev_odm_pipe = pri_pipe;</span></a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 ASSERT(sec_pipe-&gt;top_pipe == NULL);</span></a>
<a name="1348"><span class="lineNum">    1348 </span>            : </a>
<a name="1349"><span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                 if (!sec_pipe-&gt;top_pipe)</span></a>
<a name="1350"><span class="lineNum">    1350 </span><span class="lineNoCov">          0 :                         sec_pipe-&gt;stream_res.opp = pool-&gt;opps[pipe_idx];</span></a>
<a name="1351"><span class="lineNum">    1351 </span>            :                 else</a>
<a name="1352"><span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                         sec_pipe-&gt;stream_res.opp = sec_pipe-&gt;top_pipe-&gt;stream_res.opp;</span></a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineNoCov">          0 :                 if (sec_pipe-&gt;stream-&gt;timing.flags.DSC == 1) {</span></a>
<a name="1354"><span class="lineNum">    1354 </span><span class="lineNoCov">          0 :                         dcn20_acquire_dsc(dc, res_ctx, &amp;sec_pipe-&gt;stream_res.dsc, pipe_idx);</span></a>
<a name="1355"><span class="lineNum">    1355 </span><span class="lineNoCov">          0 :                         ASSERT(sec_pipe-&gt;stream_res.dsc);</span></a>
<a name="1356"><span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                         if (sec_pipe-&gt;stream_res.dsc == NULL)</span></a>
<a name="1357"><span class="lineNum">    1357 </span>            :                                 return false;</a>
<a name="1358"><span class="lineNum">    1358 </span>            :                 }</a>
<a name="1359"><span class="lineNum">    1359 </span>            :         } else {</a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 :                 if (pri_pipe-&gt;bottom_pipe) {</span></a>
<a name="1361"><span class="lineNum">    1361 </span><span class="lineNoCov">          0 :                         ASSERT(pri_pipe-&gt;bottom_pipe != sec_pipe);</span></a>
<a name="1362"><span class="lineNum">    1362 </span><span class="lineNoCov">          0 :                         sec_pipe-&gt;bottom_pipe = pri_pipe-&gt;bottom_pipe;</span></a>
<a name="1363"><span class="lineNum">    1363 </span><span class="lineNoCov">          0 :                         sec_pipe-&gt;bottom_pipe-&gt;top_pipe = sec_pipe;</span></a>
<a name="1364"><span class="lineNum">    1364 </span>            :                 }</a>
<a name="1365"><span class="lineNum">    1365 </span><span class="lineNoCov">          0 :                 pri_pipe-&gt;bottom_pipe = sec_pipe;</span></a>
<a name="1366"><span class="lineNum">    1366 </span><span class="lineNoCov">          0 :                 sec_pipe-&gt;top_pipe = pri_pipe;</span></a>
<a name="1367"><span class="lineNum">    1367 </span>            : </a>
<a name="1368"><span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                 ASSERT(pri_pipe-&gt;plane_state);</span></a>
<a name="1369"><span class="lineNum">    1369 </span>            :         }</a>
<a name="1370"><span class="lineNum">    1370 </span>            : </a>
<a name="1371"><span class="lineNum">    1371 </span>            :         return true;</a>
<a name="1372"><span class="lineNum">    1372 </span>            : }</a>
<a name="1373"><span class="lineNum">    1373 </span>            : </a>
<a name="1374"><span class="lineNum">    1374 </span><span class="lineNoCov">          0 : bool dcn32_internal_validate_bw(struct dc *dc,</span></a>
<a name="1375"><span class="lineNum">    1375 </span>            :                                 struct dc_state *context,</a>
<a name="1376"><span class="lineNum">    1376 </span>            :                                 display_e2e_pipe_params_st *pipes,</a>
<a name="1377"><span class="lineNum">    1377 </span>            :                                 int *pipe_cnt_out,</a>
<a name="1378"><span class="lineNum">    1378 </span>            :                                 int *vlevel_out,</a>
<a name="1379"><span class="lineNum">    1379 </span>            :                                 bool fast_validate)</a>
<a name="1380"><span class="lineNum">    1380 </span>            : {</a>
<a name="1381"><span class="lineNum">    1381 </span><span class="lineNoCov">          0 :         bool out = false;</span></a>
<a name="1382"><span class="lineNum">    1382 </span><span class="lineNoCov">          0 :         bool repopulate_pipes = false;</span></a>
<a name="1383"><span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         int split[MAX_PIPES] = { 0 };</span></a>
<a name="1384"><span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         bool merge[MAX_PIPES] = { false };</span></a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         bool newly_split[MAX_PIPES] = { false };</span></a>
<a name="1386"><span class="lineNum">    1386 </span>            :         int pipe_cnt, i, pipe_idx;</a>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         int vlevel = context-&gt;bw_ctx.dml.soc.num_states;</span></a>
<a name="1388"><span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         struct vba_vars_st *vba = &amp;context-&gt;bw_ctx.dml.vba;</span></a>
<a name="1389"><span class="lineNum">    1389 </span>            : </a>
<a name="1390"><span class="lineNum">    1390 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="1391"><span class="lineNum">    1391 </span>            : </a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         ASSERT(pipes);</span></a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         if (!pipes)</span></a>
<a name="1394"><span class="lineNum">    1394 </span>            :                 return false;</a>
<a name="1395"><span class="lineNum">    1395 </span>            : </a>
<a name="1396"><span class="lineNum">    1396 </span>            :         // For each full update, remove all existing phantom pipes first</a>
<a name="1397"><span class="lineNum">    1397 </span><span class="lineNoCov">          0 :         dc-&gt;res_pool-&gt;funcs-&gt;remove_phantom_pipes(dc, context);</span></a>
<a name="1398"><span class="lineNum">    1398 </span>            : </a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         dc-&gt;res_pool-&gt;funcs-&gt;update_soc_for_wm_a(dc, context);</span></a>
<a name="1400"><span class="lineNum">    1400 </span>            : </a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         pipe_cnt = dc-&gt;res_pool-&gt;funcs-&gt;populate_dml_pipes(dc, context, pipes, fast_validate);</span></a>
<a name="1402"><span class="lineNum">    1402 </span>            : </a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         if (!pipe_cnt) {</span></a>
<a name="1404"><span class="lineNum">    1404 </span>            :                 out = true;</a>
<a name="1405"><span class="lineNum">    1405 </span>            :                 goto validate_out;</a>
<a name="1406"><span class="lineNum">    1406 </span>            :         }</a>
<a name="1407"><span class="lineNum">    1407 </span>            : </a>
<a name="1408"><span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         dml_log_pipe_params(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</span></a>
<a name="1409"><span class="lineNum">    1409 </span>            : </a>
<a name="1410"><span class="lineNum">    1410 </span><span class="lineNoCov">          0 :         if (!fast_validate) {</span></a>
<a name="1411"><span class="lineNum">    1411 </span><span class="lineNoCov">          0 :                 DC_FP_START();</span></a>
<a name="1412"><span class="lineNum">    1412 </span><span class="lineNoCov">          0 :                 dcn32_full_validate_bw_helper(dc, context, pipes, &amp;vlevel, split, merge, &amp;pipe_cnt);</span></a>
<a name="1413"><span class="lineNum">    1413 </span><span class="lineNoCov">          0 :                 DC_FP_END();</span></a>
<a name="1414"><span class="lineNum">    1414 </span>            :         }</a>
<a name="1415"><span class="lineNum">    1415 </span>            : </a>
<a name="1416"><span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         if (fast_validate ||</span></a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                         (dc-&gt;debug.dml_disallow_alternate_prefetch_modes &amp;&amp;</span></a>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                         (vlevel == context-&gt;bw_ctx.dml.soc.num_states ||</span></a>
<a name="1419"><span class="lineNum">    1419 </span><span class="lineNoCov">          0 :                                 vba-&gt;DRAMClockChangeSupport[vlevel][vba-&gt;maxMpcComb] == dm_dram_clock_change_unsupported))) {</span></a>
<a name="1420"><span class="lineNum">    1420 </span>            :                 /*</a>
<a name="1421"><span class="lineNum">    1421 </span>            :                  * If dml_disallow_alternate_prefetch_modes is false, then we have already</a>
<a name="1422"><span class="lineNum">    1422 </span>            :                  * tried alternate prefetch modes during full validation.</a>
<a name="1423"><span class="lineNum">    1423 </span>            :                  *</a>
<a name="1424"><span class="lineNum">    1424 </span>            :                  * If mode is unsupported or there is no p-state support, then</a>
<a name="1425"><span class="lineNum">    1425 </span>            :                  * fall back to favouring voltage.</a>
<a name="1426"><span class="lineNum">    1426 </span>            :                  *</a>
<a name="1427"><span class="lineNum">    1427 </span>            :                  * If Prefetch mode 0 failed for this config, or passed with Max UCLK, then try</a>
<a name="1428"><span class="lineNum">    1428 </span>            :                  * to support with Prefetch mode 1 (dm_prefetch_support_fclk_and_stutter == 2)</a>
<a name="1429"><span class="lineNum">    1429 </span>            :                  */</a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.allow_for_pstate_or_stutter_in_vblank_final =</span></a>
<a name="1431"><span class="lineNum">    1431 </span>            :                         dm_prefetch_support_fclk_and_stutter;</a>
<a name="1432"><span class="lineNum">    1432 </span>            : </a>
<a name="1433"><span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                 vlevel = dml_get_voltage_level(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</span></a>
<a name="1434"><span class="lineNum">    1434 </span>            : </a>
<a name="1435"><span class="lineNum">    1435 </span>            :                 /* Last attempt with Prefetch mode 2 (dm_prefetch_support_stutter == 3) */</a>
<a name="1436"><span class="lineNum">    1436 </span><span class="lineNoCov">          0 :                 if (vlevel == context-&gt;bw_ctx.dml.soc.num_states) {</span></a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                         context-&gt;bw_ctx.dml.soc.allow_for_pstate_or_stutter_in_vblank_final =</span></a>
<a name="1438"><span class="lineNum">    1438 </span>            :                                 dm_prefetch_support_stutter;</a>
<a name="1439"><span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                         vlevel = dml_get_voltage_level(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</span></a>
<a name="1440"><span class="lineNum">    1440 </span>            :                 }</a>
<a name="1441"><span class="lineNum">    1441 </span>            : </a>
<a name="1442"><span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 if (vlevel &lt; context-&gt;bw_ctx.dml.soc.num_states) {</span></a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                         memset(split, 0, sizeof(split));</span></a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                         memset(merge, 0, sizeof(merge));</span></a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                         vlevel = dcn20_validate_apply_pipe_split_flags(dc, context, vlevel, split, merge);</span></a>
<a name="1446"><span class="lineNum">    1446 </span>            :                         // dcn20_validate_apply_pipe_split_flags can modify voltage level outside of DML</a>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                         vba-&gt;VoltageLevel = vlevel;</span></a>
<a name="1448"><span class="lineNum">    1448 </span>            :                 }</a>
<a name="1449"><span class="lineNum">    1449 </span>            :         }</a>
<a name="1450"><span class="lineNum">    1450 </span>            : </a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineNoCov">          0 :         dml_log_mode_support_params(&amp;context-&gt;bw_ctx.dml);</span></a>
<a name="1452"><span class="lineNum">    1452 </span>            : </a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 :         if (vlevel == context-&gt;bw_ctx.dml.soc.num_states)</span></a>
<a name="1454"><span class="lineNum">    1454 </span>            :                 goto validate_fail;</a>
<a name="1455"><span class="lineNum">    1455 </span>            : </a>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1457"><span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="1458"><span class="lineNum">    1458 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *mpo_pipe = pipe-&gt;bottom_pipe;</span></a>
<a name="1459"><span class="lineNum">    1459 </span>            : </a>
<a name="1460"><span class="lineNum">    1460 </span><span class="lineNoCov">          0 :                 if (!pipe-&gt;stream)</span></a>
<a name="1461"><span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1462"><span class="lineNum">    1462 </span>            : </a>
<a name="1463"><span class="lineNum">    1463 </span><span class="lineNoCov">          0 :                 if (vba-&gt;ODMCombineEnabled[vba-&gt;pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled</span></a>
<a name="1464"><span class="lineNum">    1464 </span><span class="lineNoCov">          0 :                                 &amp;&amp; !dc-&gt;config.enable_windowed_mpo_odm</span></a>
<a name="1465"><span class="lineNum">    1465 </span><span class="lineNoCov">          0 :                                 &amp;&amp; pipe-&gt;plane_state &amp;&amp; mpo_pipe</span></a>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                                 &amp;&amp; memcmp(&amp;mpo_pipe-&gt;plane_res.scl_data.recout,</span></a>
<a name="1467"><span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                                                 &amp;pipe-&gt;plane_res.scl_data.recout,</span></a>
<a name="1468"><span class="lineNum">    1468 </span>            :                                                 sizeof(struct rect)) != 0) {</a>
<a name="1469"><span class="lineNum">    1469 </span><span class="lineNoCov">          0 :                         ASSERT(mpo_pipe-&gt;plane_state != pipe-&gt;plane_state);</span></a>
<a name="1470"><span class="lineNum">    1470 </span>            :                         goto validate_fail;</a>
<a name="1471"><span class="lineNum">    1471 </span>            :                 }</a>
<a name="1472"><span class="lineNum">    1472 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="1473"><span class="lineNum">    1473 </span>            :         }</a>
<a name="1474"><span class="lineNum">    1474 </span>            : </a>
<a name="1475"><span class="lineNum">    1475 </span>            :         /* merge pipes if necessary */</a>
<a name="1476"><span class="lineNum">    1476 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1477"><span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="1478"><span class="lineNum">    1478 </span>            : </a>
<a name="1479"><span class="lineNum">    1479 </span>            :                 /*skip pipes that don't need merging*/</a>
<a name="1480"><span class="lineNum">    1480 </span><span class="lineNoCov">          0 :                 if (!merge[i])</span></a>
<a name="1481"><span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1482"><span class="lineNum">    1482 </span>            : </a>
<a name="1483"><span class="lineNum">    1483 </span>            :                 /* if ODM merge we ignore mpc tree, mpo pipes will have their own flags */</a>
<a name="1484"><span class="lineNum">    1484 </span><span class="lineNoCov">          0 :                 if (pipe-&gt;prev_odm_pipe) {</span></a>
<a name="1485"><span class="lineNum">    1485 </span>            :                         /*split off odm pipe*/</a>
<a name="1486"><span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                         pipe-&gt;prev_odm_pipe-&gt;next_odm_pipe = pipe-&gt;next_odm_pipe;</span></a>
<a name="1487"><span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                         if (pipe-&gt;next_odm_pipe)</span></a>
<a name="1488"><span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                                 pipe-&gt;next_odm_pipe-&gt;prev_odm_pipe = pipe-&gt;prev_odm_pipe;</span></a>
<a name="1489"><span class="lineNum">    1489 </span>            : </a>
<a name="1490"><span class="lineNum">    1490 </span><span class="lineNoCov">          0 :                         pipe-&gt;bottom_pipe = NULL;</span></a>
<a name="1491"><span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                         pipe-&gt;next_odm_pipe = NULL;</span></a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                         pipe-&gt;plane_state = NULL;</span></a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                         pipe-&gt;stream = NULL;</span></a>
<a name="1494"><span class="lineNum">    1494 </span><span class="lineNoCov">          0 :                         pipe-&gt;top_pipe = NULL;</span></a>
<a name="1495"><span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                         pipe-&gt;prev_odm_pipe = NULL;</span></a>
<a name="1496"><span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                         if (pipe-&gt;stream_res.dsc)</span></a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                                 dcn20_release_dsc(&amp;context-&gt;res_ctx, dc-&gt;res_pool, &amp;pipe-&gt;stream_res.dsc);</span></a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                         memset(&amp;pipe-&gt;plane_res, 0, sizeof(pipe-&gt;plane_res));</span></a>
<a name="1499"><span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                         memset(&amp;pipe-&gt;stream_res, 0, sizeof(pipe-&gt;stream_res));</span></a>
<a name="1500"><span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                         repopulate_pipes = true;</span></a>
<a name="1501"><span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                 } else if (pipe-&gt;top_pipe &amp;&amp; pipe-&gt;top_pipe-&gt;plane_state == pipe-&gt;plane_state) {</span></a>
<a name="1502"><span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                         struct pipe_ctx *top_pipe = pipe-&gt;top_pipe;</span></a>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineNoCov">          0 :                         struct pipe_ctx *bottom_pipe = pipe-&gt;bottom_pipe;</span></a>
<a name="1504"><span class="lineNum">    1504 </span>            : </a>
<a name="1505"><span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                         top_pipe-&gt;bottom_pipe = bottom_pipe;</span></a>
<a name="1506"><span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                         if (bottom_pipe)</span></a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                                 bottom_pipe-&gt;top_pipe = top_pipe;</span></a>
<a name="1508"><span class="lineNum">    1508 </span>            : </a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                         pipe-&gt;top_pipe = NULL;</span></a>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                         pipe-&gt;bottom_pipe = NULL;</span></a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                         pipe-&gt;plane_state = NULL;</span></a>
<a name="1512"><span class="lineNum">    1512 </span><span class="lineNoCov">          0 :                         pipe-&gt;stream = NULL;</span></a>
<a name="1513"><span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                         memset(&amp;pipe-&gt;plane_res, 0, sizeof(pipe-&gt;plane_res));</span></a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                         memset(&amp;pipe-&gt;stream_res, 0, sizeof(pipe-&gt;stream_res));</span></a>
<a name="1515"><span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                         repopulate_pipes = true;</span></a>
<a name="1516"><span class="lineNum">    1516 </span>            :                 } else</a>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                         ASSERT(0); /* Should never try to merge master pipe */</span></a>
<a name="1518"><span class="lineNum">    1518 </span>            : </a>
<a name="1519"><span class="lineNum">    1519 </span>            :         }</a>
<a name="1520"><span class="lineNum">    1520 </span>            : </a>
<a name="1521"><span class="lineNum">    1521 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = -1; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1522"><span class="lineNum">    1522 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="1523"><span class="lineNum">    1523 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *old_pipe = &amp;dc-&gt;current_state-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="1524"><span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *hsplit_pipe = NULL;</span></a>
<a name="1525"><span class="lineNum">    1525 </span>            :                 bool odm;</a>
<a name="1526"><span class="lineNum">    1526 </span><span class="lineNoCov">          0 :                 int old_index = -1;</span></a>
<a name="1527"><span class="lineNum">    1527 </span>            : </a>
<a name="1528"><span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                 if (!pipe-&gt;stream || newly_split[i])</span></a>
<a name="1529"><span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1530"><span class="lineNum">    1530 </span>            : </a>
<a name="1531"><span class="lineNum">    1531 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="1532"><span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                 odm = vba-&gt;ODMCombineEnabled[vba-&gt;pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled;</span></a>
<a name="1533"><span class="lineNum">    1533 </span>            : </a>
<a name="1534"><span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                 if (!pipe-&gt;plane_state &amp;&amp; !odm)</span></a>
<a name="1535"><span class="lineNum">    1535 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1536"><span class="lineNum">    1536 </span>            : </a>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                 if (split[i]) {</span></a>
<a name="1538"><span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                         if (odm) {</span></a>
<a name="1539"><span class="lineNum">    1539 </span><span class="lineNoCov">          0 :                                 if (split[i] == 4 &amp;&amp; old_pipe-&gt;next_odm_pipe &amp;&amp; old_pipe-&gt;next_odm_pipe-&gt;next_odm_pipe)</span></a>
<a name="1540"><span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                                         old_index = old_pipe-&gt;next_odm_pipe-&gt;next_odm_pipe-&gt;pipe_idx;</span></a>
<a name="1541"><span class="lineNum">    1541 </span><span class="lineNoCov">          0 :                                 else if (old_pipe-&gt;next_odm_pipe)</span></a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineNoCov">          0 :                                         old_index = old_pipe-&gt;next_odm_pipe-&gt;pipe_idx;</span></a>
<a name="1543"><span class="lineNum">    1543 </span>            :                         } else {</a>
<a name="1544"><span class="lineNum">    1544 </span><span class="lineNoCov">          0 :                                 if (split[i] == 4 &amp;&amp; old_pipe-&gt;bottom_pipe &amp;&amp; old_pipe-&gt;bottom_pipe-&gt;bottom_pipe &amp;&amp;</span></a>
<a name="1545"><span class="lineNum">    1545 </span><span class="lineNoCov">          0 :                                                 old_pipe-&gt;bottom_pipe-&gt;bottom_pipe-&gt;plane_state == old_pipe-&gt;plane_state)</span></a>
<a name="1546"><span class="lineNum">    1546 </span><span class="lineNoCov">          0 :                                         old_index = old_pipe-&gt;bottom_pipe-&gt;bottom_pipe-&gt;pipe_idx;</span></a>
<a name="1547"><span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                                 else if (old_pipe-&gt;bottom_pipe &amp;&amp;</span></a>
<a name="1548"><span class="lineNum">    1548 </span><span class="lineNoCov">          0 :                                                 old_pipe-&gt;bottom_pipe-&gt;plane_state == old_pipe-&gt;plane_state)</span></a>
<a name="1549"><span class="lineNum">    1549 </span><span class="lineNoCov">          0 :                                         old_index = old_pipe-&gt;bottom_pipe-&gt;pipe_idx;</span></a>
<a name="1550"><span class="lineNum">    1550 </span>            :                         }</a>
<a name="1551"><span class="lineNum">    1551 </span><span class="lineNoCov">          0 :                         hsplit_pipe = dcn32_find_split_pipe(dc, context, old_index);</span></a>
<a name="1552"><span class="lineNum">    1552 </span><span class="lineNoCov">          0 :                         ASSERT(hsplit_pipe);</span></a>
<a name="1553"><span class="lineNum">    1553 </span><span class="lineNoCov">          0 :                         if (!hsplit_pipe)</span></a>
<a name="1554"><span class="lineNum">    1554 </span>            :                                 goto validate_fail;</a>
<a name="1555"><span class="lineNum">    1555 </span>            : </a>
<a name="1556"><span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                         if (!dcn32_split_stream_for_mpc_or_odm(</span></a>
<a name="1557"><span class="lineNum">    1557 </span>            :                                         dc, &amp;context-&gt;res_ctx,</a>
<a name="1558"><span class="lineNum">    1558 </span>            :                                         pipe, hsplit_pipe, odm))</a>
<a name="1559"><span class="lineNum">    1559 </span>            :                                 goto validate_fail;</a>
<a name="1560"><span class="lineNum">    1560 </span>            : </a>
<a name="1561"><span class="lineNum">    1561 </span><span class="lineNoCov">          0 :                         newly_split[hsplit_pipe-&gt;pipe_idx] = true;</span></a>
<a name="1562"><span class="lineNum">    1562 </span><span class="lineNoCov">          0 :                         repopulate_pipes = true;</span></a>
<a name="1563"><span class="lineNum">    1563 </span>            :                 }</a>
<a name="1564"><span class="lineNum">    1564 </span><span class="lineNoCov">          0 :                 if (split[i] == 4) {</span></a>
<a name="1565"><span class="lineNum">    1565 </span>            :                         struct pipe_ctx *pipe_4to1;</a>
<a name="1566"><span class="lineNum">    1566 </span>            : </a>
<a name="1567"><span class="lineNum">    1567 </span><span class="lineNoCov">          0 :                         if (odm &amp;&amp; old_pipe-&gt;next_odm_pipe)</span></a>
<a name="1568"><span class="lineNum">    1568 </span><span class="lineNoCov">          0 :                                 old_index = old_pipe-&gt;next_odm_pipe-&gt;pipe_idx;</span></a>
<a name="1569"><span class="lineNum">    1569 </span><span class="lineNoCov">          0 :                         else if (!odm &amp;&amp; old_pipe-&gt;bottom_pipe &amp;&amp;</span></a>
<a name="1570"><span class="lineNum">    1570 </span><span class="lineNoCov">          0 :                                                 old_pipe-&gt;bottom_pipe-&gt;plane_state == old_pipe-&gt;plane_state)</span></a>
<a name="1571"><span class="lineNum">    1571 </span><span class="lineNoCov">          0 :                                 old_index = old_pipe-&gt;bottom_pipe-&gt;pipe_idx;</span></a>
<a name="1572"><span class="lineNum">    1572 </span>            :                         else</a>
<a name="1573"><span class="lineNum">    1573 </span>            :                                 old_index = -1;</a>
<a name="1574"><span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                         pipe_4to1 = dcn32_find_split_pipe(dc, context, old_index);</span></a>
<a name="1575"><span class="lineNum">    1575 </span><span class="lineNoCov">          0 :                         ASSERT(pipe_4to1);</span></a>
<a name="1576"><span class="lineNum">    1576 </span><span class="lineNoCov">          0 :                         if (!pipe_4to1)</span></a>
<a name="1577"><span class="lineNum">    1577 </span>            :                                 goto validate_fail;</a>
<a name="1578"><span class="lineNum">    1578 </span><span class="lineNoCov">          0 :                         if (!dcn32_split_stream_for_mpc_or_odm(</span></a>
<a name="1579"><span class="lineNum">    1579 </span>            :                                         dc, &amp;context-&gt;res_ctx,</a>
<a name="1580"><span class="lineNum">    1580 </span>            :                                         pipe, pipe_4to1, odm))</a>
<a name="1581"><span class="lineNum">    1581 </span>            :                                 goto validate_fail;</a>
<a name="1582"><span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                         newly_split[pipe_4to1-&gt;pipe_idx] = true;</span></a>
<a name="1583"><span class="lineNum">    1583 </span>            : </a>
<a name="1584"><span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                         if (odm &amp;&amp; old_pipe-&gt;next_odm_pipe &amp;&amp; old_pipe-&gt;next_odm_pipe-&gt;next_odm_pipe</span></a>
<a name="1585"><span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                                         &amp;&amp; old_pipe-&gt;next_odm_pipe-&gt;next_odm_pipe-&gt;next_odm_pipe)</span></a>
<a name="1586"><span class="lineNum">    1586 </span><span class="lineNoCov">          0 :                                 old_index = old_pipe-&gt;next_odm_pipe-&gt;next_odm_pipe-&gt;next_odm_pipe-&gt;pipe_idx;</span></a>
<a name="1587"><span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                         else if (!odm &amp;&amp; old_pipe-&gt;bottom_pipe &amp;&amp; old_pipe-&gt;bottom_pipe-&gt;bottom_pipe &amp;&amp;</span></a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                                         old_pipe-&gt;bottom_pipe-&gt;bottom_pipe-&gt;bottom_pipe &amp;&amp;</span></a>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                                         old_pipe-&gt;bottom_pipe-&gt;bottom_pipe-&gt;bottom_pipe-&gt;plane_state == old_pipe-&gt;plane_state)</span></a>
<a name="1590"><span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                                 old_index = old_pipe-&gt;bottom_pipe-&gt;bottom_pipe-&gt;bottom_pipe-&gt;pipe_idx;</span></a>
<a name="1591"><span class="lineNum">    1591 </span>            :                         else</a>
<a name="1592"><span class="lineNum">    1592 </span>            :                                 old_index = -1;</a>
<a name="1593"><span class="lineNum">    1593 </span><span class="lineNoCov">          0 :                         pipe_4to1 = dcn32_find_split_pipe(dc, context, old_index);</span></a>
<a name="1594"><span class="lineNum">    1594 </span><span class="lineNoCov">          0 :                         ASSERT(pipe_4to1);</span></a>
<a name="1595"><span class="lineNum">    1595 </span><span class="lineNoCov">          0 :                         if (!pipe_4to1)</span></a>
<a name="1596"><span class="lineNum">    1596 </span>            :                                 goto validate_fail;</a>
<a name="1597"><span class="lineNum">    1597 </span><span class="lineNoCov">          0 :                         if (!dcn32_split_stream_for_mpc_or_odm(</span></a>
<a name="1598"><span class="lineNum">    1598 </span>            :                                         dc, &amp;context-&gt;res_ctx,</a>
<a name="1599"><span class="lineNum">    1599 </span>            :                                         hsplit_pipe, pipe_4to1, odm))</a>
<a name="1600"><span class="lineNum">    1600 </span>            :                                 goto validate_fail;</a>
<a name="1601"><span class="lineNum">    1601 </span><span class="lineNoCov">          0 :                         newly_split[pipe_4to1-&gt;pipe_idx] = true;</span></a>
<a name="1602"><span class="lineNum">    1602 </span>            :                 }</a>
<a name="1603"><span class="lineNum">    1603 </span><span class="lineNoCov">          0 :                 if (odm)</span></a>
<a name="1604"><span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                         dcn20_build_mapped_resource(dc, context, pipe-&gt;stream);</span></a>
<a name="1605"><span class="lineNum">    1605 </span>            :         }</a>
<a name="1606"><span class="lineNum">    1606 </span>            : </a>
<a name="1607"><span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1608"><span class="lineNum">    1608 </span><span class="lineNoCov">          0 :                 struct pipe_ctx *pipe = &amp;context-&gt;res_ctx.pipe_ctx[i];</span></a>
<a name="1609"><span class="lineNum">    1609 </span>            : </a>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineNoCov">          0 :                 if (pipe-&gt;plane_state) {</span></a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 :                         if (!resource_build_scaling_params(pipe))</span></a>
<a name="1612"><span class="lineNum">    1612 </span>            :                                 goto validate_fail;</a>
<a name="1613"><span class="lineNum">    1613 </span>            :                 }</a>
<a name="1614"><span class="lineNum">    1614 </span>            :         }</a>
<a name="1615"><span class="lineNum">    1615 </span>            : </a>
<a name="1616"><span class="lineNum">    1616 </span>            :         /* Actual dsc count per stream dsc validation*/</a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         if (!dcn20_validate_dsc(dc, context)) {</span></a>
<a name="1618"><span class="lineNum">    1618 </span><span class="lineNoCov">          0 :                 vba-&gt;ValidationStatus[vba-&gt;soc.num_states] = DML_FAIL_DSC_VALIDATION_FAILURE;</span></a>
<a name="1619"><span class="lineNum">    1619 </span><span class="lineNoCov">          0 :                 goto validate_fail;</span></a>
<a name="1620"><span class="lineNum">    1620 </span>            :         }</a>
<a name="1621"><span class="lineNum">    1621 </span>            : </a>
<a name="1622"><span class="lineNum">    1622 </span><span class="lineNoCov">          0 :         if (repopulate_pipes)</span></a>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineNoCov">          0 :                 pipe_cnt = dc-&gt;res_pool-&gt;funcs-&gt;populate_dml_pipes(dc, context, pipes, fast_validate);</span></a>
<a name="1624"><span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         *vlevel_out = vlevel;</span></a>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineNoCov">          0 :         *pipe_cnt_out = pipe_cnt;</span></a>
<a name="1626"><span class="lineNum">    1626 </span>            : </a>
<a name="1627"><span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         out = true;</span></a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         goto validate_out;</span></a>
<a name="1629"><span class="lineNum">    1629 </span>            : </a>
<a name="1630"><span class="lineNum">    1630 </span>            : validate_fail:</a>
<a name="1631"><span class="lineNum">    1631 </span>            :         out = false;</a>
<a name="1632"><span class="lineNum">    1632 </span>            : </a>
<a name="1633"><span class="lineNum">    1633 </span>            : validate_out:</a>
<a name="1634"><span class="lineNum">    1634 </span>            :         return out;</a>
<a name="1635"><span class="lineNum">    1635 </span>            : }</a>
<a name="1636"><span class="lineNum">    1636 </span>            : </a>
<a name="1637"><span class="lineNum">    1637 </span>            : </a>
<a name="1638"><span class="lineNum">    1638 </span><span class="lineNoCov">          0 : void dcn32_calculate_wm_and_dlg_fpu(struct dc *dc, struct dc_state *context,</span></a>
<a name="1639"><span class="lineNum">    1639 </span>            :                                 display_e2e_pipe_params_st *pipes,</a>
<a name="1640"><span class="lineNum">    1640 </span>            :                                 int pipe_cnt,</a>
<a name="1641"><span class="lineNum">    1641 </span>            :                                 int vlevel)</a>
<a name="1642"><span class="lineNum">    1642 </span>            : {</a>
<a name="1643"><span class="lineNum">    1643 </span><span class="lineNoCov">          0 :         int i, pipe_idx, vlevel_temp = 0;</span></a>
<a name="1644"><span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         double dcfclk = dcn3_2_soc.clock_limits[0].dcfclk_mhz;</span></a>
<a name="1645"><span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         double dcfclk_from_validation = context-&gt;bw_ctx.dml.vba.DCFCLKState[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb];</span></a>
<a name="1646"><span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         bool pstate_en = context-&gt;bw_ctx.dml.vba.DRAMClockChangeSupport[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb] !=</span></a>
<a name="1647"><span class="lineNum">    1647 </span>            :                         dm_dram_clock_change_unsupported;</a>
<a name="1648"><span class="lineNum">    1648 </span><span class="lineNoCov">          0 :         unsigned int dummy_latency_index = 0;</span></a>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineNoCov">          0 :         int maxMpcComb = context-&gt;bw_ctx.dml.vba.maxMpcComb;</span></a>
<a name="1650"><span class="lineNum">    1650 </span><span class="lineNoCov">          0 :         unsigned int min_dram_speed_mts = context-&gt;bw_ctx.dml.vba.DRAMSpeed;</span></a>
<a name="1651"><span class="lineNum">    1651 </span>            :         unsigned int min_dram_speed_mts_margin;</a>
<a name="1652"><span class="lineNum">    1652 </span>            : </a>
<a name="1653"><span class="lineNum">    1653 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="1654"><span class="lineNum">    1654 </span>            : </a>
<a name="1655"><span class="lineNum">    1655 </span>            :         // Override DRAMClockChangeSupport for SubVP + DRR case where the DRR cannot switch without stretching it's VBLANK</a>
<a name="1656"><span class="lineNum">    1656 </span><span class="lineNoCov">          0 :         if (!pstate_en &amp;&amp; dcn32_subvp_in_use(dc, context)) {</span></a>
<a name="1657"><span class="lineNum">    1657 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.vba.DRAMClockChangeSupport[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb] = dm_dram_clock_change_vblank_w_mall_sub_vp;</span></a>
<a name="1658"><span class="lineNum">    1658 </span><span class="lineNoCov">          0 :                 pstate_en = true;</span></a>
<a name="1659"><span class="lineNum">    1659 </span>            :         }</a>
<a name="1660"><span class="lineNum">    1660 </span>            : </a>
<a name="1661"><span class="lineNum">    1661 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.clk.fw_based_mclk_switching = false;</span></a>
<a name="1662"><span class="lineNum">    1662 </span>            : </a>
<a name="1663"><span class="lineNum">    1663 </span><span class="lineNoCov">          0 :         if (!pstate_en) {</span></a>
<a name="1664"><span class="lineNum">    1664 </span>            :                 /* only when the mclk switch can not be natural, is the fw based vblank stretch attempted */</a>
<a name="1665"><span class="lineNum">    1665 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.clk.fw_based_mclk_switching =</span></a>
<a name="1666"><span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                         dcn30_can_support_mclk_switch_using_fw_based_vblank_stretch(dc, context);</span></a>
<a name="1667"><span class="lineNum">    1667 </span>            : </a>
<a name="1668"><span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                 if (context-&gt;bw_ctx.bw.dcn.clk.fw_based_mclk_switching) {</span></a>
<a name="1669"><span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                         dummy_latency_index = dcn30_find_dummy_latency_index_for_fw_based_mclk_switch(dc,</span></a>
<a name="1670"><span class="lineNum">    1670 </span>            :                                 context, pipes, pipe_cnt, vlevel);</a>
<a name="1671"><span class="lineNum">    1671 </span>            : </a>
<a name="1672"><span class="lineNum">    1672 </span>            :                         /* After calling dcn30_find_dummy_latency_index_for_fw_based_mclk_switch</a>
<a name="1673"><span class="lineNum">    1673 </span>            :                          * we reinstate the original dram_clock_change_latency_us on the context</a>
<a name="1674"><span class="lineNum">    1674 </span>            :                          * and all variables that may have changed up to this point, except the</a>
<a name="1675"><span class="lineNum">    1675 </span>            :                          * newly found dummy_latency_index</a>
<a name="1676"><span class="lineNum">    1676 </span>            :                          */</a>
<a name="1677"><span class="lineNum">    1677 </span><span class="lineNoCov">          0 :                         context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us =</span></a>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineNoCov">          0 :                                         dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.pstate_latency_us;</span></a>
<a name="1679"><span class="lineNum">    1679 </span><span class="lineNoCov">          0 :                         dcn32_internal_validate_bw(dc, context, pipes, &amp;pipe_cnt, &amp;vlevel, false);</span></a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineNoCov">          0 :                         maxMpcComb = context-&gt;bw_ctx.dml.vba.maxMpcComb;</span></a>
<a name="1681"><span class="lineNum">    1681 </span><span class="lineNoCov">          0 :                         dcfclk = context-&gt;bw_ctx.dml.vba.DCFCLKState[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb];</span></a>
<a name="1682"><span class="lineNum">    1682 </span><span class="lineNoCov">          0 :                         pstate_en = context-&gt;bw_ctx.dml.vba.DRAMClockChangeSupport[vlevel][maxMpcComb] !=</span></a>
<a name="1683"><span class="lineNum">    1683 </span>            :                                         dm_dram_clock_change_unsupported;</a>
<a name="1684"><span class="lineNum">    1684 </span>            :                 }</a>
<a name="1685"><span class="lineNum">    1685 </span>            :         }</a>
<a name="1686"><span class="lineNum">    1686 </span>            : </a>
<a name="1687"><span class="lineNum">    1687 </span>            :         /* Set B:</a>
<a name="1688"><span class="lineNum">    1688 </span>            :          * For Set B calculations use clocks from clock_limits[2] when available i.e. when SMU is present,</a>
<a name="1689"><span class="lineNum">    1689 </span>            :          * otherwise use arbitrary low value from spreadsheet for DCFCLK as lower is safer for watermark</a>
<a name="1690"><span class="lineNum">    1690 </span>            :          * calculations to cover bootup clocks.</a>
<a name="1691"><span class="lineNum">    1691 </span>            :          * DCFCLK: soc.clock_limits[2] when available</a>
<a name="1692"><span class="lineNum">    1692 </span>            :          * UCLK: soc.clock_limits[2] when available</a>
<a name="1693"><span class="lineNum">    1693 </span>            :          */</a>
<a name="1694"><span class="lineNum">    1694 </span><span class="lineNoCov">          0 :         if (dcn3_2_soc.num_states &gt; 2) {</span></a>
<a name="1695"><span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                 vlevel_temp = 2;</span></a>
<a name="1696"><span class="lineNum">    1696 </span><span class="lineNoCov">          0 :                 dcfclk = dcn3_2_soc.clock_limits[2].dcfclk_mhz;</span></a>
<a name="1697"><span class="lineNum">    1697 </span>            :         } else</a>
<a name="1698"><span class="lineNum">    1698 </span>            :                 dcfclk = 615; //DCFCLK Vmin_lv</a>
<a name="1699"><span class="lineNum">    1699 </span>            : </a>
<a name="1700"><span class="lineNum">    1700 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel_temp;</span></a>
<a name="1701"><span class="lineNum">    1701 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = dcfclk;</span></a>
<a name="1702"><span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.socclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel_temp].socclk_mhz;</span></a>
<a name="1703"><span class="lineNum">    1703 </span>            : </a>
<a name="1704"><span class="lineNum">    1704 </span><span class="lineNoCov">          0 :         if (dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].valid) {</span></a>
<a name="1705"><span class="lineNum">    1705 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.pstate_latency_us;</span></a>
<a name="1706"><span class="lineNum">    1706 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.fclk_change_latency_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.fclk_change_latency_us;</span></a>
<a name="1707"><span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.sr_enter_plus_exit_time_us;</span></a>
<a name="1708"><span class="lineNum">    1708 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.sr_exit_time_us;</span></a>
<a name="1709"><span class="lineNum">    1709 </span>            :         }</a>
<a name="1710"><span class="lineNum">    1710 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1711"><span class="lineNum">    1711 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1712"><span class="lineNum">    1712 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1713"><span class="lineNum">    1713 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1714"><span class="lineNum">    1714 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1715"><span class="lineNum">    1715 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1716"><span class="lineNum">    1716 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1717"><span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.urgent_latency_ns = get_urgent_latency(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1718"><span class="lineNum">    1718 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.fclk_pstate_change_ns = get_fclk_watermark(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1719"><span class="lineNum">    1719 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.usr_retraining_ns = get_usr_retraining_watermark(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1720"><span class="lineNum">    1720 </span>            : </a>
<a name="1721"><span class="lineNum">    1721 </span>            :         /* Set D:</a>
<a name="1722"><span class="lineNum">    1722 </span>            :          * All clocks min.</a>
<a name="1723"><span class="lineNum">    1723 </span>            :          * DCFCLK: Min, as reported by PM FW when available</a>
<a name="1724"><span class="lineNum">    1724 </span>            :          * UCLK  : Min, as reported by PM FW when available</a>
<a name="1725"><span class="lineNum">    1725 </span>            :          * sr_enter_exit/sr_exit should be lower than used for DRAM (TBD after bringup or later, use as decided in Clk Mgr)</a>
<a name="1726"><span class="lineNum">    1726 </span>            :          */</a>
<a name="1727"><span class="lineNum">    1727 </span>            : </a>
<a name="1728"><span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         if (dcn3_2_soc.num_states &gt; 2) {</span></a>
<a name="1729"><span class="lineNum">    1729 </span><span class="lineNoCov">          0 :                 vlevel_temp = 0;</span></a>
<a name="1730"><span class="lineNum">    1730 </span><span class="lineNoCov">          0 :                 dcfclk = dc-&gt;clk_mgr-&gt;bw_params-&gt;clk_table.entries[0].dcfclk_mhz;</span></a>
<a name="1731"><span class="lineNum">    1731 </span>            :         } else</a>
<a name="1732"><span class="lineNum">    1732 </span>            :                 dcfclk = 615; //DCFCLK Vmin_lv</a>
<a name="1733"><span class="lineNum">    1733 </span>            : </a>
<a name="1734"><span class="lineNum">    1734 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel_temp;</span></a>
<a name="1735"><span class="lineNum">    1735 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = dcfclk;</span></a>
<a name="1736"><span class="lineNum">    1736 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.socclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel_temp].socclk_mhz;</span></a>
<a name="1737"><span class="lineNum">    1737 </span>            : </a>
<a name="1738"><span class="lineNum">    1738 </span><span class="lineNoCov">          0 :         if (dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].valid) {</span></a>
<a name="1739"><span class="lineNum">    1739 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.pstate_latency_us;</span></a>
<a name="1740"><span class="lineNum">    1740 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.fclk_change_latency_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.fclk_change_latency_us;</span></a>
<a name="1741"><span class="lineNum">    1741 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.sr_enter_plus_exit_time_us;</span></a>
<a name="1742"><span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.sr_exit_time_us;</span></a>
<a name="1743"><span class="lineNum">    1743 </span>            :         }</a>
<a name="1744"><span class="lineNum">    1744 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1745"><span class="lineNum">    1745 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1746"><span class="lineNum">    1746 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1748"><span class="lineNum">    1748 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1749"><span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1750"><span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1751"><span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.urgent_latency_ns = get_urgent_latency(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1752"><span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.fclk_pstate_change_ns = get_fclk_watermark(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1753"><span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d.usr_retraining_ns = get_usr_retraining_watermark(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1754"><span class="lineNum">    1754 </span>            : </a>
<a name="1755"><span class="lineNum">    1755 </span>            :         /* Set C, for Dummy P-State:</a>
<a name="1756"><span class="lineNum">    1756 </span>            :          * All clocks min.</a>
<a name="1757"><span class="lineNum">    1757 </span>            :          * DCFCLK: Min, as reported by PM FW, when available</a>
<a name="1758"><span class="lineNum">    1758 </span>            :          * UCLK  : Min,  as reported by PM FW, when available</a>
<a name="1759"><span class="lineNum">    1759 </span>            :          * pstate latency as per UCLK state dummy pstate latency</a>
<a name="1760"><span class="lineNum">    1760 </span>            :          */</a>
<a name="1761"><span class="lineNum">    1761 </span>            : </a>
<a name="1762"><span class="lineNum">    1762 </span>            :         // For Set A and Set C use values from validation</a>
<a name="1763"><span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel;</span></a>
<a name="1764"><span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = dcfclk_from_validation;</span></a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.socclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].socclk_mhz;</span></a>
<a name="1766"><span class="lineNum">    1766 </span>            : </a>
<a name="1767"><span class="lineNum">    1767 </span><span class="lineNoCov">          0 :         if (dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].valid) {</span></a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineNoCov">          0 :                 min_dram_speed_mts = context-&gt;bw_ctx.dml.vba.DRAMSpeed;</span></a>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineNoCov">          0 :                 min_dram_speed_mts_margin = 160;</span></a>
<a name="1770"><span class="lineNum">    1770 </span>            : </a>
<a name="1771"><span class="lineNum">    1771 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us =</span></a>
<a name="1772"><span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                         dc-&gt;clk_mgr-&gt;bw_params-&gt;dummy_pstate_table[0].dummy_pstate_latency_us;</span></a>
<a name="1773"><span class="lineNum">    1773 </span>            : </a>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineNoCov">          0 :                 if (context-&gt;bw_ctx.dml.vba.DRAMClockChangeSupport[vlevel][maxMpcComb] ==</span></a>
<a name="1775"><span class="lineNum">    1775 </span>            :                         dm_dram_clock_change_unsupported) {</a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineNoCov">          0 :                         int min_dram_speed_mts_offset = dc-&gt;clk_mgr-&gt;bw_params-&gt;clk_table.num_entries - 1;</span></a>
<a name="1777"><span class="lineNum">    1777 </span>            : </a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineNoCov">          0 :                         min_dram_speed_mts =</span></a>
<a name="1779"><span class="lineNum">    1779 </span><span class="lineNoCov">          0 :                                 dc-&gt;clk_mgr-&gt;bw_params-&gt;clk_table.entries[min_dram_speed_mts_offset].memclk_mhz * 16;</span></a>
<a name="1780"><span class="lineNum">    1780 </span>            :                 }</a>
<a name="1781"><span class="lineNum">    1781 </span>            : </a>
<a name="1782"><span class="lineNum">    1782 </span><span class="lineNoCov">          0 :                 if (!context-&gt;bw_ctx.bw.dcn.clk.fw_based_mclk_switching) {</span></a>
<a name="1783"><span class="lineNum">    1783 </span>            :                         /* find largest table entry that is lower than dram speed,</a>
<a name="1784"><span class="lineNum">    1784 </span>            :                          * but lower than DPM0 still uses DPM0</a>
<a name="1785"><span class="lineNum">    1785 </span>            :                          */</a>
<a name="1786"><span class="lineNum">    1786 </span><span class="lineNoCov">          0 :                         for (dummy_latency_index = 3; dummy_latency_index &gt; 0; dummy_latency_index--)</span></a>
<a name="1787"><span class="lineNum">    1787 </span><span class="lineNoCov">          0 :                                 if (min_dram_speed_mts + min_dram_speed_mts_margin &gt;</span></a>
<a name="1788"><span class="lineNum">    1788 </span><span class="lineNoCov">          0 :                                         dc-&gt;clk_mgr-&gt;bw_params-&gt;dummy_pstate_table[dummy_latency_index].dram_speed_mts)</span></a>
<a name="1789"><span class="lineNum">    1789 </span>            :                                         break;</a>
<a name="1790"><span class="lineNum">    1790 </span>            :                 }</a>
<a name="1791"><span class="lineNum">    1791 </span>            : </a>
<a name="1792"><span class="lineNum">    1792 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us =</span></a>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                         dc-&gt;clk_mgr-&gt;bw_params-&gt;dummy_pstate_table[dummy_latency_index].dummy_pstate_latency_us;</span></a>
<a name="1794"><span class="lineNum">    1794 </span>            : </a>
<a name="1795"><span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.fclk_change_latency_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.fclk_change_latency_us;</span></a>
<a name="1796"><span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.sr_enter_plus_exit_time_us;</span></a>
<a name="1797"><span class="lineNum">    1797 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.sr_exit_time_us;</span></a>
<a name="1798"><span class="lineNum">    1798 </span>            :         }</a>
<a name="1799"><span class="lineNum">    1799 </span>            : </a>
<a name="1800"><span class="lineNum">    1800 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1801"><span class="lineNum">    1801 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1802"><span class="lineNum">    1802 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1803"><span class="lineNum">    1803 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1804"><span class="lineNum">    1804 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1805"><span class="lineNum">    1805 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1806"><span class="lineNum">    1806 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1807"><span class="lineNum">    1807 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.urgent_latency_ns = get_urgent_latency(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1808"><span class="lineNum">    1808 </span>            :         /* On DCN32/321, PMFW will set PSTATE_CHANGE_TYPE = 1 (FCLK) for UCLK dummy p-state.</a>
<a name="1809"><span class="lineNum">    1809 </span>            :          * In this case we must program FCLK WM Set C to use the UCLK dummy p-state WM</a>
<a name="1810"><span class="lineNum">    1810 </span>            :          * value.</a>
<a name="1811"><span class="lineNum">    1811 </span>            :          */</a>
<a name="1812"><span class="lineNum">    1812 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.fclk_pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1813"><span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.usr_retraining_ns = get_usr_retraining_watermark(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1814"><span class="lineNum">    1814 </span>            : </a>
<a name="1815"><span class="lineNum">    1815 </span><span class="lineNoCov">          0 :         if ((!pstate_en) &amp;&amp; (dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].valid)) {</span></a>
<a name="1816"><span class="lineNum">    1816 </span>            :                 /* The only difference between A and C is p-state latency, if p-state is not supported</a>
<a name="1817"><span class="lineNum">    1817 </span>            :                  * with full p-state latency we want to calculate DLG based on dummy p-state latency,</a>
<a name="1818"><span class="lineNum">    1818 </span>            :                  * Set A p-state watermark set to 0 on DCN30, when p-state unsupported, for now keep as DCN30.</a>
<a name="1819"><span class="lineNum">    1819 </span>            :                  */</a>
<a name="1820"><span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a = context-&gt;bw_ctx.bw.dcn.watermarks.c;</span></a>
<a name="1821"><span class="lineNum">    1821 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = 0;</span></a>
<a name="1822"><span class="lineNum">    1822 </span>            :         } else {</a>
<a name="1823"><span class="lineNum">    1823 </span>            :                 /* Set A:</a>
<a name="1824"><span class="lineNum">    1824 </span>            :                  * All clocks min.</a>
<a name="1825"><span class="lineNum">    1825 </span>            :                  * DCFCLK: Min, as reported by PM FW, when available</a>
<a name="1826"><span class="lineNum">    1826 </span>            :                  * UCLK: Min, as reported by PM FW, when available</a>
<a name="1827"><span class="lineNum">    1827 </span>            :                  */</a>
<a name="1828"><span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                 dc-&gt;res_pool-&gt;funcs-&gt;update_soc_for_wm_a(dc, context);</span></a>
<a name="1829"><span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1830"><span class="lineNum">    1830 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1831"><span class="lineNum">    1831 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1832"><span class="lineNum">    1832 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1833"><span class="lineNum">    1833 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1834"><span class="lineNum">    1834 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1836"><span class="lineNum">    1836 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.urgent_latency_ns = get_urgent_latency(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1837"><span class="lineNum">    1837 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.fclk_pstate_change_ns = get_fclk_watermark(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1838"><span class="lineNum">    1838 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.usr_retraining_ns = get_usr_retraining_watermark(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="1839"><span class="lineNum">    1839 </span>            :         }</a>
<a name="1840"><span class="lineNum">    1840 </span>            : </a>
<a name="1841"><span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="1842"><span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="1843"><span class="lineNum">    1843 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1844"><span class="lineNum">    1844 </span>            : </a>
<a name="1845"><span class="lineNum">    1845 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].clks_cfg.dispclk_mhz = get_dispclk_calculated(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</span></a>
<a name="1846"><span class="lineNum">    1846 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].clks_cfg.dppclk_mhz = get_dppclk_calculated(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="1847"><span class="lineNum">    1847 </span>            : </a>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineNoCov">          0 :                 if (dc-&gt;config.forced_clocks) {</span></a>
<a name="1849"><span class="lineNum">    1849 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dispclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[0].dispclk_mhz;</span></a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dppclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[0].dppclk_mhz;</span></a>
<a name="1851"><span class="lineNum">    1851 </span>            :                 }</a>
<a name="1852"><span class="lineNum">    1852 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.min_disp_clk_khz &gt; pipes[pipe_idx].clks_cfg.dispclk_mhz * 1000)</span></a>
<a name="1853"><span class="lineNum">    1853 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dispclk_mhz = dc-&gt;debug.min_disp_clk_khz / 1000.0;</span></a>
<a name="1854"><span class="lineNum">    1854 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.min_dpp_clk_khz &gt; pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000)</span></a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dppclk_mhz = dc-&gt;debug.min_dpp_clk_khz / 1000.0;</span></a>
<a name="1856"><span class="lineNum">    1856 </span>            : </a>
<a name="1857"><span class="lineNum">    1857 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="1858"><span class="lineNum">    1858 </span>            :         }</a>
<a name="1859"><span class="lineNum">    1859 </span>            : </a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineNoCov">          0 :         context-&gt;perf_params.stutter_period_us = context-&gt;bw_ctx.dml.vba.StutterPeriod;</span></a>
<a name="1861"><span class="lineNum">    1861 </span>            : </a>
<a name="1862"><span class="lineNum">    1862 </span><span class="lineNoCov">          0 :         dcn32_calculate_dlg_params(dc, context, pipes, pipe_cnt, vlevel);</span></a>
<a name="1863"><span class="lineNum">    1863 </span>            : </a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         if (!pstate_en)</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            :                 /* Restore full p-state latency */</a>
<a name="1866"><span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us =</span></a>
<a name="1867"><span class="lineNum">    1867 </span><span class="lineNoCov">          0 :                                 dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.pstate_latency_us;</span></a>
<a name="1868"><span class="lineNum">    1868 </span>            : </a>
<a name="1869"><span class="lineNum">    1869 </span><span class="lineNoCov">          0 :         if (context-&gt;bw_ctx.bw.dcn.clk.fw_based_mclk_switching)</span></a>
<a name="1870"><span class="lineNum">    1870 </span><span class="lineNoCov">          0 :                 dcn30_setup_mclk_switch_using_fw_based_vblank_stretch(dc, context);</span></a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1872"><span class="lineNum">    1872 </span>            : </a>
<a name="1873"><span class="lineNum">    1873 </span><span class="lineNoCov">          0 : static void dcn32_get_optimal_dcfclk_fclk_for_uclk(unsigned int uclk_mts,</span></a>
<a name="1874"><span class="lineNum">    1874 </span>            :                 unsigned int *optimal_dcfclk,</a>
<a name="1875"><span class="lineNum">    1875 </span>            :                 unsigned int *optimal_fclk)</a>
<a name="1876"><span class="lineNum">    1876 </span>            : {</a>
<a name="1877"><span class="lineNum">    1877 </span>            :         double bw_from_dram, bw_from_dram1, bw_from_dram2;</a>
<a name="1878"><span class="lineNum">    1878 </span>            : </a>
<a name="1879"><span class="lineNum">    1879 </span><span class="lineNoCov">          0 :         bw_from_dram1 = uclk_mts * dcn3_2_soc.num_chans *</span></a>
<a name="1880"><span class="lineNum">    1880 </span><span class="lineNoCov">          0 :                 dcn3_2_soc.dram_channel_width_bytes * (dcn3_2_soc.max_avg_dram_bw_use_normal_percent / 100);</span></a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         bw_from_dram2 = uclk_mts * dcn3_2_soc.num_chans *</span></a>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                 dcn3_2_soc.dram_channel_width_bytes * (dcn3_2_soc.max_avg_sdp_bw_use_normal_percent / 100);</span></a>
<a name="1883"><span class="lineNum">    1883 </span>            : </a>
<a name="1884"><span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         bw_from_dram = (bw_from_dram1 &lt; bw_from_dram2) ? bw_from_dram1 : bw_from_dram2;</span></a>
<a name="1885"><span class="lineNum">    1885 </span>            : </a>
<a name="1886"><span class="lineNum">    1886 </span><span class="lineNoCov">          0 :         if (optimal_fclk)</span></a>
<a name="1887"><span class="lineNum">    1887 </span><span class="lineNoCov">          0 :                 *optimal_fclk = bw_from_dram /</span></a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 :                 (dcn3_2_soc.fabric_datapath_to_dcn_data_return_bytes * (dcn3_2_soc.max_avg_sdp_bw_use_normal_percent / 100));</span></a>
<a name="1889"><span class="lineNum">    1889 </span>            : </a>
<a name="1890"><span class="lineNum">    1890 </span><span class="lineNoCov">          0 :         if (optimal_dcfclk)</span></a>
<a name="1891"><span class="lineNum">    1891 </span><span class="lineNoCov">          0 :                 *optimal_dcfclk =  bw_from_dram /</span></a>
<a name="1892"><span class="lineNum">    1892 </span><span class="lineNoCov">          0 :                 (dcn3_2_soc.return_bus_width_bytes * (dcn3_2_soc.max_avg_sdp_bw_use_normal_percent / 100));</span></a>
<a name="1893"><span class="lineNum">    1893 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1894"><span class="lineNum">    1894 </span>            : </a>
<a name="1895"><span class="lineNum">    1895 </span><span class="lineNoCov">          0 : static void remove_entry_from_table_at_index(struct _vcs_dpi_voltage_scaling_st *table, unsigned int *num_entries,</span></a>
<a name="1896"><span class="lineNum">    1896 </span>            :                 unsigned int index)</a>
<a name="1897"><span class="lineNum">    1897 </span>            : {</a>
<a name="1898"><span class="lineNum">    1898 </span>            :         int i;</a>
<a name="1899"><span class="lineNum">    1899 </span>            : </a>
<a name="1900"><span class="lineNum">    1900 </span><span class="lineNoCov">          0 :         if (*num_entries == 0)</span></a>
<a name="1901"><span class="lineNum">    1901 </span>            :                 return;</a>
<a name="1902"><span class="lineNum">    1902 </span>            : </a>
<a name="1903"><span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         for (i = index; i &lt; *num_entries - 1; i++) {</span></a>
<a name="1904"><span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                 table[i] = table[i + 1];</span></a>
<a name="1905"><span class="lineNum">    1905 </span>            :         }</a>
<a name="1906"><span class="lineNum">    1906 </span><span class="lineNoCov">          0 :         memset(&amp;table[--(*num_entries)], 0, sizeof(struct _vcs_dpi_voltage_scaling_st));</span></a>
<a name="1907"><span class="lineNum">    1907 </span>            : }</a>
<a name="1908"><span class="lineNum">    1908 </span>            : </a>
<a name="1909"><span class="lineNum">    1909 </span><span class="lineNoCov">          0 : static int build_synthetic_soc_states(struct clk_bw_params *bw_params,</span></a>
<a name="1910"><span class="lineNum">    1910 </span>            :                 struct _vcs_dpi_voltage_scaling_st *table, unsigned int *num_entries)</a>
<a name="1911"><span class="lineNum">    1911 </span>            : {</a>
<a name="1912"><span class="lineNum">    1912 </span>            :         int i, j;</a>
<a name="1913"><span class="lineNum">    1913 </span><span class="lineNoCov">          0 :         struct _vcs_dpi_voltage_scaling_st entry = {0};</span></a>
<a name="1914"><span class="lineNum">    1914 </span>            : </a>
<a name="1915"><span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         unsigned int max_dcfclk_mhz = 0, max_dispclk_mhz = 0, max_dppclk_mhz = 0,</span></a>
<a name="1916"><span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                         max_phyclk_mhz = 0, max_dtbclk_mhz = 0, max_fclk_mhz = 0, max_uclk_mhz = 0;</span></a>
<a name="1917"><span class="lineNum">    1917 </span>            : </a>
<a name="1918"><span class="lineNum">    1918 </span><span class="lineNoCov">          0 :         unsigned int min_dcfclk_mhz = 199, min_fclk_mhz = 299;</span></a>
<a name="1919"><span class="lineNum">    1919 </span>            : </a>
<a name="1920"><span class="lineNum">    1920 </span>            :         static const unsigned int num_dcfclk_stas = 5;</a>
<a name="1921"><span class="lineNum">    1921 </span><span class="lineNoCov">          0 :         unsigned int dcfclk_sta_targets[DC__VOLTAGE_STATES] = {199, 615, 906, 1324, 1564};</span></a>
<a name="1922"><span class="lineNum">    1922 </span>            : </a>
<a name="1923"><span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         unsigned int num_uclk_dpms = 0;</span></a>
<a name="1924"><span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         unsigned int num_fclk_dpms = 0;</span></a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 :         unsigned int num_dcfclk_dpms = 0;</span></a>
<a name="1926"><span class="lineNum">    1926 </span>            : </a>
<a name="1927"><span class="lineNum">    1927 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_NUM_DPM_LVL; i++) {</span></a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                 if (bw_params-&gt;clk_table.entries[i].dcfclk_mhz &gt; max_dcfclk_mhz)</span></a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                         max_dcfclk_mhz = bw_params-&gt;clk_table.entries[i].dcfclk_mhz;</span></a>
<a name="1930"><span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 if (bw_params-&gt;clk_table.entries[i].fclk_mhz &gt; max_fclk_mhz)</span></a>
<a name="1931"><span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                         max_fclk_mhz = bw_params-&gt;clk_table.entries[i].fclk_mhz;</span></a>
<a name="1932"><span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 if (bw_params-&gt;clk_table.entries[i].memclk_mhz &gt; max_uclk_mhz)</span></a>
<a name="1933"><span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                         max_uclk_mhz = bw_params-&gt;clk_table.entries[i].memclk_mhz;</span></a>
<a name="1934"><span class="lineNum">    1934 </span><span class="lineNoCov">          0 :                 if (bw_params-&gt;clk_table.entries[i].dispclk_mhz &gt; max_dispclk_mhz)</span></a>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                         max_dispclk_mhz = bw_params-&gt;clk_table.entries[i].dispclk_mhz;</span></a>
<a name="1936"><span class="lineNum">    1936 </span><span class="lineNoCov">          0 :                 if (bw_params-&gt;clk_table.entries[i].dppclk_mhz &gt; max_dppclk_mhz)</span></a>
<a name="1937"><span class="lineNum">    1937 </span><span class="lineNoCov">          0 :                         max_dppclk_mhz = bw_params-&gt;clk_table.entries[i].dppclk_mhz;</span></a>
<a name="1938"><span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                 if (bw_params-&gt;clk_table.entries[i].phyclk_mhz &gt; max_phyclk_mhz)</span></a>
<a name="1939"><span class="lineNum">    1939 </span><span class="lineNoCov">          0 :                         max_phyclk_mhz = bw_params-&gt;clk_table.entries[i].phyclk_mhz;</span></a>
<a name="1940"><span class="lineNum">    1940 </span><span class="lineNoCov">          0 :                 if (bw_params-&gt;clk_table.entries[i].dtbclk_mhz &gt; max_dtbclk_mhz)</span></a>
<a name="1941"><span class="lineNum">    1941 </span><span class="lineNoCov">          0 :                         max_dtbclk_mhz = bw_params-&gt;clk_table.entries[i].dtbclk_mhz;</span></a>
<a name="1942"><span class="lineNum">    1942 </span>            : </a>
<a name="1943"><span class="lineNum">    1943 </span><span class="lineNoCov">          0 :                 if (bw_params-&gt;clk_table.entries[i].memclk_mhz &gt; 0)</span></a>
<a name="1944"><span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                         num_uclk_dpms++;</span></a>
<a name="1945"><span class="lineNum">    1945 </span><span class="lineNoCov">          0 :                 if (bw_params-&gt;clk_table.entries[i].fclk_mhz &gt; 0)</span></a>
<a name="1946"><span class="lineNum">    1946 </span><span class="lineNoCov">          0 :                         num_fclk_dpms++;</span></a>
<a name="1947"><span class="lineNum">    1947 </span>            :                 if (bw_params-&gt;clk_table.entries[i].dcfclk_mhz &gt; 0)</a>
<a name="1948"><span class="lineNum">    1948 </span>            :                         num_dcfclk_dpms++;</a>
<a name="1949"><span class="lineNum">    1949 </span>            :         }</a>
<a name="1950"><span class="lineNum">    1950 </span>            : </a>
<a name="1951"><span class="lineNum">    1951 </span><span class="lineNoCov">          0 :         if (!max_dcfclk_mhz || !max_dispclk_mhz || !max_dtbclk_mhz)</span></a>
<a name="1952"><span class="lineNum">    1952 </span>            :                 return -1;</a>
<a name="1953"><span class="lineNum">    1953 </span>            : </a>
<a name="1954"><span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         if (max_dppclk_mhz == 0)</span></a>
<a name="1955"><span class="lineNum">    1955 </span><span class="lineNoCov">          0 :                 max_dppclk_mhz = max_dispclk_mhz;</span></a>
<a name="1956"><span class="lineNum">    1956 </span>            : </a>
<a name="1957"><span class="lineNum">    1957 </span><span class="lineNoCov">          0 :         if (max_fclk_mhz == 0)</span></a>
<a name="1958"><span class="lineNum">    1958 </span><span class="lineNoCov">          0 :                 max_fclk_mhz = max_dcfclk_mhz * dcn3_2_soc.pct_ideal_sdp_bw_after_urgent / dcn3_2_soc.pct_ideal_fabric_bw_after_urgent;</span></a>
<a name="1959"><span class="lineNum">    1959 </span>            : </a>
<a name="1960"><span class="lineNum">    1960 </span><span class="lineNoCov">          0 :         if (max_phyclk_mhz == 0)</span></a>
<a name="1961"><span class="lineNum">    1961 </span><span class="lineNoCov">          0 :                 max_phyclk_mhz = dcn3_2_soc.clock_limits[0].phyclk_mhz;</span></a>
<a name="1962"><span class="lineNum">    1962 </span>            : </a>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineNoCov">          0 :         *num_entries = 0;</span></a>
<a name="1964"><span class="lineNum">    1964 </span><span class="lineNoCov">          0 :         entry.dispclk_mhz = max_dispclk_mhz;</span></a>
<a name="1965"><span class="lineNum">    1965 </span><span class="lineNoCov">          0 :         entry.dscclk_mhz = max_dispclk_mhz / 3;</span></a>
<a name="1966"><span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         entry.dppclk_mhz = max_dppclk_mhz;</span></a>
<a name="1967"><span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         entry.dtbclk_mhz = max_dtbclk_mhz;</span></a>
<a name="1968"><span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         entry.phyclk_mhz = max_phyclk_mhz;</span></a>
<a name="1969"><span class="lineNum">    1969 </span><span class="lineNoCov">          0 :         entry.phyclk_d18_mhz = dcn3_2_soc.clock_limits[0].phyclk_d18_mhz;</span></a>
<a name="1970"><span class="lineNum">    1970 </span><span class="lineNoCov">          0 :         entry.phyclk_d32_mhz = dcn3_2_soc.clock_limits[0].phyclk_d32_mhz;</span></a>
<a name="1971"><span class="lineNum">    1971 </span>            : </a>
<a name="1972"><span class="lineNum">    1972 </span>            :         // Insert all the DCFCLK STAs</a>
<a name="1973"><span class="lineNum">    1973 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_dcfclk_stas; i++) {</span></a>
<a name="1974"><span class="lineNum">    1974 </span><span class="lineNoCov">          0 :                 entry.dcfclk_mhz = dcfclk_sta_targets[i];</span></a>
<a name="1975"><span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                 entry.fabricclk_mhz = 0;</span></a>
<a name="1976"><span class="lineNum">    1976 </span><span class="lineNoCov">          0 :                 entry.dram_speed_mts = 0;</span></a>
<a name="1977"><span class="lineNum">    1977 </span>            : </a>
<a name="1978"><span class="lineNum">    1978 </span><span class="lineNoCov">          0 :                 DC_FP_START();</span></a>
<a name="1979"><span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                 insert_entry_into_table_sorted(table, num_entries, &amp;entry);</span></a>
<a name="1980"><span class="lineNum">    1980 </span><span class="lineNoCov">          0 :                 DC_FP_END();</span></a>
<a name="1981"><span class="lineNum">    1981 </span>            :         }</a>
<a name="1982"><span class="lineNum">    1982 </span>            : </a>
<a name="1983"><span class="lineNum">    1983 </span>            :         // Insert the max DCFCLK</a>
<a name="1984"><span class="lineNum">    1984 </span><span class="lineNoCov">          0 :         entry.dcfclk_mhz = max_dcfclk_mhz;</span></a>
<a name="1985"><span class="lineNum">    1985 </span><span class="lineNoCov">          0 :         entry.fabricclk_mhz = 0;</span></a>
<a name="1986"><span class="lineNum">    1986 </span><span class="lineNoCov">          0 :         entry.dram_speed_mts = 0;</span></a>
<a name="1987"><span class="lineNum">    1987 </span>            : </a>
<a name="1988"><span class="lineNum">    1988 </span><span class="lineNoCov">          0 :         DC_FP_START();</span></a>
<a name="1989"><span class="lineNum">    1989 </span><span class="lineNoCov">          0 :         insert_entry_into_table_sorted(table, num_entries, &amp;entry);</span></a>
<a name="1990"><span class="lineNum">    1990 </span><span class="lineNoCov">          0 :         DC_FP_END();</span></a>
<a name="1991"><span class="lineNum">    1991 </span>            : </a>
<a name="1992"><span class="lineNum">    1992 </span>            :         // Insert the UCLK DPMS</a>
<a name="1993"><span class="lineNum">    1993 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_uclk_dpms; i++) {</span></a>
<a name="1994"><span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 entry.dcfclk_mhz = 0;</span></a>
<a name="1995"><span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                 entry.fabricclk_mhz = 0;</span></a>
<a name="1996"><span class="lineNum">    1996 </span><span class="lineNoCov">          0 :                 entry.dram_speed_mts = bw_params-&gt;clk_table.entries[i].memclk_mhz * 16;</span></a>
<a name="1997"><span class="lineNum">    1997 </span>            : </a>
<a name="1998"><span class="lineNum">    1998 </span><span class="lineNoCov">          0 :                 DC_FP_START();</span></a>
<a name="1999"><span class="lineNum">    1999 </span><span class="lineNoCov">          0 :                 insert_entry_into_table_sorted(table, num_entries, &amp;entry);</span></a>
<a name="2000"><span class="lineNum">    2000 </span><span class="lineNoCov">          0 :                 DC_FP_END();</span></a>
<a name="2001"><span class="lineNum">    2001 </span>            :         }</a>
<a name="2002"><span class="lineNum">    2002 </span>            : </a>
<a name="2003"><span class="lineNum">    2003 </span>            :         // If FCLK is coarse grained, insert individual DPMs.</a>
<a name="2004"><span class="lineNum">    2004 </span><span class="lineNoCov">          0 :         if (num_fclk_dpms &gt; 2) {</span></a>
<a name="2005"><span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; num_fclk_dpms; i++) {</span></a>
<a name="2006"><span class="lineNum">    2006 </span><span class="lineNoCov">          0 :                         entry.dcfclk_mhz = 0;</span></a>
<a name="2007"><span class="lineNum">    2007 </span><span class="lineNoCov">          0 :                         entry.fabricclk_mhz = bw_params-&gt;clk_table.entries[i].fclk_mhz;</span></a>
<a name="2008"><span class="lineNum">    2008 </span><span class="lineNoCov">          0 :                         entry.dram_speed_mts = 0;</span></a>
<a name="2009"><span class="lineNum">    2009 </span>            : </a>
<a name="2010"><span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                         DC_FP_START();</span></a>
<a name="2011"><span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                         insert_entry_into_table_sorted(table, num_entries, &amp;entry);</span></a>
<a name="2012"><span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                         DC_FP_END();</span></a>
<a name="2013"><span class="lineNum">    2013 </span>            :                 }</a>
<a name="2014"><span class="lineNum">    2014 </span>            :         }</a>
<a name="2015"><span class="lineNum">    2015 </span>            :         // If FCLK fine grained, only insert max</a>
<a name="2016"><span class="lineNum">    2016 </span>            :         else {</a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                 entry.dcfclk_mhz = 0;</span></a>
<a name="2018"><span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                 entry.fabricclk_mhz = max_fclk_mhz;</span></a>
<a name="2019"><span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                 entry.dram_speed_mts = 0;</span></a>
<a name="2020"><span class="lineNum">    2020 </span>            : </a>
<a name="2021"><span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                 DC_FP_START();</span></a>
<a name="2022"><span class="lineNum">    2022 </span><span class="lineNoCov">          0 :                 insert_entry_into_table_sorted(table, num_entries, &amp;entry);</span></a>
<a name="2023"><span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                 DC_FP_END();</span></a>
<a name="2024"><span class="lineNum">    2024 </span>            :         }</a>
<a name="2025"><span class="lineNum">    2025 </span>            : </a>
<a name="2026"><span class="lineNum">    2026 </span>            :         // At this point, the table contains all &quot;points of interest&quot; based on</a>
<a name="2027"><span class="lineNum">    2027 </span>            :         // DPMs from PMFW, and STAs.  Table is sorted by BW, and all clock</a>
<a name="2028"><span class="lineNum">    2028 </span>            :         // ratios (by derate, are exact).</a>
<a name="2029"><span class="lineNum">    2029 </span>            : </a>
<a name="2030"><span class="lineNum">    2030 </span>            :         // Remove states that require higher clocks than are supported</a>
<a name="2031"><span class="lineNum">    2031 </span><span class="lineNoCov">          0 :         for (i = *num_entries - 1; i &gt;= 0 ; i--) {</span></a>
<a name="2032"><span class="lineNum">    2032 </span><span class="lineNoCov">          0 :                 if (table[i].dcfclk_mhz &gt; max_dcfclk_mhz ||</span></a>
<a name="2033"><span class="lineNum">    2033 </span><span class="lineNoCov">          0 :                                 table[i].fabricclk_mhz &gt; max_fclk_mhz ||</span></a>
<a name="2034"><span class="lineNum">    2034 </span><span class="lineNoCov">          0 :                                 table[i].dram_speed_mts &gt; max_uclk_mhz * 16)</span></a>
<a name="2035"><span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                         remove_entry_from_table_at_index(table, num_entries, i);</span></a>
<a name="2036"><span class="lineNum">    2036 </span>            :         }</a>
<a name="2037"><span class="lineNum">    2037 </span>            : </a>
<a name="2038"><span class="lineNum">    2038 </span>            :         // At this point, the table only contains supported points of interest</a>
<a name="2039"><span class="lineNum">    2039 </span>            :         // it could be used as is, but some states may be redundant due to</a>
<a name="2040"><span class="lineNum">    2040 </span>            :         // coarse grained nature of some clocks, so we want to round up to</a>
<a name="2041"><span class="lineNum">    2041 </span>            :         // coarse grained DPMs and remove duplicates.</a>
<a name="2042"><span class="lineNum">    2042 </span>            : </a>
<a name="2043"><span class="lineNum">    2043 </span>            :         // Round up UCLKs</a>
<a name="2044"><span class="lineNum">    2044 </span><span class="lineNoCov">          0 :         for (i = *num_entries - 1; i &gt;= 0 ; i--) {</span></a>
<a name="2045"><span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; num_uclk_dpms; j++) {</span></a>
<a name="2046"><span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                         if (bw_params-&gt;clk_table.entries[j].memclk_mhz * 16 &gt;= table[i].dram_speed_mts) {</span></a>
<a name="2047"><span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                                 table[i].dram_speed_mts = bw_params-&gt;clk_table.entries[j].memclk_mhz * 16;</span></a>
<a name="2048"><span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="2049"><span class="lineNum">    2049 </span>            :                         }</a>
<a name="2050"><span class="lineNum">    2050 </span>            :                 }</a>
<a name="2051"><span class="lineNum">    2051 </span>            :         }</a>
<a name="2052"><span class="lineNum">    2052 </span>            : </a>
<a name="2053"><span class="lineNum">    2053 </span>            :         // If FCLK is coarse grained, round up to next DPMs</a>
<a name="2054"><span class="lineNum">    2054 </span><span class="lineNoCov">          0 :         if (num_fclk_dpms &gt; 2) {</span></a>
<a name="2055"><span class="lineNum">    2055 </span><span class="lineNoCov">          0 :                 for (i = *num_entries - 1; i &gt;= 0 ; i--) {</span></a>
<a name="2056"><span class="lineNum">    2056 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; num_fclk_dpms; j++) {</span></a>
<a name="2057"><span class="lineNum">    2057 </span><span class="lineNoCov">          0 :                                 if (bw_params-&gt;clk_table.entries[j].fclk_mhz &gt;= table[i].fabricclk_mhz) {</span></a>
<a name="2058"><span class="lineNum">    2058 </span><span class="lineNoCov">          0 :                                         table[i].fabricclk_mhz = bw_params-&gt;clk_table.entries[j].fclk_mhz;</span></a>
<a name="2059"><span class="lineNum">    2059 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="2060"><span class="lineNum">    2060 </span>            :                                 }</a>
<a name="2061"><span class="lineNum">    2061 </span>            :                         }</a>
<a name="2062"><span class="lineNum">    2062 </span>            :                 }</a>
<a name="2063"><span class="lineNum">    2063 </span>            :         }</a>
<a name="2064"><span class="lineNum">    2064 </span>            :         // Otherwise, round up to minimum.</a>
<a name="2065"><span class="lineNum">    2065 </span>            :         else {</a>
<a name="2066"><span class="lineNum">    2066 </span><span class="lineNoCov">          0 :                 for (i = *num_entries - 1; i &gt;= 0 ; i--) {</span></a>
<a name="2067"><span class="lineNum">    2067 </span><span class="lineNoCov">          0 :                         if (table[i].fabricclk_mhz &lt; min_fclk_mhz) {</span></a>
<a name="2068"><span class="lineNum">    2068 </span><span class="lineNoCov">          0 :                                 table[i].fabricclk_mhz = min_fclk_mhz;</span></a>
<a name="2069"><span class="lineNum">    2069 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="2070"><span class="lineNum">    2070 </span>            :                         }</a>
<a name="2071"><span class="lineNum">    2071 </span>            :                 }</a>
<a name="2072"><span class="lineNum">    2072 </span>            :         }</a>
<a name="2073"><span class="lineNum">    2073 </span>            : </a>
<a name="2074"><span class="lineNum">    2074 </span>            :         // Round DCFCLKs up to minimum</a>
<a name="2075"><span class="lineNum">    2075 </span><span class="lineNoCov">          0 :         for (i = *num_entries - 1; i &gt;= 0 ; i--) {</span></a>
<a name="2076"><span class="lineNum">    2076 </span><span class="lineNoCov">          0 :                 if (table[i].dcfclk_mhz &lt; min_dcfclk_mhz) {</span></a>
<a name="2077"><span class="lineNum">    2077 </span><span class="lineNoCov">          0 :                         table[i].dcfclk_mhz = min_dcfclk_mhz;</span></a>
<a name="2078"><span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="2079"><span class="lineNum">    2079 </span>            :                 }</a>
<a name="2080"><span class="lineNum">    2080 </span>            :         }</a>
<a name="2081"><span class="lineNum">    2081 </span>            : </a>
<a name="2082"><span class="lineNum">    2082 </span>            :         // Remove duplicate states, note duplicate states are always neighbouring since table is sorted.</a>
<a name="2083"><span class="lineNum">    2083 </span>            :         i = 0;</a>
<a name="2084"><span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         while (i &lt; *num_entries - 1) {</span></a>
<a name="2085"><span class="lineNum">    2085 </span><span class="lineNoCov">          0 :                 if (table[i].dcfclk_mhz == table[i + 1].dcfclk_mhz &amp;&amp;</span></a>
<a name="2086"><span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                                 table[i].fabricclk_mhz == table[i + 1].fabricclk_mhz &amp;&amp;</span></a>
<a name="2087"><span class="lineNum">    2087 </span><span class="lineNoCov">          0 :                                 table[i].dram_speed_mts == table[i + 1].dram_speed_mts)</span></a>
<a name="2088"><span class="lineNum">    2088 </span><span class="lineNoCov">          0 :                         remove_entry_from_table_at_index(table, num_entries, i + 1);</span></a>
<a name="2089"><span class="lineNum">    2089 </span>            :                 else</a>
<a name="2090"><span class="lineNum">    2090 </span><span class="lineNoCov">          0 :                         i++;</span></a>
<a name="2091"><span class="lineNum">    2091 </span>            :         }</a>
<a name="2092"><span class="lineNum">    2092 </span>            : </a>
<a name="2093"><span class="lineNum">    2093 </span>            :         // Fix up the state indicies</a>
<a name="2094"><span class="lineNum">    2094 </span><span class="lineNoCov">          0 :         for (i = *num_entries - 1; i &gt;= 0 ; i--) {</span></a>
<a name="2095"><span class="lineNum">    2095 </span><span class="lineNoCov">          0 :                 table[i].state = i;</span></a>
<a name="2096"><span class="lineNum">    2096 </span>            :         }</a>
<a name="2097"><span class="lineNum">    2097 </span>            : </a>
<a name="2098"><span class="lineNum">    2098 </span>            :         return 0;</a>
<a name="2099"><span class="lineNum">    2099 </span>            : }</a>
<a name="2100"><span class="lineNum">    2100 </span>            : </a>
<a name="2101"><span class="lineNum">    2101 </span>            : /**</a>
<a name="2102"><span class="lineNum">    2102 </span>            :  * dcn32_update_bw_bounding_box</a>
<a name="2103"><span class="lineNum">    2103 </span>            :  *</a>
<a name="2104"><span class="lineNum">    2104 </span>            :  * This would override some dcn3_2 ip_or_soc initial parameters hardcoded from</a>
<a name="2105"><span class="lineNum">    2105 </span>            :  * spreadsheet with actual values as per dGPU SKU:</a>
<a name="2106"><span class="lineNum">    2106 </span>            :  * - with passed few options from dc-&gt;config</a>
<a name="2107"><span class="lineNum">    2107 </span>            :  * - with dentist_vco_frequency from Clk Mgr (currently hardcoded, but might</a>
<a name="2108"><span class="lineNum">    2108 </span>            :  *   need to get it from PM FW)</a>
<a name="2109"><span class="lineNum">    2109 </span>            :  * - with passed latency values (passed in ns units) in dc-&gt; bb override for</a>
<a name="2110"><span class="lineNum">    2110 </span>            :  *   debugging purposes</a>
<a name="2111"><span class="lineNum">    2111 </span>            :  * - with passed latencies from VBIOS (in 100_ns units) if available for</a>
<a name="2112"><span class="lineNum">    2112 </span>            :  *   certain dGPU SKU</a>
<a name="2113"><span class="lineNum">    2113 </span>            :  * - with number of DRAM channels from VBIOS (which differ for certain dGPU SKU</a>
<a name="2114"><span class="lineNum">    2114 </span>            :  *   of the same ASIC)</a>
<a name="2115"><span class="lineNum">    2115 </span>            :  * - clocks levels with passed clk_table entries from Clk Mgr as reported by PM</a>
<a name="2116"><span class="lineNum">    2116 </span>            :  *   FW for different clocks (which might differ for certain dGPU SKU of the</a>
<a name="2117"><span class="lineNum">    2117 </span>            :  *   same ASIC)</a>
<a name="2118"><span class="lineNum">    2118 </span>            :  */</a>
<a name="2119"><span class="lineNum">    2119 </span><span class="lineNoCov">          0 : void dcn32_update_bw_bounding_box_fpu(struct dc *dc, struct clk_bw_params *bw_params)</span></a>
<a name="2120"><span class="lineNum">    2120 </span>            : {</a>
<a name="2121"><span class="lineNum">    2121 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="2122"><span class="lineNum">    2122 </span>            : </a>
<a name="2123"><span class="lineNum">    2123 </span><span class="lineNoCov">          0 :         if (!IS_FPGA_MAXIMUS_DC(dc-&gt;ctx-&gt;dce_environment)) {</span></a>
<a name="2124"><span class="lineNum">    2124 </span>            :                 /* Overrides from dc-&gt;config options */</a>
<a name="2125"><span class="lineNum">    2125 </span><span class="lineNoCov">          0 :                 dcn3_2_ip.clamp_min_dcfclk = dc-&gt;config.clamp_min_dcfclk;</span></a>
<a name="2126"><span class="lineNum">    2126 </span>            : </a>
<a name="2127"><span class="lineNum">    2127 </span>            :                 /* Override from passed dc-&gt;bb_overrides if available*/</a>
<a name="2128"><span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                 if ((int)(dcn3_2_soc.sr_exit_time_us * 1000) != dc-&gt;bb_overrides.sr_exit_time_ns</span></a>
<a name="2129"><span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                                 &amp;&amp; dc-&gt;bb_overrides.sr_exit_time_ns) {</span></a>
<a name="2130"><span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                         dcn3_2_soc.sr_exit_time_us = dc-&gt;bb_overrides.sr_exit_time_ns / 1000.0;</span></a>
<a name="2131"><span class="lineNum">    2131 </span>            :                 }</a>
<a name="2132"><span class="lineNum">    2132 </span>            : </a>
<a name="2133"><span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                 if ((int)(dcn3_2_soc.sr_enter_plus_exit_time_us * 1000)</span></a>
<a name="2134"><span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                                 != dc-&gt;bb_overrides.sr_enter_plus_exit_time_ns</span></a>
<a name="2135"><span class="lineNum">    2135 </span><span class="lineNoCov">          0 :                                 &amp;&amp; dc-&gt;bb_overrides.sr_enter_plus_exit_time_ns) {</span></a>
<a name="2136"><span class="lineNum">    2136 </span><span class="lineNoCov">          0 :                         dcn3_2_soc.sr_enter_plus_exit_time_us =</span></a>
<a name="2137"><span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                                 dc-&gt;bb_overrides.sr_enter_plus_exit_time_ns / 1000.0;</span></a>
<a name="2138"><span class="lineNum">    2138 </span>            :                 }</a>
<a name="2139"><span class="lineNum">    2139 </span>            : </a>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                 if ((int)(dcn3_2_soc.urgent_latency_us * 1000) != dc-&gt;bb_overrides.urgent_latency_ns</span></a>
<a name="2141"><span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                         &amp;&amp; dc-&gt;bb_overrides.urgent_latency_ns) {</span></a>
<a name="2142"><span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                         dcn3_2_soc.urgent_latency_us = dc-&gt;bb_overrides.urgent_latency_ns / 1000.0;</span></a>
<a name="2143"><span class="lineNum">    2143 </span>            :                 }</a>
<a name="2144"><span class="lineNum">    2144 </span>            : </a>
<a name="2145"><span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                 if ((int)(dcn3_2_soc.dram_clock_change_latency_us * 1000)</span></a>
<a name="2146"><span class="lineNum">    2146 </span><span class="lineNoCov">          0 :                                 != dc-&gt;bb_overrides.dram_clock_change_latency_ns</span></a>
<a name="2147"><span class="lineNum">    2147 </span><span class="lineNoCov">          0 :                                 &amp;&amp; dc-&gt;bb_overrides.dram_clock_change_latency_ns) {</span></a>
<a name="2148"><span class="lineNum">    2148 </span><span class="lineNoCov">          0 :                         dcn3_2_soc.dram_clock_change_latency_us =</span></a>
<a name="2149"><span class="lineNum">    2149 </span><span class="lineNoCov">          0 :                                 dc-&gt;bb_overrides.dram_clock_change_latency_ns / 1000.0;</span></a>
<a name="2150"><span class="lineNum">    2150 </span>            :                 }</a>
<a name="2151"><span class="lineNum">    2151 </span>            : </a>
<a name="2152"><span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                 if ((int)(dcn3_2_soc.fclk_change_latency_us * 1000)</span></a>
<a name="2153"><span class="lineNum">    2153 </span><span class="lineNoCov">          0 :                                 != dc-&gt;bb_overrides.fclk_clock_change_latency_ns</span></a>
<a name="2154"><span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                                 &amp;&amp; dc-&gt;bb_overrides.fclk_clock_change_latency_ns) {</span></a>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                         dcn3_2_soc.fclk_change_latency_us =</span></a>
<a name="2156"><span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                                 dc-&gt;bb_overrides.fclk_clock_change_latency_ns / 1000;</span></a>
<a name="2157"><span class="lineNum">    2157 </span>            :                 }</a>
<a name="2158"><span class="lineNum">    2158 </span>            : </a>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineNoCov">          0 :                 if ((int)(dcn3_2_soc.dummy_pstate_latency_us * 1000)</span></a>
<a name="2160"><span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                                 != dc-&gt;bb_overrides.dummy_clock_change_latency_ns</span></a>
<a name="2161"><span class="lineNum">    2161 </span><span class="lineNoCov">          0 :                                 &amp;&amp; dc-&gt;bb_overrides.dummy_clock_change_latency_ns) {</span></a>
<a name="2162"><span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                         dcn3_2_soc.dummy_pstate_latency_us =</span></a>
<a name="2163"><span class="lineNum">    2163 </span><span class="lineNoCov">          0 :                                 dc-&gt;bb_overrides.dummy_clock_change_latency_ns / 1000.0;</span></a>
<a name="2164"><span class="lineNum">    2164 </span>            :                 }</a>
<a name="2165"><span class="lineNum">    2165 </span>            : </a>
<a name="2166"><span class="lineNum">    2166 </span>            :                 /* Override from VBIOS if VBIOS bb_info available */</a>
<a name="2167"><span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                 if (dc-&gt;ctx-&gt;dc_bios-&gt;funcs-&gt;get_soc_bb_info) {</span></a>
<a name="2168"><span class="lineNum">    2168 </span><span class="lineNoCov">          0 :                         struct bp_soc_bb_info bb_info = {0};</span></a>
<a name="2169"><span class="lineNum">    2169 </span>            : </a>
<a name="2170"><span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                         if (dc-&gt;ctx-&gt;dc_bios-&gt;funcs-&gt;get_soc_bb_info(dc-&gt;ctx-&gt;dc_bios, &amp;bb_info) == BP_RESULT_OK) {</span></a>
<a name="2171"><span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                                 if (bb_info.dram_clock_change_latency_100ns &gt; 0)</span></a>
<a name="2172"><span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                                         dcn3_2_soc.dram_clock_change_latency_us =</span></a>
<a name="2173"><span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                                                 bb_info.dram_clock_change_latency_100ns * 10;</span></a>
<a name="2174"><span class="lineNum">    2174 </span>            : </a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :                                 if (bb_info.dram_sr_enter_exit_latency_100ns &gt; 0)</span></a>
<a name="2176"><span class="lineNum">    2176 </span><span class="lineNoCov">          0 :                                         dcn3_2_soc.sr_enter_plus_exit_time_us =</span></a>
<a name="2177"><span class="lineNum">    2177 </span><span class="lineNoCov">          0 :                                                 bb_info.dram_sr_enter_exit_latency_100ns * 10;</span></a>
<a name="2178"><span class="lineNum">    2178 </span>            : </a>
<a name="2179"><span class="lineNum">    2179 </span><span class="lineNoCov">          0 :                                 if (bb_info.dram_sr_exit_latency_100ns &gt; 0)</span></a>
<a name="2180"><span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                                         dcn3_2_soc.sr_exit_time_us =</span></a>
<a name="2181"><span class="lineNum">    2181 </span><span class="lineNoCov">          0 :                                                 bb_info.dram_sr_exit_latency_100ns * 10;</span></a>
<a name="2182"><span class="lineNum">    2182 </span>            :                         }</a>
<a name="2183"><span class="lineNum">    2183 </span>            :                 }</a>
<a name="2184"><span class="lineNum">    2184 </span>            : </a>
<a name="2185"><span class="lineNum">    2185 </span>            :                 /* Override from VBIOS for num_chan */</a>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 :                 if (dc-&gt;ctx-&gt;dc_bios-&gt;vram_info.num_chans)</span></a>
<a name="2187"><span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                         dcn3_2_soc.num_chans = dc-&gt;ctx-&gt;dc_bios-&gt;vram_info.num_chans;</span></a>
<a name="2188"><span class="lineNum">    2188 </span>            : </a>
<a name="2189"><span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                 if (dc-&gt;ctx-&gt;dc_bios-&gt;vram_info.dram_channel_width_bytes)</span></a>
<a name="2190"><span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                         dcn3_2_soc.dram_channel_width_bytes = dc-&gt;ctx-&gt;dc_bios-&gt;vram_info.dram_channel_width_bytes;</span></a>
<a name="2191"><span class="lineNum">    2191 </span>            : </a>
<a name="2192"><span class="lineNum">    2192 </span>            :         }</a>
<a name="2193"><span class="lineNum">    2193 </span>            : </a>
<a name="2194"><span class="lineNum">    2194 </span>            :         /* Override dispclk_dppclk_vco_speed_mhz from Clk Mgr */</a>
<a name="2195"><span class="lineNum">    2195 </span><span class="lineNoCov">          0 :         dcn3_2_soc.dispclk_dppclk_vco_speed_mhz = dc-&gt;clk_mgr-&gt;dentist_vco_freq_khz / 1000.0;</span></a>
<a name="2196"><span class="lineNum">    2196 </span><span class="lineNoCov">          0 :         dc-&gt;dml.soc.dispclk_dppclk_vco_speed_mhz = dc-&gt;clk_mgr-&gt;dentist_vco_freq_khz / 1000.0;</span></a>
<a name="2197"><span class="lineNum">    2197 </span>            : </a>
<a name="2198"><span class="lineNum">    2198 </span>            :         /* Overrides Clock levelsfrom CLK Mgr table entries as reported by PM FW */</a>
<a name="2199"><span class="lineNum">    2199 </span><span class="lineNoCov">          0 :         if ((!IS_FPGA_MAXIMUS_DC(dc-&gt;ctx-&gt;dce_environment)) &amp;&amp; (bw_params-&gt;clk_table.entries[0].memclk_mhz)) {</span></a>
<a name="2200"><span class="lineNum">    2200 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.use_legacy_soc_bb_mechanism) {</span></a>
<a name="2201"><span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                         unsigned int i = 0, j = 0, num_states = 0;</span></a>
<a name="2202"><span class="lineNum">    2202 </span>            : </a>
<a name="2203"><span class="lineNum">    2203 </span><span class="lineNoCov">          0 :                         unsigned int dcfclk_mhz[DC__VOLTAGE_STATES] = {0};</span></a>
<a name="2204"><span class="lineNum">    2204 </span><span class="lineNoCov">          0 :                         unsigned int dram_speed_mts[DC__VOLTAGE_STATES] = {0};</span></a>
<a name="2205"><span class="lineNum">    2205 </span><span class="lineNoCov">          0 :                         unsigned int optimal_uclk_for_dcfclk_sta_targets[DC__VOLTAGE_STATES] = {0};</span></a>
<a name="2206"><span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                         unsigned int optimal_dcfclk_for_uclk[DC__VOLTAGE_STATES] = {0};</span></a>
<a name="2207"><span class="lineNum">    2207 </span><span class="lineNoCov">          0 :                         unsigned int min_dcfclk = UINT_MAX;</span></a>
<a name="2208"><span class="lineNum">    2208 </span>            :                         /* Set 199 as first value in STA target array to have a minimum DCFCLK value.</a>
<a name="2209"><span class="lineNum">    2209 </span>            :                          * For DCN32 we set min to 199 so minimum FCLK DPM0 (300Mhz can be achieved) */</a>
<a name="2210"><span class="lineNum">    2210 </span><span class="lineNoCov">          0 :                         unsigned int dcfclk_sta_targets[DC__VOLTAGE_STATES] = {199, 615, 906, 1324, 1564};</span></a>
<a name="2211"><span class="lineNum">    2211 </span><span class="lineNoCov">          0 :                         unsigned int num_dcfclk_sta_targets = 4, num_uclk_states = 0;</span></a>
<a name="2212"><span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                         unsigned int max_dcfclk_mhz = 0, max_dispclk_mhz = 0, max_dppclk_mhz = 0, max_phyclk_mhz = 0;</span></a>
<a name="2213"><span class="lineNum">    2213 </span>            : </a>
<a name="2214"><span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; MAX_NUM_DPM_LVL; i++) {</span></a>
<a name="2215"><span class="lineNum">    2215 </span><span class="lineNoCov">          0 :                                 if (bw_params-&gt;clk_table.entries[i].dcfclk_mhz &gt; max_dcfclk_mhz)</span></a>
<a name="2216"><span class="lineNum">    2216 </span><span class="lineNoCov">          0 :                                         max_dcfclk_mhz = bw_params-&gt;clk_table.entries[i].dcfclk_mhz;</span></a>
<a name="2217"><span class="lineNum">    2217 </span><span class="lineNoCov">          0 :                                 if (bw_params-&gt;clk_table.entries[i].dcfclk_mhz != 0 &amp;&amp;</span></a>
<a name="2218"><span class="lineNum">    2218 </span>            :                                                 bw_params-&gt;clk_table.entries[i].dcfclk_mhz &lt; min_dcfclk)</a>
<a name="2219"><span class="lineNum">    2219 </span><span class="lineNoCov">          0 :                                         min_dcfclk = bw_params-&gt;clk_table.entries[i].dcfclk_mhz;</span></a>
<a name="2220"><span class="lineNum">    2220 </span><span class="lineNoCov">          0 :                                 if (bw_params-&gt;clk_table.entries[i].dispclk_mhz &gt; max_dispclk_mhz)</span></a>
<a name="2221"><span class="lineNum">    2221 </span><span class="lineNoCov">          0 :                                         max_dispclk_mhz = bw_params-&gt;clk_table.entries[i].dispclk_mhz;</span></a>
<a name="2222"><span class="lineNum">    2222 </span><span class="lineNoCov">          0 :                                 if (bw_params-&gt;clk_table.entries[i].dppclk_mhz &gt; max_dppclk_mhz)</span></a>
<a name="2223"><span class="lineNum">    2223 </span><span class="lineNoCov">          0 :                                         max_dppclk_mhz = bw_params-&gt;clk_table.entries[i].dppclk_mhz;</span></a>
<a name="2224"><span class="lineNum">    2224 </span><span class="lineNoCov">          0 :                                 if (bw_params-&gt;clk_table.entries[i].phyclk_mhz &gt; max_phyclk_mhz)</span></a>
<a name="2225"><span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                                         max_phyclk_mhz = bw_params-&gt;clk_table.entries[i].phyclk_mhz;</span></a>
<a name="2226"><span class="lineNum">    2226 </span>            :                         }</a>
<a name="2227"><span class="lineNum">    2227 </span><span class="lineNoCov">          0 :                         if (min_dcfclk &gt; dcfclk_sta_targets[0])</span></a>
<a name="2228"><span class="lineNum">    2228 </span><span class="lineNoCov">          0 :                                 dcfclk_sta_targets[0] = min_dcfclk;</span></a>
<a name="2229"><span class="lineNum">    2229 </span><span class="lineNoCov">          0 :                         if (!max_dcfclk_mhz)</span></a>
<a name="2230"><span class="lineNum">    2230 </span><span class="lineNoCov">          0 :                                 max_dcfclk_mhz = dcn3_2_soc.clock_limits[0].dcfclk_mhz;</span></a>
<a name="2231"><span class="lineNum">    2231 </span><span class="lineNoCov">          0 :                         if (!max_dispclk_mhz)</span></a>
<a name="2232"><span class="lineNum">    2232 </span><span class="lineNoCov">          0 :                                 max_dispclk_mhz = dcn3_2_soc.clock_limits[0].dispclk_mhz;</span></a>
<a name="2233"><span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                         if (!max_dppclk_mhz)</span></a>
<a name="2234"><span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                                 max_dppclk_mhz = dcn3_2_soc.clock_limits[0].dppclk_mhz;</span></a>
<a name="2235"><span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                         if (!max_phyclk_mhz)</span></a>
<a name="2236"><span class="lineNum">    2236 </span><span class="lineNoCov">          0 :                                 max_phyclk_mhz = dcn3_2_soc.clock_limits[0].phyclk_mhz;</span></a>
<a name="2237"><span class="lineNum">    2237 </span>            : </a>
<a name="2238"><span class="lineNum">    2238 </span><span class="lineNoCov">          0 :                         if (max_dcfclk_mhz &gt; dcfclk_sta_targets[num_dcfclk_sta_targets-1]) {</span></a>
<a name="2239"><span class="lineNum">    2239 </span>            :                                 // If max DCFCLK is greater than the max DCFCLK STA target, insert into the DCFCLK STA target array</a>
<a name="2240"><span class="lineNum">    2240 </span><span class="lineNoCov">          0 :                                 dcfclk_sta_targets[num_dcfclk_sta_targets] = max_dcfclk_mhz;</span></a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                                 num_dcfclk_sta_targets++;</span></a>
<a name="2242"><span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                         } else if (max_dcfclk_mhz &lt; dcfclk_sta_targets[num_dcfclk_sta_targets-1]) {</span></a>
<a name="2243"><span class="lineNum">    2243 </span>            :                                 // If max DCFCLK is less than the max DCFCLK STA target, cap values and remove duplicates</a>
<a name="2244"><span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; num_dcfclk_sta_targets; i++) {</span></a>
<a name="2245"><span class="lineNum">    2245 </span><span class="lineNoCov">          0 :                                         if (dcfclk_sta_targets[i] &gt; max_dcfclk_mhz) {</span></a>
<a name="2246"><span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                                                 dcfclk_sta_targets[i] = max_dcfclk_mhz;</span></a>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                                                 break;</span></a>
<a name="2248"><span class="lineNum">    2248 </span>            :                                         }</a>
<a name="2249"><span class="lineNum">    2249 </span>            :                                 }</a>
<a name="2250"><span class="lineNum">    2250 </span>            :                                 // Update size of array since we &quot;removed&quot; duplicates</a>
<a name="2251"><span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                                 num_dcfclk_sta_targets = i + 1;</span></a>
<a name="2252"><span class="lineNum">    2252 </span>            :                         }</a>
<a name="2253"><span class="lineNum">    2253 </span>            : </a>
<a name="2254"><span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                         num_uclk_states = bw_params-&gt;clk_table.num_entries;</span></a>
<a name="2255"><span class="lineNum">    2255 </span>            : </a>
<a name="2256"><span class="lineNum">    2256 </span>            :                         // Calculate optimal dcfclk for each uclk</a>
<a name="2257"><span class="lineNum">    2257 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; num_uclk_states; i++) {</span></a>
<a name="2258"><span class="lineNum">    2258 </span><span class="lineNoCov">          0 :                                 dcn32_get_optimal_dcfclk_fclk_for_uclk(bw_params-&gt;clk_table.entries[i].memclk_mhz * 16,</span></a>
<a name="2259"><span class="lineNum">    2259 </span>            :                                                 &amp;optimal_dcfclk_for_uclk[i], NULL);</a>
<a name="2260"><span class="lineNum">    2260 </span><span class="lineNoCov">          0 :                                 if (optimal_dcfclk_for_uclk[i] &lt; bw_params-&gt;clk_table.entries[0].dcfclk_mhz) {</span></a>
<a name="2261"><span class="lineNum">    2261 </span><span class="lineNoCov">          0 :                                         optimal_dcfclk_for_uclk[i] = bw_params-&gt;clk_table.entries[0].dcfclk_mhz;</span></a>
<a name="2262"><span class="lineNum">    2262 </span>            :                                 }</a>
<a name="2263"><span class="lineNum">    2263 </span>            :                         }</a>
<a name="2264"><span class="lineNum">    2264 </span>            : </a>
<a name="2265"><span class="lineNum">    2265 </span>            :                         // Calculate optimal uclk for each dcfclk sta target</a>
<a name="2266"><span class="lineNum">    2266 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; num_dcfclk_sta_targets; i++) {</span></a>
<a name="2267"><span class="lineNum">    2267 </span><span class="lineNoCov">          0 :                                 for (j = 0; j &lt; num_uclk_states; j++) {</span></a>
<a name="2268"><span class="lineNum">    2268 </span><span class="lineNoCov">          0 :                                         if (dcfclk_sta_targets[i] &lt; optimal_dcfclk_for_uclk[j]) {</span></a>
<a name="2269"><span class="lineNum">    2269 </span><span class="lineNoCov">          0 :                                                 optimal_uclk_for_dcfclk_sta_targets[i] =</span></a>
<a name="2270"><span class="lineNum">    2270 </span><span class="lineNoCov">          0 :                                                                 bw_params-&gt;clk_table.entries[j].memclk_mhz * 16;</span></a>
<a name="2271"><span class="lineNum">    2271 </span><span class="lineNoCov">          0 :                                                 break;</span></a>
<a name="2272"><span class="lineNum">    2272 </span>            :                                         }</a>
<a name="2273"><span class="lineNum">    2273 </span>            :                                 }</a>
<a name="2274"><span class="lineNum">    2274 </span>            :                         }</a>
<a name="2275"><span class="lineNum">    2275 </span>            : </a>
<a name="2276"><span class="lineNum">    2276 </span>            :                         i = 0;</a>
<a name="2277"><span class="lineNum">    2277 </span>            :                         j = 0;</a>
<a name="2278"><span class="lineNum">    2278 </span>            :                         // create the final dcfclk and uclk table</a>
<a name="2279"><span class="lineNum">    2279 </span><span class="lineNoCov">          0 :                         while (i &lt; num_dcfclk_sta_targets &amp;&amp; j &lt; num_uclk_states &amp;&amp; num_states &lt; DC__VOLTAGE_STATES) {</span></a>
<a name="2280"><span class="lineNum">    2280 </span><span class="lineNoCov">          0 :                                 if (dcfclk_sta_targets[i] &lt; optimal_dcfclk_for_uclk[j] &amp;&amp; i &lt; num_dcfclk_sta_targets) {</span></a>
<a name="2281"><span class="lineNum">    2281 </span><span class="lineNoCov">          0 :                                         dcfclk_mhz[num_states] = dcfclk_sta_targets[i];</span></a>
<a name="2282"><span class="lineNum">    2282 </span><span class="lineNoCov">          0 :                                         dram_speed_mts[num_states++] = optimal_uclk_for_dcfclk_sta_targets[i++];</span></a>
<a name="2283"><span class="lineNum">    2283 </span>            :                                 } else {</a>
<a name="2284"><span class="lineNum">    2284 </span><span class="lineNoCov">          0 :                                         if (j &lt; num_uclk_states &amp;&amp; optimal_dcfclk_for_uclk[j] &lt;= max_dcfclk_mhz) {</span></a>
<a name="2285"><span class="lineNum">    2285 </span><span class="lineNoCov">          0 :                                                 dcfclk_mhz[num_states] = optimal_dcfclk_for_uclk[j];</span></a>
<a name="2286"><span class="lineNum">    2286 </span><span class="lineNoCov">          0 :                                                 dram_speed_mts[num_states++] = bw_params-&gt;clk_table.entries[j++].memclk_mhz * 16;</span></a>
<a name="2287"><span class="lineNum">    2287 </span>            :                                         } else {</a>
<a name="2288"><span class="lineNum">    2288 </span>            :                                                 j = num_uclk_states;</a>
<a name="2289"><span class="lineNum">    2289 </span>            :                                         }</a>
<a name="2290"><span class="lineNum">    2290 </span>            :                                 }</a>
<a name="2291"><span class="lineNum">    2291 </span>            :                         }</a>
<a name="2292"><span class="lineNum">    2292 </span>            : </a>
<a name="2293"><span class="lineNum">    2293 </span><span class="lineNoCov">          0 :                         while (i &lt; num_dcfclk_sta_targets &amp;&amp; num_states &lt; DC__VOLTAGE_STATES) {</span></a>
<a name="2294"><span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                                 dcfclk_mhz[num_states] = dcfclk_sta_targets[i];</span></a>
<a name="2295"><span class="lineNum">    2295 </span><span class="lineNoCov">          0 :                                 dram_speed_mts[num_states++] = optimal_uclk_for_dcfclk_sta_targets[i++];</span></a>
<a name="2296"><span class="lineNum">    2296 </span>            :                         }</a>
<a name="2297"><span class="lineNum">    2297 </span>            : </a>
<a name="2298"><span class="lineNum">    2298 </span><span class="lineNoCov">          0 :                         while (j &lt; num_uclk_states &amp;&amp; num_states &lt; DC__VOLTAGE_STATES &amp;&amp;</span></a>
<a name="2299"><span class="lineNum">    2299 </span><span class="lineNoCov">          0 :                                         optimal_dcfclk_for_uclk[j] &lt;= max_dcfclk_mhz) {</span></a>
<a name="2300"><span class="lineNum">    2300 </span><span class="lineNoCov">          0 :                                 dcfclk_mhz[num_states] = optimal_dcfclk_for_uclk[j];</span></a>
<a name="2301"><span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                                 dram_speed_mts[num_states++] = bw_params-&gt;clk_table.entries[j++].memclk_mhz * 16;</span></a>
<a name="2302"><span class="lineNum">    2302 </span>            :                         }</a>
<a name="2303"><span class="lineNum">    2303 </span>            : </a>
<a name="2304"><span class="lineNum">    2304 </span><span class="lineNoCov">          0 :                         dcn3_2_soc.num_states = num_states;</span></a>
<a name="2305"><span class="lineNum">    2305 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; dcn3_2_soc.num_states; i++) {</span></a>
<a name="2306"><span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.clock_limits[i].state = i;</span></a>
<a name="2307"><span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.clock_limits[i].dcfclk_mhz = dcfclk_mhz[i];</span></a>
<a name="2308"><span class="lineNum">    2308 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.clock_limits[i].fabricclk_mhz = dcfclk_mhz[i];</span></a>
<a name="2309"><span class="lineNum">    2309 </span>            : </a>
<a name="2310"><span class="lineNum">    2310 </span>            :                                 /* Fill all states with max values of all these clocks */</a>
<a name="2311"><span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.clock_limits[i].dispclk_mhz = max_dispclk_mhz;</span></a>
<a name="2312"><span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.clock_limits[i].dppclk_mhz  = max_dppclk_mhz;</span></a>
<a name="2313"><span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.clock_limits[i].phyclk_mhz  = max_phyclk_mhz;</span></a>
<a name="2314"><span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.clock_limits[i].dscclk_mhz  = max_dispclk_mhz / 3;</span></a>
<a name="2315"><span class="lineNum">    2315 </span>            : </a>
<a name="2316"><span class="lineNum">    2316 </span>            :                                 /* Populate from bw_params for DTBCLK, SOCCLK */</a>
<a name="2317"><span class="lineNum">    2317 </span><span class="lineNoCov">          0 :                                 if (i &gt; 0) {</span></a>
<a name="2318"><span class="lineNum">    2318 </span><span class="lineNoCov">          0 :                                         if (!bw_params-&gt;clk_table.entries[i].dtbclk_mhz) {</span></a>
<a name="2319"><span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                                                 dcn3_2_soc.clock_limits[i].dtbclk_mhz  = dcn3_2_soc.clock_limits[i-1].dtbclk_mhz;</span></a>
<a name="2320"><span class="lineNum">    2320 </span>            :                                         } else {</a>
<a name="2321"><span class="lineNum">    2321 </span><span class="lineNoCov">          0 :                                                 dcn3_2_soc.clock_limits[i].dtbclk_mhz  = bw_params-&gt;clk_table.entries[i].dtbclk_mhz;</span></a>
<a name="2322"><span class="lineNum">    2322 </span>            :                                         }</a>
<a name="2323"><span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                                 } else if (bw_params-&gt;clk_table.entries[i].dtbclk_mhz) {</span></a>
<a name="2324"><span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                                         dcn3_2_soc.clock_limits[i].dtbclk_mhz  = bw_params-&gt;clk_table.entries[i].dtbclk_mhz;</span></a>
<a name="2325"><span class="lineNum">    2325 </span>            :                                 }</a>
<a name="2326"><span class="lineNum">    2326 </span>            : </a>
<a name="2327"><span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                                 if (!bw_params-&gt;clk_table.entries[i].socclk_mhz &amp;&amp; i &gt; 0)</span></a>
<a name="2328"><span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                                         dcn3_2_soc.clock_limits[i].socclk_mhz = dcn3_2_soc.clock_limits[i-1].socclk_mhz;</span></a>
<a name="2329"><span class="lineNum">    2329 </span>            :                                 else</a>
<a name="2330"><span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                                         dcn3_2_soc.clock_limits[i].socclk_mhz = bw_params-&gt;clk_table.entries[i].socclk_mhz;</span></a>
<a name="2331"><span class="lineNum">    2331 </span>            : </a>
<a name="2332"><span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                                 if (!dram_speed_mts[i] &amp;&amp; i &gt; 0)</span></a>
<a name="2333"><span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                                         dcn3_2_soc.clock_limits[i].dram_speed_mts = dcn3_2_soc.clock_limits[i-1].dram_speed_mts;</span></a>
<a name="2334"><span class="lineNum">    2334 </span>            :                                 else</a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                                         dcn3_2_soc.clock_limits[i].dram_speed_mts = dram_speed_mts[i];</span></a>
<a name="2336"><span class="lineNum">    2336 </span>            : </a>
<a name="2337"><span class="lineNum">    2337 </span>            :                                 /* These clocks cannot come from bw_params, always fill from dcn3_2_soc[0] */</a>
<a name="2338"><span class="lineNum">    2338 </span>            :                                 /* PHYCLK_D18, PHYCLK_D32 */</a>
<a name="2339"><span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.clock_limits[i].phyclk_d18_mhz = dcn3_2_soc.clock_limits[0].phyclk_d18_mhz;</span></a>
<a name="2340"><span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                                 dcn3_2_soc.clock_limits[i].phyclk_d32_mhz = dcn3_2_soc.clock_limits[0].phyclk_d32_mhz;</span></a>
<a name="2341"><span class="lineNum">    2341 </span>            :                         }</a>
<a name="2342"><span class="lineNum">    2342 </span>            :                 } else {</a>
<a name="2343"><span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                         build_synthetic_soc_states(bw_params, dcn3_2_soc.clock_limits, &amp;dcn3_2_soc.num_states);</span></a>
<a name="2344"><span class="lineNum">    2344 </span>            :                 }</a>
<a name="2345"><span class="lineNum">    2345 </span>            : </a>
<a name="2346"><span class="lineNum">    2346 </span>            :                 /* Re-init DML with updated bb */</a>
<a name="2347"><span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                 dml_init_instance(&amp;dc-&gt;dml, &amp;dcn3_2_soc, &amp;dcn3_2_ip, DML_PROJECT_DCN32);</span></a>
<a name="2348"><span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                 if (dc-&gt;current_state)</span></a>
<a name="2349"><span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                         dml_init_instance(&amp;dc-&gt;current_state-&gt;bw_ctx.dml, &amp;dcn3_2_soc, &amp;dcn3_2_ip, DML_PROJECT_DCN32);</span></a>
<a name="2350"><span class="lineNum">    2350 </span>            :         }</a>
<a name="2351"><span class="lineNum">    2351 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2352"><span class="lineNum">    2352 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
