|C5G
CLOCK_125_p => RS232:r0.clk
CLOCK_125_p => LEDG[7]~reg0.CLK
CLOCK_125_p => out_ready.CLK
CLOCK_125_p => in_valid.CLK
CLOCK_125_p => in_data[0].CLK
CLOCK_125_p => in_data[1].CLK
CLOCK_125_p => in_data[2].CLK
CLOCK_125_p => in_data[3].CLK
CLOCK_125_p => in_data[4].CLK
CLOCK_125_p => in_data[5].CLK
CLOCK_125_p => in_data[6].CLK
CLOCK_125_p => in_data[7].CLK
CLOCK_125_p => modulator_in[0].CLK
CLOCK_125_p => modulator_in[1].CLK
CLOCK_125_p => modulator_in[2].CLK
CLOCK_125_p => modulator_in[3].CLK
CLOCK_125_p => modulator_in[4].CLK
CLOCK_125_p => modulator_in[5].CLK
CLOCK_125_p => modulator_in[6].CLK
CLOCK_125_p => modulator_in[7].CLK
CLOCK_125_p => modulator_in[8].CLK
CLOCK_125_p => modulator_in[9].CLK
CLOCK_125_p => modulator_in[10].CLK
CLOCK_125_p => modulator_in[11].CLK
CLOCK_125_p => modulator_in[12].CLK
CLOCK_125_p => modulator_in[13].CLK
CLOCK_125_p => modulator_in[14].CLK
CLOCK_125_p => modulator_in[15].CLK
CLOCK_125_p => modulator_in[16].CLK
CLOCK_125_p => modulator_in[17].CLK
CLOCK_125_p => NCO:u0.clk
CLOCK_125_p => CICU:cic_0.clk
CLOCK_125_p => FIFO:FIFO_inst.rdclk
CLOCK_50_B5B => ~NO_FANOUT~
CLOCK_50_B6A => ~NO_FANOUT~
CLOCK_50_B7A => ~NO_FANOUT~
CLOCK_50_B8A => ~NO_FANOUT~
CPU_RESET_n => NCO:u0.reset_n
CPU_RESET_n => CICU:cic_0.reset_n
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => modulator_in.OUTPUTSELECT
CPU_RESET_n => in_data.OUTPUTSELECT
CPU_RESET_n => in_data.OUTPUTSELECT
CPU_RESET_n => in_data.OUTPUTSELECT
CPU_RESET_n => in_data.OUTPUTSELECT
CPU_RESET_n => in_data.OUTPUTSELECT
CPU_RESET_n => in_data.OUTPUTSELECT
CPU_RESET_n => in_data.OUTPUTSELECT
CPU_RESET_n => in_data.OUTPUTSELECT
CPU_RESET_n => in_valid.OUTPUTSELECT
CPU_RESET_n => out_ready.OUTPUTSELECT
CPU_RESET_n => RS232:r0.reset
CPU_RESET_n => MODULATOR:m_0.reset
CPU_RESET_n => LEDG[0].DATAIN
CPU_RESET_n => LEDG[7]~reg0.ENA
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => modulator_in.OUTPUTSELECT
KEY[0] => in_data.OUTPUTSELECT
KEY[0] => in_data.OUTPUTSELECT
KEY[0] => in_data.OUTPUTSELECT
KEY[0] => in_data.OUTPUTSELECT
KEY[0] => in_data.OUTPUTSELECT
KEY[0] => in_data.OUTPUTSELECT
KEY[0] => in_data.OUTPUTSELECT
KEY[0] => in_data.OUTPUTSELECT
KEY[0] => in_valid.OUTPUTSELECT
KEY[0] => out_ready.OUTPUTSELECT
KEY[0] => LEDG.OUTPUTSELECT
KEY[0] => NCO:u0.clken
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDG[0] <= CPU_RESET_n.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= MODULATOR:m_0.pll_locked
LEDG[2] <= NCO:u0.out_valid
LEDG[3] <= RS232:r0.from_uart_valid
LEDG[4] <= CICU:cic_0.out_valid
LEDG[5] <= CICU:cic_0.in_ready
LEDG[6] <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= RS232:r0.from_uart_data[0]
LEDR[1] <= RS232:r0.from_uart_data[1]
LEDR[2] <= RS232:r0.from_uart_data[2]
LEDR[3] <= RS232:r0.from_uart_data[3]
LEDR[4] <= RS232:r0.from_uart_data[4]
LEDR[5] <= RS232:r0.from_uart_data[5]
LEDR[6] <= RS232:r0.from_uart_data[6]
LEDR[7] <= RS232:r0.from_uart_data[7]
LEDR[8] <= <GND>
LEDR[9] <= <GND>
REFCLK_p0 => MODULATOR:m_0.clock
SMA_GXB_TX_p <= MODULATOR:m_0.tx_serial_data
UART_RX => RS232:r0.UART_RXD
UART_TX <= RS232:r0.UART_TXD


|C5G|RS232:r0
from_uart_ready => RS232_rs232_0:rs232_0.from_uart_ready
from_uart_data[0] <= RS232_rs232_0:rs232_0.from_uart_data[0]
from_uart_data[1] <= RS232_rs232_0:rs232_0.from_uart_data[1]
from_uart_data[2] <= RS232_rs232_0:rs232_0.from_uart_data[2]
from_uart_data[3] <= RS232_rs232_0:rs232_0.from_uart_data[3]
from_uart_data[4] <= RS232_rs232_0:rs232_0.from_uart_data[4]
from_uart_data[5] <= RS232_rs232_0:rs232_0.from_uart_data[5]
from_uart_data[6] <= RS232_rs232_0:rs232_0.from_uart_data[6]
from_uart_data[7] <= RS232_rs232_0:rs232_0.from_uart_data[7]
from_uart_error <= RS232_rs232_0:rs232_0.from_uart_error
from_uart_valid <= RS232_rs232_0:rs232_0.from_uart_valid
to_uart_data[0] => RS232_rs232_0:rs232_0.to_uart_data[0]
to_uart_data[1] => RS232_rs232_0:rs232_0.to_uart_data[1]
to_uart_data[2] => RS232_rs232_0:rs232_0.to_uart_data[2]
to_uart_data[3] => RS232_rs232_0:rs232_0.to_uart_data[3]
to_uart_data[4] => RS232_rs232_0:rs232_0.to_uart_data[4]
to_uart_data[5] => RS232_rs232_0:rs232_0.to_uart_data[5]
to_uart_data[6] => RS232_rs232_0:rs232_0.to_uart_data[6]
to_uart_data[7] => RS232_rs232_0:rs232_0.to_uart_data[7]
to_uart_error => RS232_rs232_0:rs232_0.to_uart_error
to_uart_valid => RS232_rs232_0:rs232_0.to_uart_valid
to_uart_ready <= RS232_rs232_0:rs232_0.to_uart_ready
clk => RS232_rs232_0:rs232_0.clk
UART_RXD => RS232_rs232_0:rs232_0.UART_RXD
UART_TXD <= RS232_rs232_0:rs232_0.UART_TXD
reset => RS232_rs232_0:rs232_0.reset


|C5G|RS232:r0|RS232_rs232_0:rs232_0
clk => clk.IN2
reset => reset.IN2
from_uart_ready => from_uart_ready.IN1
to_uart_data[0] => to_uart_data[0].IN1
to_uart_data[1] => to_uart_data[1].IN1
to_uart_data[2] => to_uart_data[2].IN1
to_uart_data[3] => to_uart_data[3].IN1
to_uart_data[4] => to_uart_data[4].IN1
to_uart_data[5] => to_uart_data[5].IN1
to_uart_data[6] => to_uart_data[6].IN1
to_uart_data[7] => to_uart_data[7].IN1
to_uart_error => ~NO_FANOUT~
to_uart_valid => comb.IN1
UART_RXD => UART_RXD.IN1
from_uart_data[0] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[1] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[2] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[3] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[4] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[5] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[6] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_data[7] <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data
from_uart_error <= <GND>
from_uart_valid <= altera_up_rs232_in_deserializer:RS232_In_Deserializer.received_data_valid
to_uart_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= altera_up_rs232_out_serializer:RS232_Out_Serializer.serial_data_out


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
clk => clk.IN2
reset => reset.IN2
serial_data_in => data_in_shift_reg.DATAB
serial_data_in => receiving_data.OUTPUTSELECT
receive_data_en => comb.IN1
fifo_read_available[0] <= fifo_read_available[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[1] <= fifo_read_available[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[2] <= fifo_read_available[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[3] <= fifo_read_available[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[4] <= fifo_read_available[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[5] <= fifo_read_available[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[6] <= fifo_read_available[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[7] <= fifo_read_available[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_valid <= altera_up_sync_fifo:RS232_In_FIFO.fifo_is_empty
received_data[0] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[1] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[2] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[3] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[4] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[5] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[6] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[7] <= altera_up_sync_fifo:RS232_In_FIFO.read_data


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
clk => all_bits_transmitted~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => baud_clock_falling_edge~reg0.CLK
clk => baud_clock_rising_edge~reg0.CLK
clk => baud_counter[0].CLK
clk => baud_counter[1].CLK
clk => baud_counter[2].CLK
clk => baud_counter[3].CLK
clk => baud_counter[4].CLK
clk => baud_counter[5].CLK
clk => baud_counter[6].CLK
clk => baud_counter[7].CLK
clk => baud_counter[8].CLK
clk => baud_counter[9].CLK
clk => baud_counter[10].CLK
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_clock_rising_edge.OUTPUTSELECT
reset => baud_clock_falling_edge.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => all_bits_transmitted.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
baud_clock_rising_edge <= baud_clock_rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_clock_falling_edge <= baud_clock_falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_bits_transmitted <= all_bits_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_q9a1:auto_generated.data[0]
data[1] => scfifo_q9a1:auto_generated.data[1]
data[2] => scfifo_q9a1:auto_generated.data[2]
data[3] => scfifo_q9a1:auto_generated.data[3]
data[4] => scfifo_q9a1:auto_generated.data[4]
data[5] => scfifo_q9a1:auto_generated.data[5]
data[6] => scfifo_q9a1:auto_generated.data[6]
data[7] => scfifo_q9a1:auto_generated.data[7]
q[0] <= scfifo_q9a1:auto_generated.q[0]
q[1] <= scfifo_q9a1:auto_generated.q[1]
q[2] <= scfifo_q9a1:auto_generated.q[2]
q[3] <= scfifo_q9a1:auto_generated.q[3]
q[4] <= scfifo_q9a1:auto_generated.q[4]
q[5] <= scfifo_q9a1:auto_generated.q[5]
q[6] <= scfifo_q9a1:auto_generated.q[6]
q[7] <= scfifo_q9a1:auto_generated.q[7]
wrreq => scfifo_q9a1:auto_generated.wrreq
rdreq => scfifo_q9a1:auto_generated.rdreq
clock => scfifo_q9a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_q9a1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_q9a1:auto_generated.empty
full <= scfifo_q9a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_q9a1:auto_generated.usedw[0]
usedw[1] <= scfifo_q9a1:auto_generated.usedw[1]
usedw[2] <= scfifo_q9a1:auto_generated.usedw[2]
usedw[3] <= scfifo_q9a1:auto_generated.usedw[3]
usedw[4] <= scfifo_q9a1:auto_generated.usedw[4]
usedw[5] <= scfifo_q9a1:auto_generated.usedw[5]
usedw[6] <= scfifo_q9a1:auto_generated.usedw[6]


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated
clock => a_dpfifo_d1a1:dpfifo.clock
data[0] => a_dpfifo_d1a1:dpfifo.data[0]
data[1] => a_dpfifo_d1a1:dpfifo.data[1]
data[2] => a_dpfifo_d1a1:dpfifo.data[2]
data[3] => a_dpfifo_d1a1:dpfifo.data[3]
data[4] => a_dpfifo_d1a1:dpfifo.data[4]
data[5] => a_dpfifo_d1a1:dpfifo.data[5]
data[6] => a_dpfifo_d1a1:dpfifo.data[6]
data[7] => a_dpfifo_d1a1:dpfifo.data[7]
empty <= a_dpfifo_d1a1:dpfifo.empty
full <= a_dpfifo_d1a1:dpfifo.full
q[0] <= a_dpfifo_d1a1:dpfifo.q[0]
q[1] <= a_dpfifo_d1a1:dpfifo.q[1]
q[2] <= a_dpfifo_d1a1:dpfifo.q[2]
q[3] <= a_dpfifo_d1a1:dpfifo.q[3]
q[4] <= a_dpfifo_d1a1:dpfifo.q[4]
q[5] <= a_dpfifo_d1a1:dpfifo.q[5]
q[6] <= a_dpfifo_d1a1:dpfifo.q[6]
q[7] <= a_dpfifo_d1a1:dpfifo.q[7]
rdreq => a_dpfifo_d1a1:dpfifo.rreq
sclr => a_dpfifo_d1a1:dpfifo.sclr
usedw[0] <= a_dpfifo_d1a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_d1a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_d1a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_d1a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_d1a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_d1a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_d1a1:dpfifo.usedw[6]
wrreq => a_dpfifo_d1a1:dpfifo.wreq


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo
clock => altsyncram_t0i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_t0i1:FIFOram.data_a[0]
data[1] => altsyncram_t0i1:FIFOram.data_a[1]
data[2] => altsyncram_t0i1:FIFOram.data_a[2]
data[3] => altsyncram_t0i1:FIFOram.data_a[3]
data[4] => altsyncram_t0i1:FIFOram.data_a[4]
data[5] => altsyncram_t0i1:FIFOram.data_a[5]
data[6] => altsyncram_t0i1:FIFOram.data_a[6]
data[7] => altsyncram_t0i1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_t0i1:FIFOram.q_b[0]
q[1] <= altsyncram_t0i1:FIFOram.q_b[1]
q[2] <= altsyncram_t0i1:FIFOram.q_b[2]
q[3] <= altsyncram_t0i1:FIFOram.q_b[3]
q[4] <= altsyncram_t0i1:FIFOram.q_b[4]
q[5] <= altsyncram_t0i1:FIFOram.q_b[5]
q[6] <= altsyncram_t0i1:FIFOram.q_b[6]
q[7] <= altsyncram_t0i1:FIFOram.q_b[7]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_t0i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
clk => clk.IN2
reset => reset.IN2
transmit_data[0] => transmit_data[0].IN1
transmit_data[1] => transmit_data[1].IN1
transmit_data[2] => transmit_data[2].IN1
transmit_data[3] => transmit_data[3].IN1
transmit_data[4] => transmit_data[4].IN1
transmit_data[5] => transmit_data[5].IN1
transmit_data[6] => transmit_data[6].IN1
transmit_data[7] => transmit_data[7].IN1
transmit_data_en => comb.IN1
fifo_write_space[0] <= fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[1] <= fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[2] <= fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[3] <= fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[4] <= fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[5] <= fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[6] <= fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[7] <= fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out <= serial_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
clk => all_bits_transmitted~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => baud_clock_falling_edge~reg0.CLK
clk => baud_clock_rising_edge~reg0.CLK
clk => baud_counter[0].CLK
clk => baud_counter[1].CLK
clk => baud_counter[2].CLK
clk => baud_counter[3].CLK
clk => baud_counter[4].CLK
clk => baud_counter[5].CLK
clk => baud_counter[6].CLK
clk => baud_counter[7].CLK
clk => baud_counter[8].CLK
clk => baud_counter[9].CLK
clk => baud_counter[10].CLK
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_clock_rising_edge.OUTPUTSELECT
reset => baud_clock_falling_edge.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => all_bits_transmitted.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
baud_clock_rising_edge <= baud_clock_rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_clock_falling_edge <= baud_clock_falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_bits_transmitted <= all_bits_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_q9a1:auto_generated.data[0]
data[1] => scfifo_q9a1:auto_generated.data[1]
data[2] => scfifo_q9a1:auto_generated.data[2]
data[3] => scfifo_q9a1:auto_generated.data[3]
data[4] => scfifo_q9a1:auto_generated.data[4]
data[5] => scfifo_q9a1:auto_generated.data[5]
data[6] => scfifo_q9a1:auto_generated.data[6]
data[7] => scfifo_q9a1:auto_generated.data[7]
q[0] <= scfifo_q9a1:auto_generated.q[0]
q[1] <= scfifo_q9a1:auto_generated.q[1]
q[2] <= scfifo_q9a1:auto_generated.q[2]
q[3] <= scfifo_q9a1:auto_generated.q[3]
q[4] <= scfifo_q9a1:auto_generated.q[4]
q[5] <= scfifo_q9a1:auto_generated.q[5]
q[6] <= scfifo_q9a1:auto_generated.q[6]
q[7] <= scfifo_q9a1:auto_generated.q[7]
wrreq => scfifo_q9a1:auto_generated.wrreq
rdreq => scfifo_q9a1:auto_generated.rdreq
clock => scfifo_q9a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_q9a1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_q9a1:auto_generated.empty
full <= scfifo_q9a1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_q9a1:auto_generated.usedw[0]
usedw[1] <= scfifo_q9a1:auto_generated.usedw[1]
usedw[2] <= scfifo_q9a1:auto_generated.usedw[2]
usedw[3] <= scfifo_q9a1:auto_generated.usedw[3]
usedw[4] <= scfifo_q9a1:auto_generated.usedw[4]
usedw[5] <= scfifo_q9a1:auto_generated.usedw[5]
usedw[6] <= scfifo_q9a1:auto_generated.usedw[6]


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated
clock => a_dpfifo_d1a1:dpfifo.clock
data[0] => a_dpfifo_d1a1:dpfifo.data[0]
data[1] => a_dpfifo_d1a1:dpfifo.data[1]
data[2] => a_dpfifo_d1a1:dpfifo.data[2]
data[3] => a_dpfifo_d1a1:dpfifo.data[3]
data[4] => a_dpfifo_d1a1:dpfifo.data[4]
data[5] => a_dpfifo_d1a1:dpfifo.data[5]
data[6] => a_dpfifo_d1a1:dpfifo.data[6]
data[7] => a_dpfifo_d1a1:dpfifo.data[7]
empty <= a_dpfifo_d1a1:dpfifo.empty
full <= a_dpfifo_d1a1:dpfifo.full
q[0] <= a_dpfifo_d1a1:dpfifo.q[0]
q[1] <= a_dpfifo_d1a1:dpfifo.q[1]
q[2] <= a_dpfifo_d1a1:dpfifo.q[2]
q[3] <= a_dpfifo_d1a1:dpfifo.q[3]
q[4] <= a_dpfifo_d1a1:dpfifo.q[4]
q[5] <= a_dpfifo_d1a1:dpfifo.q[5]
q[6] <= a_dpfifo_d1a1:dpfifo.q[6]
q[7] <= a_dpfifo_d1a1:dpfifo.q[7]
rdreq => a_dpfifo_d1a1:dpfifo.rreq
sclr => a_dpfifo_d1a1:dpfifo.sclr
usedw[0] <= a_dpfifo_d1a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_d1a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_d1a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_d1a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_d1a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_d1a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_d1a1:dpfifo.usedw[6]
wrreq => a_dpfifo_d1a1:dpfifo.wreq


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo
clock => altsyncram_t0i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_t0i1:FIFOram.data_a[0]
data[1] => altsyncram_t0i1:FIFOram.data_a[1]
data[2] => altsyncram_t0i1:FIFOram.data_a[2]
data[3] => altsyncram_t0i1:FIFOram.data_a[3]
data[4] => altsyncram_t0i1:FIFOram.data_a[4]
data[5] => altsyncram_t0i1:FIFOram.data_a[5]
data[6] => altsyncram_t0i1:FIFOram.data_a[6]
data[7] => altsyncram_t0i1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_t0i1:FIFOram.q_b[0]
q[1] <= altsyncram_t0i1:FIFOram.q_b[1]
q[2] <= altsyncram_t0i1:FIFOram.q_b[2]
q[3] <= altsyncram_t0i1:FIFOram.q_b[3]
q[4] <= altsyncram_t0i1:FIFOram.q_b[4]
q[5] <= altsyncram_t0i1:FIFOram.q_b[5]
q[6] <= altsyncram_t0i1:FIFOram.q_b[6]
q[7] <= altsyncram_t0i1:FIFOram.q_b[7]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_t0i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|C5G|NCO:u0
clk => NCO_nco_ii_0:nco_ii_0.clk
clken => NCO_nco_ii_0:nco_ii_0.clken
phi_inc_i[0] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[0]
phi_inc_i[1] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[1]
phi_inc_i[2] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[2]
phi_inc_i[3] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[3]
phi_inc_i[4] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[4]
phi_inc_i[5] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[5]
phi_inc_i[6] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[6]
phi_inc_i[7] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[7]
phi_inc_i[8] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[8]
phi_inc_i[9] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[9]
phi_inc_i[10] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[10]
phi_inc_i[11] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[11]
phi_inc_i[12] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[12]
phi_inc_i[13] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[13]
phi_inc_i[14] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[14]
phi_inc_i[15] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[15]
phi_inc_i[16] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[16]
phi_inc_i[17] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[17]
phi_inc_i[18] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[18]
phi_inc_i[19] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[19]
phi_inc_i[20] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[20]
phi_inc_i[21] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[21]
phi_inc_i[22] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[22]
phi_inc_i[23] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[23]
phi_inc_i[24] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[24]
phi_inc_i[25] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[25]
phi_inc_i[26] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[26]
phi_inc_i[27] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[27]
phi_inc_i[28] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[28]
phi_inc_i[29] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[29]
phi_inc_i[30] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[30]
phi_inc_i[31] => NCO_nco_ii_0:nco_ii_0.phi_inc_i[31]
fsin_o[0] <= NCO_nco_ii_0:nco_ii_0.fsin_o[0]
fsin_o[1] <= NCO_nco_ii_0:nco_ii_0.fsin_o[1]
fsin_o[2] <= NCO_nco_ii_0:nco_ii_0.fsin_o[2]
fsin_o[3] <= NCO_nco_ii_0:nco_ii_0.fsin_o[3]
fsin_o[4] <= NCO_nco_ii_0:nco_ii_0.fsin_o[4]
fsin_o[5] <= NCO_nco_ii_0:nco_ii_0.fsin_o[5]
fsin_o[6] <= NCO_nco_ii_0:nco_ii_0.fsin_o[6]
fsin_o[7] <= NCO_nco_ii_0:nco_ii_0.fsin_o[7]
fsin_o[8] <= NCO_nco_ii_0:nco_ii_0.fsin_o[8]
fsin_o[9] <= NCO_nco_ii_0:nco_ii_0.fsin_o[9]
fsin_o[10] <= NCO_nco_ii_0:nco_ii_0.fsin_o[10]
fsin_o[11] <= NCO_nco_ii_0:nco_ii_0.fsin_o[11]
fsin_o[12] <= NCO_nco_ii_0:nco_ii_0.fsin_o[12]
fsin_o[13] <= NCO_nco_ii_0:nco_ii_0.fsin_o[13]
fsin_o[14] <= NCO_nco_ii_0:nco_ii_0.fsin_o[14]
fsin_o[15] <= NCO_nco_ii_0:nco_ii_0.fsin_o[15]
fsin_o[16] <= NCO_nco_ii_0:nco_ii_0.fsin_o[16]
fsin_o[17] <= NCO_nco_ii_0:nco_ii_0.fsin_o[17]
out_valid <= NCO_nco_ii_0:nco_ii_0.out_valid
reset_n => NCO_nco_ii_0:nco_ii_0.reset_n


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0
clk => clk.IN11
reset_n => reset_pipelined[0].IN9
clken => clken_pipelined[0].IN11
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= asj_nco_mob_rw:ux122.data_out
fsin_o[1] <= asj_nco_mob_rw:ux122.data_out
fsin_o[2] <= asj_nco_mob_rw:ux122.data_out
fsin_o[3] <= asj_nco_mob_rw:ux122.data_out
fsin_o[4] <= asj_nco_mob_rw:ux122.data_out
fsin_o[5] <= asj_nco_mob_rw:ux122.data_out
fsin_o[6] <= asj_nco_mob_rw:ux122.data_out
fsin_o[7] <= asj_nco_mob_rw:ux122.data_out
fsin_o[8] <= asj_nco_mob_rw:ux122.data_out
fsin_o[9] <= asj_nco_mob_rw:ux122.data_out
fsin_o[10] <= asj_nco_mob_rw:ux122.data_out
fsin_o[11] <= asj_nco_mob_rw:ux122.data_out
fsin_o[12] <= asj_nco_mob_rw:ux122.data_out
fsin_o[13] <= asj_nco_mob_rw:ux122.data_out
fsin_o[14] <= asj_nco_mob_rw:ux122.data_out
fsin_o[15] <= asj_nco_mob_rw:ux122.data_out
fsin_o[16] <= asj_nco_mob_rw:ux122.data_out
fsin_o[17] <= asj_nco_mob_rw:ux122.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_xnqg:u011
phi_a[0] => ~NO_FANOUT~
phi_a[1] => ~NO_FANOUT~
phi_a[2] => ~NO_FANOUT~
phi_a[3] => ~NO_FANOUT~
phi_a[4] => ~NO_FANOUT~
phi_a[5] => ~NO_FANOUT~
phi_a[6] => ~NO_FANOUT~
phi_a[7] => ~NO_FANOUT~
phi_a[8] => ~NO_FANOUT~
phi_a[9] => ~NO_FANOUT~
phi_a[10] => ~NO_FANOUT~
phi_a[11] => ~NO_FANOUT~
phi_a[12] => ~NO_FANOUT~
phi_a[13] => ~NO_FANOUT~
phi_a[14] => ~NO_FANOUT~
phi_a[15] => ~NO_FANOUT~
phi_a[16] => ~NO_FANOUT~
phi_a[17] => ~NO_FANOUT~
phi_a[18] => xnq[0].DATAIN
phi_a[19] => xnq[1].DATAIN
phi_a[20] => xnq[2].DATAIN
xnq[0] <= phi_a[18].DB_MAX_OUTPUT_PORT_TYPE
xnq[1] <= phi_a[19].DB_MAX_OUTPUT_PORT_TYPE
xnq[2] <= phi_a[20].DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl
clk => seg_rot[0]~reg0.CLK
clk => seg_rot[1]~reg0.CLK
clk => seg_rot[2]~reg0.CLK
clk => segment_arr[0][0].CLK
clk => segment_arr[0][1].CLK
clk => segment_arr[0][2].CLK
clk => segment_arr[1][0].CLK
clk => segment_arr[1][1].CLK
clk => segment_arr[1][2].CLK
clk => segment_arr[2][0].CLK
clk => segment_arr[2][1].CLK
clk => segment_arr[2][2].CLK
clk => segment_arr[3][0].CLK
clk => segment_arr[3][1].CLK
clk => segment_arr[3][2].CLK
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => seg_rot.OUTPUTSELECT
clken => seg_rot.OUTPUTSELECT
clken => seg_rot.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => seg_rot.OUTPUTSELECT
reset => seg_rot.OUTPUTSELECT
reset => seg_rot.OUTPUTSELECT
current_seg[0] => segment_arr.DATAB
current_seg[1] => segment_arr.DATAB
current_seg[2] => segment_arr.DATAB
seg_rot[0] <= seg_rot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[1] <= seg_rot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[2] <= seg_rot[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
dataa[9] => add_sub_hth:auto_generated.dataa[9]
dataa[10] => add_sub_hth:auto_generated.dataa[10]
dataa[11] => add_sub_hth:auto_generated.dataa[11]
dataa[12] => add_sub_hth:auto_generated.dataa[12]
dataa[13] => add_sub_hth:auto_generated.dataa[13]
dataa[14] => add_sub_hth:auto_generated.dataa[14]
dataa[15] => add_sub_hth:auto_generated.dataa[15]
dataa[16] => add_sub_hth:auto_generated.dataa[16]
dataa[17] => add_sub_hth:auto_generated.dataa[17]
dataa[18] => add_sub_hth:auto_generated.dataa[18]
dataa[19] => add_sub_hth:auto_generated.dataa[19]
dataa[20] => add_sub_hth:auto_generated.dataa[20]
dataa[21] => add_sub_hth:auto_generated.dataa[21]
dataa[22] => add_sub_hth:auto_generated.dataa[22]
dataa[23] => add_sub_hth:auto_generated.dataa[23]
dataa[24] => add_sub_hth:auto_generated.dataa[24]
dataa[25] => add_sub_hth:auto_generated.dataa[25]
dataa[26] => add_sub_hth:auto_generated.dataa[26]
dataa[27] => add_sub_hth:auto_generated.dataa[27]
dataa[28] => add_sub_hth:auto_generated.dataa[28]
dataa[29] => add_sub_hth:auto_generated.dataa[29]
dataa[30] => add_sub_hth:auto_generated.dataa[30]
dataa[31] => add_sub_hth:auto_generated.dataa[31]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
datab[9] => add_sub_hth:auto_generated.datab[9]
datab[10] => add_sub_hth:auto_generated.datab[10]
datab[11] => add_sub_hth:auto_generated.datab[11]
datab[12] => add_sub_hth:auto_generated.datab[12]
datab[13] => add_sub_hth:auto_generated.datab[13]
datab[14] => add_sub_hth:auto_generated.datab[14]
datab[15] => add_sub_hth:auto_generated.datab[15]
datab[16] => add_sub_hth:auto_generated.datab[16]
datab[17] => add_sub_hth:auto_generated.datab[17]
datab[18] => add_sub_hth:auto_generated.datab[18]
datab[19] => add_sub_hth:auto_generated.datab[19]
datab[20] => add_sub_hth:auto_generated.datab[20]
datab[21] => add_sub_hth:auto_generated.datab[21]
datab[22] => add_sub_hth:auto_generated.datab[22]
datab[23] => add_sub_hth:auto_generated.datab[23]
datab[24] => add_sub_hth:auto_generated.datab[24]
datab[25] => add_sub_hth:auto_generated.datab[25]
datab[26] => add_sub_hth:auto_generated.datab[26]
datab[27] => add_sub_hth:auto_generated.datab[27]
datab[28] => add_sub_hth:auto_generated.datab[28]
datab[29] => add_sub_hth:auto_generated.datab[29]
datab[30] => add_sub_hth:auto_generated.datab[30]
datab[31] => add_sub_hth:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
result[9] <= add_sub_hth:auto_generated.result[9]
result[10] <= add_sub_hth:auto_generated.result[10]
result[11] <= add_sub_hth:auto_generated.result[11]
result[12] <= add_sub_hth:auto_generated.result[12]
result[13] <= add_sub_hth:auto_generated.result[13]
result[14] <= add_sub_hth:auto_generated.result[14]
result[15] <= add_sub_hth:auto_generated.result[15]
result[16] <= add_sub_hth:auto_generated.result[16]
result[17] <= add_sub_hth:auto_generated.result[17]
result[18] <= add_sub_hth:auto_generated.result[18]
result[19] <= add_sub_hth:auto_generated.result[19]
result[20] <= add_sub_hth:auto_generated.result[20]
result[21] <= add_sub_hth:auto_generated.result[21]
result[22] <= add_sub_hth:auto_generated.result[22]
result[23] <= add_sub_hth:auto_generated.result[23]
result[24] <= add_sub_hth:auto_generated.result[24]
result[25] <= add_sub_hth:auto_generated.result[25]
result[26] <= add_sub_hth:auto_generated.result[26]
result[27] <= add_sub_hth:auto_generated.result[27]
result[28] <= add_sub_hth:auto_generated.result[28]
result[29] <= add_sub_hth:auto_generated.result[29]
result[30] <= add_sub_hth:auto_generated.result[30]
result[31] <= add_sub_hth:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_dxx:ux002
clk => dxxpdo[0]~reg0.CLK
clk => dxxpdo[1]~reg0.CLK
clk => dxxpdo[2]~reg0.CLK
clk => dxxpdo[3]~reg0.CLK
clk => dxxpdo[4]~reg0.CLK
clk => dxxpdo[5]~reg0.CLK
clk => dxxpdo[6]~reg0.CLK
clk => dxxpdo[7]~reg0.CLK
clk => dxxpdo[8]~reg0.CLK
clk => dxxpdo[9]~reg0.CLK
clk => dxxpdo[10]~reg0.CLK
clk => dxxpdo[11]~reg0.CLK
clk => dxxpdo[12]~reg0.CLK
clk => dxxpdo[13]~reg0.CLK
clk => dxxpdo[14]~reg0.CLK
clk => dxxpdo[15]~reg0.CLK
clk => dxxpdo[16]~reg0.CLK
clk => dxxpdo[17]~reg0.CLK
clk => dxxpdo[18]~reg0.CLK
clk => dxxpdo[19]~reg0.CLK
clk => dxxpdo[20]~reg0.CLK
clk => phi_dither_out_w[0].CLK
clk => phi_dither_out_w[1].CLK
clk => phi_dither_out_w[2].CLK
clk => phi_dither_out_w[3].CLK
clk => phi_dither_out_w[4].CLK
clk => phi_dither_out_w[5].CLK
clk => phi_dither_out_w[6].CLK
clk => phi_dither_out_w[7].CLK
clk => phi_dither_out_w[8].CLK
clk => phi_dither_out_w[9].CLK
clk => phi_dither_out_w[10].CLK
clk => phi_dither_out_w[11].CLK
clk => phi_dither_out_w[12].CLK
clk => phi_dither_out_w[13].CLK
clk => phi_dither_out_w[14].CLK
clk => phi_dither_out_w[15].CLK
clk => phi_dither_out_w[16].CLK
clk => phi_dither_out_w[17].CLK
clk => phi_dither_out_w[18].CLK
clk => phi_dither_out_w[19].CLK
clk => phi_dither_out_w[20].CLK
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
dxxpdi[0] => Add0.IN39
dxxpdi[1] => Add0.IN38
dxxpdi[2] => Add0.IN37
dxxpdi[3] => Add0.IN36
dxxpdi[4] => Add0.IN35
dxxpdi[5] => Add0.IN34
dxxpdi[6] => Add0.IN33
dxxpdi[7] => Add0.IN32
dxxpdi[8] => Add0.IN31
dxxpdi[9] => Add0.IN30
dxxpdi[10] => Add0.IN29
dxxpdi[11] => Add0.IN28
dxxpdi[12] => Add0.IN27
dxxpdi[13] => Add0.IN26
dxxpdi[14] => Add0.IN25
dxxpdi[15] => Add0.IN24
dxxpdi[16] => Add0.IN23
dxxpdi[17] => Add0.IN22
dxxpdi[18] => Add0.IN21
dxxpdi[19] => Add0.IN20
dxxpdi[20] => Add0.IN19
rval[0] => Add0.IN42
rval[1] => Add0.IN41
rval[2] => Add0.IN40
rval[3] => Add0.IN1
rval[3] => Add0.IN2
rval[3] => Add0.IN3
rval[3] => Add0.IN4
rval[3] => Add0.IN5
rval[3] => Add0.IN6
rval[3] => Add0.IN7
rval[3] => Add0.IN8
rval[3] => Add0.IN9
rval[3] => Add0.IN10
rval[3] => Add0.IN11
rval[3] => Add0.IN12
rval[3] => Add0.IN13
rval[3] => Add0.IN14
rval[3] => Add0.IN15
rval[3] => Add0.IN16
rval[3] => Add0.IN17
rval[3] => Add0.IN18
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_gar:ux007
clk => rom_add[0]~reg0.CLK
clk => rom_add[1]~reg0.CLK
clk => rom_add[2]~reg0.CLK
clk => rom_add[3]~reg0.CLK
clk => rom_add[4]~reg0.CLK
clk => rom_add[5]~reg0.CLK
clk => rom_add[6]~reg0.CLK
clk => rom_add[7]~reg0.CLK
clk => rom_add[8]~reg0.CLK
clk => rom_add[9]~reg0.CLK
clk => rom_add[10]~reg0.CLK
clk => rom_add[11]~reg0.CLK
clk => rom_add[12]~reg0.CLK
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
phi_acc_w[0] => rom_add.DATAB
phi_acc_w[0] => rom_add.DATAA
phi_acc_w[1] => rom_add.DATAB
phi_acc_w[1] => rom_add.DATAA
phi_acc_w[2] => rom_add.DATAB
phi_acc_w[2] => rom_add.DATAA
phi_acc_w[3] => rom_add.DATAB
phi_acc_w[3] => rom_add.DATAA
phi_acc_w[4] => rom_add.DATAB
phi_acc_w[4] => rom_add.DATAA
phi_acc_w[5] => rom_add.DATAB
phi_acc_w[5] => rom_add.DATAA
phi_acc_w[6] => rom_add.DATAB
phi_acc_w[6] => rom_add.DATAA
phi_acc_w[7] => rom_add.DATAB
phi_acc_w[7] => rom_add.DATAA
phi_acc_w[8] => rom_add.DATAB
phi_acc_w[8] => rom_add.DATAA
phi_acc_w[9] => rom_add.DATAB
phi_acc_w[9] => rom_add.DATAA
phi_acc_w[10] => rom_add.DATAB
phi_acc_w[10] => rom_add.DATAA
phi_acc_w[11] => rom_add.DATAB
phi_acc_w[11] => rom_add.DATAA
phi_acc_w[12] => rom_add.DATAB
phi_acc_w[12] => rom_add.DATAA
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
rom_add[0] <= rom_add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[1] <= rom_add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[2] <= rom_add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[3] <= rom_add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[4] <= rom_add[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[5] <= rom_add[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[6] <= rom_add[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[7] <= rom_add[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[8] <= rom_add[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[9] <= rom_add[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[10] <= rom_add[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[11] <= rom_add[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[12] <= rom_add[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c
clk => cos_rom_d[0]~reg0.CLK
clk => cos_rom_d[1]~reg0.CLK
clk => cos_rom_d[2]~reg0.CLK
clk => cos_rom_d[3]~reg0.CLK
clk => cos_rom_d[4]~reg0.CLK
clk => cos_rom_d[5]~reg0.CLK
clk => cos_rom_d[6]~reg0.CLK
clk => cos_rom_d[7]~reg0.CLK
clk => cos_rom_d[8]~reg0.CLK
clk => cos_rom_d[9]~reg0.CLK
clk => cos_rom_d[10]~reg0.CLK
clk => cos_rom_d[11]~reg0.CLK
clk => cos_rom_d[12]~reg0.CLK
clk => cos_rom_d[13]~reg0.CLK
clk => cos_rom_d[14]~reg0.CLK
clk => cos_rom_d[15]~reg0.CLK
clk => cos_rom_d[16]~reg0.CLK
clk => sin_rom_d[0]~reg0.CLK
clk => sin_rom_d[1]~reg0.CLK
clk => sin_rom_d[2]~reg0.CLK
clk => sin_rom_d[3]~reg0.CLK
clk => sin_rom_d[4]~reg0.CLK
clk => sin_rom_d[5]~reg0.CLK
clk => sin_rom_d[6]~reg0.CLK
clk => sin_rom_d[7]~reg0.CLK
clk => sin_rom_d[8]~reg0.CLK
clk => sin_rom_d[9]~reg0.CLK
clk => sin_rom_d[10]~reg0.CLK
clk => sin_rom_d[11]~reg0.CLK
clk => sin_rom_d[12]~reg0.CLK
clk => sin_rom_d[13]~reg0.CLK
clk => sin_rom_d[14]~reg0.CLK
clk => sin_rom_d[15]~reg0.CLK
clk => sin_rom_d[16]~reg0.CLK
clk => cos_rom_2c[0]~reg0.CLK
clk => cos_rom_2c[1]~reg0.CLK
clk => cos_rom_2c[2]~reg0.CLK
clk => cos_rom_2c[3]~reg0.CLK
clk => cos_rom_2c[4]~reg0.CLK
clk => cos_rom_2c[5]~reg0.CLK
clk => cos_rom_2c[6]~reg0.CLK
clk => cos_rom_2c[7]~reg0.CLK
clk => cos_rom_2c[8]~reg0.CLK
clk => cos_rom_2c[9]~reg0.CLK
clk => cos_rom_2c[10]~reg0.CLK
clk => cos_rom_2c[11]~reg0.CLK
clk => cos_rom_2c[12]~reg0.CLK
clk => cos_rom_2c[13]~reg0.CLK
clk => cos_rom_2c[14]~reg0.CLK
clk => cos_rom_2c[15]~reg0.CLK
clk => cos_rom_2c[16]~reg0.CLK
clk => cos_rom_2c[17]~reg0.CLK
clk => sin_rom_2c[0]~reg0.CLK
clk => sin_rom_2c[1]~reg0.CLK
clk => sin_rom_2c[2]~reg0.CLK
clk => sin_rom_2c[3]~reg0.CLK
clk => sin_rom_2c[4]~reg0.CLK
clk => sin_rom_2c[5]~reg0.CLK
clk => sin_rom_2c[6]~reg0.CLK
clk => sin_rom_2c[7]~reg0.CLK
clk => sin_rom_2c[8]~reg0.CLK
clk => sin_rom_2c[9]~reg0.CLK
clk => sin_rom_2c[10]~reg0.CLK
clk => sin_rom_2c[11]~reg0.CLK
clk => sin_rom_2c[12]~reg0.CLK
clk => sin_rom_2c[13]~reg0.CLK
clk => sin_rom_2c[14]~reg0.CLK
clk => sin_rom_2c[15]~reg0.CLK
clk => sin_rom_2c[16]~reg0.CLK
clk => sin_rom_2c[17]~reg0.CLK
clk => cos_reg[0].CLK
clk => cos_reg[1].CLK
clk => cos_reg[2].CLK
clk => cos_reg[3].CLK
clk => cos_reg[4].CLK
clk => cos_reg[5].CLK
clk => cos_reg[6].CLK
clk => cos_reg[7].CLK
clk => cos_reg[8].CLK
clk => cos_reg[9].CLK
clk => cos_reg[10].CLK
clk => cos_reg[11].CLK
clk => cos_reg[12].CLK
clk => cos_reg[13].CLK
clk => cos_reg[14].CLK
clk => cos_reg[15].CLK
clk => cos_reg[16].CLK
clk => sin_reg[0].CLK
clk => sin_reg[1].CLK
clk => sin_reg[2].CLK
clk => sin_reg[3].CLK
clk => sin_reg[4].CLK
clk => sin_reg[5].CLK
clk => sin_reg[6].CLK
clk => sin_reg[7].CLK
clk => sin_reg[8].CLK
clk => sin_reg[9].CLK
clk => sin_reg[10].CLK
clk => sin_reg[11].CLK
clk => sin_reg[12].CLK
clk => sin_reg[13].CLK
clk => sin_reg[14].CLK
clk => sin_reg[15].CLK
clk => sin_reg[16].CLK
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
sin_rom[0] => sin_reg.DATAB
sin_rom[1] => sin_reg.DATAB
sin_rom[2] => sin_reg.DATAB
sin_rom[3] => sin_reg.DATAB
sin_rom[4] => sin_reg.DATAB
sin_rom[5] => sin_reg.DATAB
sin_rom[6] => sin_reg.DATAB
sin_rom[7] => sin_reg.DATAB
sin_rom[8] => sin_reg.DATAB
sin_rom[9] => sin_reg.DATAB
sin_rom[10] => sin_reg.DATAB
sin_rom[11] => sin_reg.DATAB
sin_rom[12] => sin_reg.DATAB
sin_rom[13] => sin_reg.DATAB
sin_rom[14] => sin_reg.DATAB
sin_rom[15] => sin_reg.DATAB
sin_rom[16] => sin_reg.DATAB
cos_rom[0] => cos_reg.DATAB
cos_rom[1] => cos_reg.DATAB
cos_rom[2] => cos_reg.DATAB
cos_rom[3] => cos_reg.DATAB
cos_rom[4] => cos_reg.DATAB
cos_rom[5] => cos_reg.DATAB
cos_rom[6] => cos_reg.DATAB
cos_rom[7] => cos_reg.DATAB
cos_rom[8] => cos_reg.DATAB
cos_rom[9] => cos_reg.DATAB
cos_rom[10] => cos_reg.DATAB
cos_rom[11] => cos_reg.DATAB
cos_rom[12] => cos_reg.DATAB
cos_rom[13] => cos_reg.DATAB
cos_rom[14] => cos_reg.DATAB
cos_rom[15] => cos_reg.DATAB
cos_rom[16] => cos_reg.DATAB
sin_rom_2c[0] <= sin_rom_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[1] <= sin_rom_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[2] <= sin_rom_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[3] <= sin_rom_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[4] <= sin_rom_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[5] <= sin_rom_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[6] <= sin_rom_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[7] <= sin_rom_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[8] <= sin_rom_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[9] <= sin_rom_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[10] <= sin_rom_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[11] <= sin_rom_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[12] <= sin_rom_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[13] <= sin_rom_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[14] <= sin_rom_2c[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[15] <= sin_rom_2c[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[16] <= sin_rom_2c[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[17] <= sin_rom_2c[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[0] <= cos_rom_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[1] <= cos_rom_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[2] <= cos_rom_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[3] <= cos_rom_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[4] <= cos_rom_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[5] <= cos_rom_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[6] <= cos_rom_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[7] <= cos_rom_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[8] <= cos_rom_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[9] <= cos_rom_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[10] <= cos_rom_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[11] <= cos_rom_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[12] <= cos_rom_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[13] <= cos_rom_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[14] <= cos_rom_2c[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[15] <= cos_rom_2c[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[16] <= cos_rom_2c[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[17] <= cos_rom_2c[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[0] <= sin_rom_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[1] <= sin_rom_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[2] <= sin_rom_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[3] <= sin_rom_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[4] <= sin_rom_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[5] <= sin_rom_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[6] <= sin_rom_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[7] <= sin_rom_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[8] <= sin_rom_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[9] <= sin_rom_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[10] <= sin_rom_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[11] <= sin_rom_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[12] <= sin_rom_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[13] <= sin_rom_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[14] <= sin_rom_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[15] <= sin_rom_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[16] <= sin_rom_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[0] <= cos_rom_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[1] <= cos_rom_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[2] <= cos_rom_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[3] <= cos_rom_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[4] <= cos_rom_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[5] <= cos_rom_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[6] <= cos_rom_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[7] <= cos_rom_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[8] <= cos_rom_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[9] <= cos_rom_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[10] <= cos_rom_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[11] <= cos_rom_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[12] <= cos_rom_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[13] <= cos_rom_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[14] <= cos_rom_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[15] <= cos_rom_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[16] <= cos_rom_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
raxx[8] => raxx_w[8].IN1
raxx[9] => raxx_w[9].IN1
raxx[10] => raxx_w[10].IN1
raxx[11] => raxx_w[11].IN1
raxx[12] => raxx_w[12].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a
srw_int_res[13] <= altsyncram:altsyncram_component0.q_a
srw_int_res[14] <= altsyncram:altsyncram_component0.q_a
srw_int_res[15] <= altsyncram:altsyncram_component0.q_a
srw_int_res[16] <= altsyncram:altsyncram_component0.q_a


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7vf1:auto_generated.address_a[0]
address_a[1] => altsyncram_7vf1:auto_generated.address_a[1]
address_a[2] => altsyncram_7vf1:auto_generated.address_a[2]
address_a[3] => altsyncram_7vf1:auto_generated.address_a[3]
address_a[4] => altsyncram_7vf1:auto_generated.address_a[4]
address_a[5] => altsyncram_7vf1:auto_generated.address_a[5]
address_a[6] => altsyncram_7vf1:auto_generated.address_a[6]
address_a[7] => altsyncram_7vf1:auto_generated.address_a[7]
address_a[8] => altsyncram_7vf1:auto_generated.address_a[8]
address_a[9] => altsyncram_7vf1:auto_generated.address_a[9]
address_a[10] => altsyncram_7vf1:auto_generated.address_a[10]
address_a[11] => altsyncram_7vf1:auto_generated.address_a[11]
address_a[12] => altsyncram_7vf1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7vf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_7vf1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7vf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7vf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7vf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7vf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7vf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7vf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7vf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7vf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7vf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7vf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7vf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7vf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7vf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7vf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7vf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7vf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7vf1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_7vf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
raxx[8] => raxx_w[8].IN1
raxx[9] => raxx_w[9].IN1
raxx[10] => raxx_w[10].IN1
raxx[11] => raxx_w[11].IN1
raxx[12] => raxx_w[12].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a
srw_int_res[13] <= altsyncram:altsyncram_component0.q_a
srw_int_res[14] <= altsyncram:altsyncram_component0.q_a
srw_int_res[15] <= altsyncram:altsyncram_component0.q_a
srw_int_res[16] <= altsyncram:altsyncram_component0.q_a


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2vf1:auto_generated.address_a[0]
address_a[1] => altsyncram_2vf1:auto_generated.address_a[1]
address_a[2] => altsyncram_2vf1:auto_generated.address_a[2]
address_a[3] => altsyncram_2vf1:auto_generated.address_a[3]
address_a[4] => altsyncram_2vf1:auto_generated.address_a[4]
address_a[5] => altsyncram_2vf1:auto_generated.address_a[5]
address_a[6] => altsyncram_2vf1:auto_generated.address_a[6]
address_a[7] => altsyncram_2vf1:auto_generated.address_a[7]
address_a[8] => altsyncram_2vf1:auto_generated.address_a[8]
address_a[9] => altsyncram_2vf1:auto_generated.address_a[9]
address_a[10] => altsyncram_2vf1:auto_generated.address_a[10]
address_a[11] => altsyncram_2vf1:auto_generated.address_a[11]
address_a[12] => altsyncram_2vf1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2vf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_2vf1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2vf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2vf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2vf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2vf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2vf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2vf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2vf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2vf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2vf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2vf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2vf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2vf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2vf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2vf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2vf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2vf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_2vf1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_2vf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|segment_sel:rot
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
clk => cos_o[14]~reg0.CLK
clk => cos_o[15]~reg0.CLK
clk => cos_o[16]~reg0.CLK
clk => cos_o[17]~reg0.CLK
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
clk => sin_o[14]~reg0.CLK
clk => sin_o[15]~reg0.CLK
clk => sin_o[16]~reg0.CLK
clk => sin_o[17]~reg0.CLK
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
segment[0] => Mux0.IN6
segment[0] => Mux1.IN2
segment[0] => Mux2.IN2
segment[0] => Mux3.IN2
segment[0] => Mux4.IN2
segment[0] => Mux5.IN2
segment[0] => Mux6.IN2
segment[0] => Mux7.IN2
segment[0] => Mux8.IN2
segment[0] => Mux9.IN2
segment[0] => Mux10.IN2
segment[0] => Mux11.IN2
segment[0] => Mux12.IN2
segment[0] => Mux13.IN2
segment[0] => Mux14.IN2
segment[0] => Mux15.IN2
segment[0] => Mux16.IN2
segment[0] => Mux17.IN2
segment[0] => Mux18.IN6
segment[0] => Mux19.IN2
segment[0] => Mux20.IN2
segment[0] => Mux21.IN2
segment[0] => Mux22.IN2
segment[0] => Mux23.IN2
segment[0] => Mux24.IN2
segment[0] => Mux25.IN2
segment[0] => Mux26.IN2
segment[0] => Mux27.IN2
segment[0] => Mux28.IN2
segment[0] => Mux29.IN2
segment[0] => Mux30.IN2
segment[0] => Mux31.IN2
segment[0] => Mux32.IN2
segment[0] => Mux33.IN2
segment[0] => Mux34.IN2
segment[0] => Mux35.IN2
segment[1] => Mux0.IN5
segment[1] => Mux1.IN1
segment[1] => Mux2.IN1
segment[1] => Mux3.IN1
segment[1] => Mux4.IN1
segment[1] => Mux5.IN1
segment[1] => Mux6.IN1
segment[1] => Mux7.IN1
segment[1] => Mux8.IN1
segment[1] => Mux9.IN1
segment[1] => Mux10.IN1
segment[1] => Mux11.IN1
segment[1] => Mux12.IN1
segment[1] => Mux13.IN1
segment[1] => Mux14.IN1
segment[1] => Mux15.IN1
segment[1] => Mux16.IN1
segment[1] => Mux17.IN1
segment[1] => Mux18.IN5
segment[1] => Mux19.IN1
segment[1] => Mux20.IN1
segment[1] => Mux21.IN1
segment[1] => Mux22.IN1
segment[1] => Mux23.IN1
segment[1] => Mux24.IN1
segment[1] => Mux25.IN1
segment[1] => Mux26.IN1
segment[1] => Mux27.IN1
segment[1] => Mux28.IN1
segment[1] => Mux29.IN1
segment[1] => Mux30.IN1
segment[1] => Mux31.IN1
segment[1] => Mux32.IN1
segment[1] => Mux33.IN1
segment[1] => Mux34.IN1
segment[1] => Mux35.IN1
segment[2] => Mux0.IN4
segment[2] => Mux1.IN0
segment[2] => Mux2.IN0
segment[2] => Mux3.IN0
segment[2] => Mux4.IN0
segment[2] => Mux5.IN0
segment[2] => Mux6.IN0
segment[2] => Mux7.IN0
segment[2] => Mux8.IN0
segment[2] => Mux9.IN0
segment[2] => Mux10.IN0
segment[2] => Mux11.IN0
segment[2] => Mux12.IN0
segment[2] => Mux13.IN0
segment[2] => Mux14.IN0
segment[2] => Mux15.IN0
segment[2] => Mux16.IN0
segment[2] => Mux17.IN0
segment[2] => Mux18.IN4
segment[2] => Mux19.IN0
segment[2] => Mux20.IN0
segment[2] => Mux21.IN0
segment[2] => Mux22.IN0
segment[2] => Mux23.IN0
segment[2] => Mux24.IN0
segment[2] => Mux25.IN0
segment[2] => Mux26.IN0
segment[2] => Mux27.IN0
segment[2] => Mux28.IN0
segment[2] => Mux29.IN0
segment[2] => Mux30.IN0
segment[2] => Mux31.IN0
segment[2] => Mux32.IN0
segment[2] => Mux33.IN0
segment[2] => Mux34.IN0
segment[2] => Mux35.IN0
sin_rom_d[0] => Mux17.IN3
sin_rom_d[0] => Mux17.IN4
sin_rom_d[0] => Mux35.IN3
sin_rom_d[0] => Mux35.IN4
sin_rom_d[1] => Mux16.IN3
sin_rom_d[1] => Mux16.IN4
sin_rom_d[1] => Mux34.IN3
sin_rom_d[1] => Mux34.IN4
sin_rom_d[2] => Mux15.IN3
sin_rom_d[2] => Mux15.IN4
sin_rom_d[2] => Mux33.IN3
sin_rom_d[2] => Mux33.IN4
sin_rom_d[3] => Mux14.IN3
sin_rom_d[3] => Mux14.IN4
sin_rom_d[3] => Mux32.IN3
sin_rom_d[3] => Mux32.IN4
sin_rom_d[4] => Mux13.IN3
sin_rom_d[4] => Mux13.IN4
sin_rom_d[4] => Mux31.IN3
sin_rom_d[4] => Mux31.IN4
sin_rom_d[5] => Mux12.IN3
sin_rom_d[5] => Mux12.IN4
sin_rom_d[5] => Mux30.IN3
sin_rom_d[5] => Mux30.IN4
sin_rom_d[6] => Mux11.IN3
sin_rom_d[6] => Mux11.IN4
sin_rom_d[6] => Mux29.IN3
sin_rom_d[6] => Mux29.IN4
sin_rom_d[7] => Mux10.IN3
sin_rom_d[7] => Mux10.IN4
sin_rom_d[7] => Mux28.IN3
sin_rom_d[7] => Mux28.IN4
sin_rom_d[8] => Mux9.IN3
sin_rom_d[8] => Mux9.IN4
sin_rom_d[8] => Mux27.IN3
sin_rom_d[8] => Mux27.IN4
sin_rom_d[9] => Mux8.IN3
sin_rom_d[9] => Mux8.IN4
sin_rom_d[9] => Mux26.IN3
sin_rom_d[9] => Mux26.IN4
sin_rom_d[10] => Mux7.IN3
sin_rom_d[10] => Mux7.IN4
sin_rom_d[10] => Mux25.IN3
sin_rom_d[10] => Mux25.IN4
sin_rom_d[11] => Mux6.IN3
sin_rom_d[11] => Mux6.IN4
sin_rom_d[11] => Mux24.IN3
sin_rom_d[11] => Mux24.IN4
sin_rom_d[12] => Mux5.IN3
sin_rom_d[12] => Mux5.IN4
sin_rom_d[12] => Mux23.IN3
sin_rom_d[12] => Mux23.IN4
sin_rom_d[13] => Mux4.IN3
sin_rom_d[13] => Mux4.IN4
sin_rom_d[13] => Mux22.IN3
sin_rom_d[13] => Mux22.IN4
sin_rom_d[14] => Mux3.IN3
sin_rom_d[14] => Mux3.IN4
sin_rom_d[14] => Mux21.IN3
sin_rom_d[14] => Mux21.IN4
sin_rom_d[15] => Mux2.IN3
sin_rom_d[15] => Mux2.IN4
sin_rom_d[15] => Mux20.IN3
sin_rom_d[15] => Mux20.IN4
sin_rom_d[16] => Mux1.IN3
sin_rom_d[16] => Mux1.IN4
sin_rom_d[16] => Mux19.IN3
sin_rom_d[16] => Mux19.IN4
cos_rom_d[0] => Mux17.IN5
cos_rom_d[0] => Mux17.IN6
cos_rom_d[0] => Mux35.IN5
cos_rom_d[0] => Mux35.IN6
cos_rom_d[1] => Mux16.IN5
cos_rom_d[1] => Mux16.IN6
cos_rom_d[1] => Mux34.IN5
cos_rom_d[1] => Mux34.IN6
cos_rom_d[2] => Mux15.IN5
cos_rom_d[2] => Mux15.IN6
cos_rom_d[2] => Mux33.IN5
cos_rom_d[2] => Mux33.IN6
cos_rom_d[3] => Mux14.IN5
cos_rom_d[3] => Mux14.IN6
cos_rom_d[3] => Mux32.IN5
cos_rom_d[3] => Mux32.IN6
cos_rom_d[4] => Mux13.IN5
cos_rom_d[4] => Mux13.IN6
cos_rom_d[4] => Mux31.IN5
cos_rom_d[4] => Mux31.IN6
cos_rom_d[5] => Mux12.IN5
cos_rom_d[5] => Mux12.IN6
cos_rom_d[5] => Mux30.IN5
cos_rom_d[5] => Mux30.IN6
cos_rom_d[6] => Mux11.IN5
cos_rom_d[6] => Mux11.IN6
cos_rom_d[6] => Mux29.IN5
cos_rom_d[6] => Mux29.IN6
cos_rom_d[7] => Mux10.IN5
cos_rom_d[7] => Mux10.IN6
cos_rom_d[7] => Mux28.IN5
cos_rom_d[7] => Mux28.IN6
cos_rom_d[8] => Mux9.IN5
cos_rom_d[8] => Mux9.IN6
cos_rom_d[8] => Mux27.IN5
cos_rom_d[8] => Mux27.IN6
cos_rom_d[9] => Mux8.IN5
cos_rom_d[9] => Mux8.IN6
cos_rom_d[9] => Mux26.IN5
cos_rom_d[9] => Mux26.IN6
cos_rom_d[10] => Mux7.IN5
cos_rom_d[10] => Mux7.IN6
cos_rom_d[10] => Mux25.IN5
cos_rom_d[10] => Mux25.IN6
cos_rom_d[11] => Mux6.IN5
cos_rom_d[11] => Mux6.IN6
cos_rom_d[11] => Mux24.IN5
cos_rom_d[11] => Mux24.IN6
cos_rom_d[12] => Mux5.IN5
cos_rom_d[12] => Mux5.IN6
cos_rom_d[12] => Mux23.IN5
cos_rom_d[12] => Mux23.IN6
cos_rom_d[13] => Mux4.IN5
cos_rom_d[13] => Mux4.IN6
cos_rom_d[13] => Mux22.IN5
cos_rom_d[13] => Mux22.IN6
cos_rom_d[14] => Mux3.IN5
cos_rom_d[14] => Mux3.IN6
cos_rom_d[14] => Mux21.IN5
cos_rom_d[14] => Mux21.IN6
cos_rom_d[15] => Mux2.IN5
cos_rom_d[15] => Mux2.IN6
cos_rom_d[15] => Mux20.IN5
cos_rom_d[15] => Mux20.IN6
cos_rom_d[16] => Mux1.IN5
cos_rom_d[16] => Mux1.IN6
cos_rom_d[16] => Mux19.IN5
cos_rom_d[16] => Mux19.IN6
sin_rom_2c[0] => Mux17.IN7
sin_rom_2c[0] => Mux17.IN8
sin_rom_2c[0] => Mux35.IN7
sin_rom_2c[0] => Mux35.IN8
sin_rom_2c[1] => Mux16.IN7
sin_rom_2c[1] => Mux16.IN8
sin_rom_2c[1] => Mux34.IN7
sin_rom_2c[1] => Mux34.IN8
sin_rom_2c[2] => Mux15.IN7
sin_rom_2c[2] => Mux15.IN8
sin_rom_2c[2] => Mux33.IN7
sin_rom_2c[2] => Mux33.IN8
sin_rom_2c[3] => Mux14.IN7
sin_rom_2c[3] => Mux14.IN8
sin_rom_2c[3] => Mux32.IN7
sin_rom_2c[3] => Mux32.IN8
sin_rom_2c[4] => Mux13.IN7
sin_rom_2c[4] => Mux13.IN8
sin_rom_2c[4] => Mux31.IN7
sin_rom_2c[4] => Mux31.IN8
sin_rom_2c[5] => Mux12.IN7
sin_rom_2c[5] => Mux12.IN8
sin_rom_2c[5] => Mux30.IN7
sin_rom_2c[5] => Mux30.IN8
sin_rom_2c[6] => Mux11.IN7
sin_rom_2c[6] => Mux11.IN8
sin_rom_2c[6] => Mux29.IN7
sin_rom_2c[6] => Mux29.IN8
sin_rom_2c[7] => Mux10.IN7
sin_rom_2c[7] => Mux10.IN8
sin_rom_2c[7] => Mux28.IN7
sin_rom_2c[7] => Mux28.IN8
sin_rom_2c[8] => Mux9.IN7
sin_rom_2c[8] => Mux9.IN8
sin_rom_2c[8] => Mux27.IN7
sin_rom_2c[8] => Mux27.IN8
sin_rom_2c[9] => Mux8.IN7
sin_rom_2c[9] => Mux8.IN8
sin_rom_2c[9] => Mux26.IN7
sin_rom_2c[9] => Mux26.IN8
sin_rom_2c[10] => Mux7.IN7
sin_rom_2c[10] => Mux7.IN8
sin_rom_2c[10] => Mux25.IN7
sin_rom_2c[10] => Mux25.IN8
sin_rom_2c[11] => Mux6.IN7
sin_rom_2c[11] => Mux6.IN8
sin_rom_2c[11] => Mux24.IN7
sin_rom_2c[11] => Mux24.IN8
sin_rom_2c[12] => Mux5.IN7
sin_rom_2c[12] => Mux5.IN8
sin_rom_2c[12] => Mux23.IN7
sin_rom_2c[12] => Mux23.IN8
sin_rom_2c[13] => Mux4.IN7
sin_rom_2c[13] => Mux4.IN8
sin_rom_2c[13] => Mux22.IN7
sin_rom_2c[13] => Mux22.IN8
sin_rom_2c[14] => Mux3.IN7
sin_rom_2c[14] => Mux3.IN8
sin_rom_2c[14] => Mux21.IN7
sin_rom_2c[14] => Mux21.IN8
sin_rom_2c[15] => Mux2.IN7
sin_rom_2c[15] => Mux2.IN8
sin_rom_2c[15] => Mux20.IN7
sin_rom_2c[15] => Mux20.IN8
sin_rom_2c[16] => Mux1.IN7
sin_rom_2c[16] => Mux1.IN8
sin_rom_2c[16] => Mux19.IN7
sin_rom_2c[16] => Mux19.IN8
sin_rom_2c[17] => Mux0.IN7
sin_rom_2c[17] => Mux0.IN8
sin_rom_2c[17] => Mux18.IN7
sin_rom_2c[17] => Mux18.IN8
cos_rom_2c[0] => Mux17.IN9
cos_rom_2c[0] => Mux17.IN10
cos_rom_2c[0] => Mux35.IN9
cos_rom_2c[0] => Mux35.IN10
cos_rom_2c[1] => Mux16.IN9
cos_rom_2c[1] => Mux16.IN10
cos_rom_2c[1] => Mux34.IN9
cos_rom_2c[1] => Mux34.IN10
cos_rom_2c[2] => Mux15.IN9
cos_rom_2c[2] => Mux15.IN10
cos_rom_2c[2] => Mux33.IN9
cos_rom_2c[2] => Mux33.IN10
cos_rom_2c[3] => Mux14.IN9
cos_rom_2c[3] => Mux14.IN10
cos_rom_2c[3] => Mux32.IN9
cos_rom_2c[3] => Mux32.IN10
cos_rom_2c[4] => Mux13.IN9
cos_rom_2c[4] => Mux13.IN10
cos_rom_2c[4] => Mux31.IN9
cos_rom_2c[4] => Mux31.IN10
cos_rom_2c[5] => Mux12.IN9
cos_rom_2c[5] => Mux12.IN10
cos_rom_2c[5] => Mux30.IN9
cos_rom_2c[5] => Mux30.IN10
cos_rom_2c[6] => Mux11.IN9
cos_rom_2c[6] => Mux11.IN10
cos_rom_2c[6] => Mux29.IN9
cos_rom_2c[6] => Mux29.IN10
cos_rom_2c[7] => Mux10.IN9
cos_rom_2c[7] => Mux10.IN10
cos_rom_2c[7] => Mux28.IN9
cos_rom_2c[7] => Mux28.IN10
cos_rom_2c[8] => Mux9.IN9
cos_rom_2c[8] => Mux9.IN10
cos_rom_2c[8] => Mux27.IN9
cos_rom_2c[8] => Mux27.IN10
cos_rom_2c[9] => Mux8.IN9
cos_rom_2c[9] => Mux8.IN10
cos_rom_2c[9] => Mux26.IN9
cos_rom_2c[9] => Mux26.IN10
cos_rom_2c[10] => Mux7.IN9
cos_rom_2c[10] => Mux7.IN10
cos_rom_2c[10] => Mux25.IN9
cos_rom_2c[10] => Mux25.IN10
cos_rom_2c[11] => Mux6.IN9
cos_rom_2c[11] => Mux6.IN10
cos_rom_2c[11] => Mux24.IN9
cos_rom_2c[11] => Mux24.IN10
cos_rom_2c[12] => Mux5.IN9
cos_rom_2c[12] => Mux5.IN10
cos_rom_2c[12] => Mux23.IN9
cos_rom_2c[12] => Mux23.IN10
cos_rom_2c[13] => Mux4.IN9
cos_rom_2c[13] => Mux4.IN10
cos_rom_2c[13] => Mux22.IN9
cos_rom_2c[13] => Mux22.IN10
cos_rom_2c[14] => Mux3.IN9
cos_rom_2c[14] => Mux3.IN10
cos_rom_2c[14] => Mux21.IN9
cos_rom_2c[14] => Mux21.IN10
cos_rom_2c[15] => Mux2.IN9
cos_rom_2c[15] => Mux2.IN10
cos_rom_2c[15] => Mux20.IN9
cos_rom_2c[15] => Mux20.IN10
cos_rom_2c[16] => Mux1.IN9
cos_rom_2c[16] => Mux1.IN10
cos_rom_2c[16] => Mux19.IN9
cos_rom_2c[16] => Mux19.IN10
cos_rom_2c[17] => Mux0.IN9
cos_rom_2c[17] => Mux0.IN10
cos_rom_2c[17] => Mux18.IN9
cos_rom_2c[17] => Mux18.IN10
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[14] <= sin_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[15] <= sin_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[16] <= sin_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[17] <= sin_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[14] <= cos_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[15] <= cos_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[16] <= cos_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[17] <= cos_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_ski:auto_generated.clock
clk_en => cntr_ski:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_ski:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ski:auto_generated.q[0]
q[1] <= cntr_ski:auto_generated.q[1]
q[2] <= cntr_ski:auto_generated.q[2]
q[3] <= cntr_ski:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|C5G|NCO:u0|NCO_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ski:auto_generated
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|C5G|CICU:cic_0
in_error[0] => CICU_cic_ii_0:cic_ii_0.in_error[0]
in_error[1] => CICU_cic_ii_0:cic_ii_0.in_error[1]
in_valid => CICU_cic_ii_0:cic_ii_0.in_valid
in_ready <= CICU_cic_ii_0:cic_ii_0.in_ready
in_data[0] => CICU_cic_ii_0:cic_ii_0.in_data[0]
in_data[1] => CICU_cic_ii_0:cic_ii_0.in_data[1]
in_data[2] => CICU_cic_ii_0:cic_ii_0.in_data[2]
in_data[3] => CICU_cic_ii_0:cic_ii_0.in_data[3]
in_data[4] => CICU_cic_ii_0:cic_ii_0.in_data[4]
in_data[5] => CICU_cic_ii_0:cic_ii_0.in_data[5]
in_data[6] => CICU_cic_ii_0:cic_ii_0.in_data[6]
in_data[7] => CICU_cic_ii_0:cic_ii_0.in_data[7]
out_data[0] <= CICU_cic_ii_0:cic_ii_0.out_data[0]
out_data[1] <= CICU_cic_ii_0:cic_ii_0.out_data[1]
out_data[2] <= CICU_cic_ii_0:cic_ii_0.out_data[2]
out_data[3] <= CICU_cic_ii_0:cic_ii_0.out_data[3]
out_data[4] <= CICU_cic_ii_0:cic_ii_0.out_data[4]
out_data[5] <= CICU_cic_ii_0:cic_ii_0.out_data[5]
out_data[6] <= CICU_cic_ii_0:cic_ii_0.out_data[6]
out_data[7] <= CICU_cic_ii_0:cic_ii_0.out_data[7]
out_data[8] <= CICU_cic_ii_0:cic_ii_0.out_data[8]
out_data[9] <= CICU_cic_ii_0:cic_ii_0.out_data[9]
out_data[10] <= CICU_cic_ii_0:cic_ii_0.out_data[10]
out_data[11] <= CICU_cic_ii_0:cic_ii_0.out_data[11]
out_data[12] <= CICU_cic_ii_0:cic_ii_0.out_data[12]
out_data[13] <= CICU_cic_ii_0:cic_ii_0.out_data[13]
out_data[14] <= CICU_cic_ii_0:cic_ii_0.out_data[14]
out_data[15] <= CICU_cic_ii_0:cic_ii_0.out_data[15]
out_data[16] <= CICU_cic_ii_0:cic_ii_0.out_data[16]
out_data[17] <= CICU_cic_ii_0:cic_ii_0.out_data[17]
out_error[0] <= CICU_cic_ii_0:cic_ii_0.out_error[0]
out_error[1] <= CICU_cic_ii_0:cic_ii_0.out_error[1]
out_valid <= CICU_cic_ii_0:cic_ii_0.out_valid
out_ready => CICU_cic_ii_0:cic_ii_0.out_ready
clk => CICU_cic_ii_0:cic_ii_0.clk
reset_n => CICU_cic_ii_0:cic_ii_0.reset_n


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0
in_data[0] => alt_cic_core:core.in_data[0][0]
in_data[1] => alt_cic_core:core.in_data[0][1]
in_data[2] => alt_cic_core:core.in_data[0][2]
in_data[3] => alt_cic_core:core.in_data[0][3]
in_data[4] => alt_cic_core:core.in_data[0][4]
in_data[5] => alt_cic_core:core.in_data[0][5]
in_data[6] => alt_cic_core:core.in_data[0][6]
in_data[7] => alt_cic_core:core.in_data[0][7]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_data[8] <= alt_cic_core:core.out_data[0][8]
out_data[9] <= alt_cic_core:core.out_data[0][9]
out_data[10] <= alt_cic_core:core.out_data[0][10]
out_data[11] <= alt_cic_core:core.out_data[0][11]
out_data[12] <= alt_cic_core:core.out_data[0][12]
out_data[13] <= alt_cic_core:core.out_data[0][13]
out_data[14] <= alt_cic_core:core.out_data[0][14]
out_data[15] <= alt_cic_core:core.out_data[0][15]
out_data[16] <= alt_cic_core:core.out_data[0][16]
out_data[17] <= alt_cic_core:core.out_data[0][17]
out_valid <= alt_cic_core:core.out_valid


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_int_siso:int_one.rate[0]
rate[1] => alt_cic_int_siso:int_one.rate[1]
rate[2] => alt_cic_int_siso:int_one.rate[2]
rate[3] => alt_cic_int_siso:int_one.rate[3]
rate[4] => alt_cic_int_siso:int_one.rate[4]
rate[5] => alt_cic_int_siso:int_one.rate[5]
rate[6] => alt_cic_int_siso:int_one.rate[6]
rate[7] => alt_cic_int_siso:int_one.rate[7]
rate[8] => alt_cic_int_siso:int_one.rate[8]
rate[9] => alt_cic_int_siso:int_one.rate[9]
rate[10] => alt_cic_int_siso:int_one.rate[10]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[0][1] => in_data_vector[1].IN1
in_data[0][2] => in_data_vector[2].IN1
in_data[0][3] => in_data_vector[3].IN1
in_data[0][4] => in_data_vector[4].IN1
in_data[0][5] => in_data_vector[5].IN1
in_data[0][6] => in_data_vector[6].IN1
in_data[0][7] => in_data_vector[7].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][8] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][9] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][10] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][11] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][12] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][13] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][14] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][15] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][16] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][17] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_0.at_source_valid


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data[2] <= scfifo:sink_FIFO.q[2]
data[3] <= scfifo:sink_FIFO.q[3]
data[4] <= scfifo:sink_FIFO.q[4]
data[5] <= scfifo:sink_FIFO.q[5]
data[6] <= scfifo:sink_FIFO.q[6]
data[7] <= scfifo:sink_FIFO.q[7]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[9]
send_eop <= scfifo:sink_FIFO.q[8]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_data[2] => scfifo:sink_FIFO.data[2]
at_sink_data[3] => scfifo:sink_FIFO.data[3]
at_sink_data[4] => scfifo:sink_FIFO.data[4]
at_sink_data[5] => scfifo:sink_FIFO.data[5]
at_sink_data[6] => scfifo:sink_FIFO.data[6]
at_sink_data[7] => scfifo:sink_FIFO.data[7]
at_sink_sop => scfifo:sink_FIFO.data[9]
at_sink_eop => scfifo:sink_FIFO.data[8]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_old1:auto_generated.data[0]
data[1] => scfifo_old1:auto_generated.data[1]
data[2] => scfifo_old1:auto_generated.data[2]
data[3] => scfifo_old1:auto_generated.data[3]
data[4] => scfifo_old1:auto_generated.data[4]
data[5] => scfifo_old1:auto_generated.data[5]
data[6] => scfifo_old1:auto_generated.data[6]
data[7] => scfifo_old1:auto_generated.data[7]
data[8] => scfifo_old1:auto_generated.data[8]
data[9] => scfifo_old1:auto_generated.data[9]
q[0] <= scfifo_old1:auto_generated.q[0]
q[1] <= scfifo_old1:auto_generated.q[1]
q[2] <= scfifo_old1:auto_generated.q[2]
q[3] <= scfifo_old1:auto_generated.q[3]
q[4] <= scfifo_old1:auto_generated.q[4]
q[5] <= scfifo_old1:auto_generated.q[5]
q[6] <= scfifo_old1:auto_generated.q[6]
q[7] <= scfifo_old1:auto_generated.q[7]
q[8] <= scfifo_old1:auto_generated.q[8]
q[9] <= scfifo_old1:auto_generated.q[9]
wrreq => scfifo_old1:auto_generated.wrreq
rdreq => scfifo_old1:auto_generated.rdreq
clock => scfifo_old1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_old1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_old1:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_old1:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_9r51:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_9r51:dpfifo.data[0]
data[1] => a_dpfifo_9r51:dpfifo.data[1]
data[2] => a_dpfifo_9r51:dpfifo.data[2]
data[3] => a_dpfifo_9r51:dpfifo.data[3]
data[4] => a_dpfifo_9r51:dpfifo.data[4]
data[5] => a_dpfifo_9r51:dpfifo.data[5]
data[6] => a_dpfifo_9r51:dpfifo.data[6]
data[7] => a_dpfifo_9r51:dpfifo.data[7]
data[8] => a_dpfifo_9r51:dpfifo.data[8]
data[9] => a_dpfifo_9r51:dpfifo.data[9]
full <= a_dpfifo_9r51:dpfifo.full
q[0] <= a_dpfifo_9r51:dpfifo.q[0]
q[1] <= a_dpfifo_9r51:dpfifo.q[1]
q[2] <= a_dpfifo_9r51:dpfifo.q[2]
q[3] <= a_dpfifo_9r51:dpfifo.q[3]
q[4] <= a_dpfifo_9r51:dpfifo.q[4]
q[5] <= a_dpfifo_9r51:dpfifo.q[5]
q[6] <= a_dpfifo_9r51:dpfifo.q[6]
q[7] <= a_dpfifo_9r51:dpfifo.q[7]
q[8] <= a_dpfifo_9r51:dpfifo.q[8]
q[9] <= a_dpfifo_9r51:dpfifo.q[9]
rdreq => a_dpfifo_9r51:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_9r51:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_9r51:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo
clock => altsyncram_ldn1:FIFOram.clock0
clock => altsyncram_ldn1:FIFOram.clock1
clock => cntr_d2b:rd_ptr_msb.clock
clock => cntr_q27:usedw_counter.clock
clock => cntr_e2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_ldn1:FIFOram.data_a[0]
data[1] => altsyncram_ldn1:FIFOram.data_a[1]
data[2] => altsyncram_ldn1:FIFOram.data_a[2]
data[3] => altsyncram_ldn1:FIFOram.data_a[3]
data[4] => altsyncram_ldn1:FIFOram.data_a[4]
data[5] => altsyncram_ldn1:FIFOram.data_a[5]
data[6] => altsyncram_ldn1:FIFOram.data_a[6]
data[7] => altsyncram_ldn1:FIFOram.data_a[7]
data[8] => altsyncram_ldn1:FIFOram.data_a[8]
data[9] => altsyncram_ldn1:FIFOram.data_a[9]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ldn1:FIFOram.q_b[0]
q[1] <= altsyncram_ldn1:FIFOram.q_b[1]
q[2] <= altsyncram_ldn1:FIFOram.q_b[2]
q[3] <= altsyncram_ldn1:FIFOram.q_b[3]
q[4] <= altsyncram_ldn1:FIFOram.q_b[4]
q[5] <= altsyncram_ldn1:FIFOram.q_b[5]
q[6] <= altsyncram_ldn1:FIFOram.q_b[6]
q[7] <= altsyncram_ldn1:FIFOram.q_b[7]
q[8] <= altsyncram_ldn1:FIFOram.q_b[8]
q[9] <= altsyncram_ldn1:FIFOram.q_b[9]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_d2b:rd_ptr_msb.sclr
sclr => cntr_q27:usedw_counter.sclr
sclr => cntr_e2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_q27:usedw_counter.q[0]
usedw[1] <= cntr_q27:usedw_counter.q[1]
usedw[2] <= cntr_q27:usedw_counter.q[2]
wreq => valid_wreq.IN0


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cmpr_2l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cmpr_2l8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cntr_d2b:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cntr_q27:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|cntr_e2b:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0
clk => scfifo:source_FIFO.clock
clk => at_source_valid~reg0.CLK
reset_n => at_source_valid.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data[8] => scfifo:source_FIFO.data[8]
data[9] => scfifo:source_FIFO.data[9]
data[10] => scfifo:source_FIFO.data[10]
data[11] => scfifo:source_FIFO.data[11]
data[12] => scfifo:source_FIFO.data[12]
data[13] => scfifo:source_FIFO.data[13]
data[14] => scfifo:source_FIFO.data[14]
data[15] => scfifo:source_FIFO.data[15]
data[16] => scfifo:source_FIFO.data[16]
data[17] => scfifo:source_FIFO.data[17]
data_count[0] => scfifo:source_FIFO.data[18]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => at_source_valid.IN1
at_source_ready => scfifo:source_FIFO.rdreq
at_source_ready => at_source_valid.OUTPUTSELECT
at_source_valid <= at_source_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_data[8] <= scfifo:source_FIFO.q[8]
at_source_data[9] <= scfifo:source_FIFO.q[9]
at_source_data[10] <= scfifo:source_FIFO.q[10]
at_source_data[11] <= scfifo:source_FIFO.q[11]
at_source_data[12] <= scfifo:source_FIFO.q[12]
at_source_data[13] <= scfifo:source_FIFO.q[13]
at_source_data[14] <= scfifo:source_FIFO.q[14]
at_source_data[15] <= scfifo:source_FIFO.q[15]
at_source_data[16] <= scfifo:source_FIFO.q[16]
at_source_data[17] <= scfifo:source_FIFO.q[17]
at_source_channel[0] <= scfifo:source_FIFO.q[18]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= <GND>
at_source_eop <= <GND>


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO
data[0] => scfifo_fnd1:auto_generated.data[0]
data[1] => scfifo_fnd1:auto_generated.data[1]
data[2] => scfifo_fnd1:auto_generated.data[2]
data[3] => scfifo_fnd1:auto_generated.data[3]
data[4] => scfifo_fnd1:auto_generated.data[4]
data[5] => scfifo_fnd1:auto_generated.data[5]
data[6] => scfifo_fnd1:auto_generated.data[6]
data[7] => scfifo_fnd1:auto_generated.data[7]
data[8] => scfifo_fnd1:auto_generated.data[8]
data[9] => scfifo_fnd1:auto_generated.data[9]
data[10] => scfifo_fnd1:auto_generated.data[10]
data[11] => scfifo_fnd1:auto_generated.data[11]
data[12] => scfifo_fnd1:auto_generated.data[12]
data[13] => scfifo_fnd1:auto_generated.data[13]
data[14] => scfifo_fnd1:auto_generated.data[14]
data[15] => scfifo_fnd1:auto_generated.data[15]
data[16] => scfifo_fnd1:auto_generated.data[16]
data[17] => scfifo_fnd1:auto_generated.data[17]
data[18] => scfifo_fnd1:auto_generated.data[18]
q[0] <= scfifo_fnd1:auto_generated.q[0]
q[1] <= scfifo_fnd1:auto_generated.q[1]
q[2] <= scfifo_fnd1:auto_generated.q[2]
q[3] <= scfifo_fnd1:auto_generated.q[3]
q[4] <= scfifo_fnd1:auto_generated.q[4]
q[5] <= scfifo_fnd1:auto_generated.q[5]
q[6] <= scfifo_fnd1:auto_generated.q[6]
q[7] <= scfifo_fnd1:auto_generated.q[7]
q[8] <= scfifo_fnd1:auto_generated.q[8]
q[9] <= scfifo_fnd1:auto_generated.q[9]
q[10] <= scfifo_fnd1:auto_generated.q[10]
q[11] <= scfifo_fnd1:auto_generated.q[11]
q[12] <= scfifo_fnd1:auto_generated.q[12]
q[13] <= scfifo_fnd1:auto_generated.q[13]
q[14] <= scfifo_fnd1:auto_generated.q[14]
q[15] <= scfifo_fnd1:auto_generated.q[15]
q[16] <= scfifo_fnd1:auto_generated.q[16]
q[17] <= scfifo_fnd1:auto_generated.q[17]
q[18] <= scfifo_fnd1:auto_generated.q[18]
wrreq => scfifo_fnd1:auto_generated.wrreq
rdreq => scfifo_fnd1:auto_generated.rdreq
clock => scfifo_fnd1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_fnd1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_fnd1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_fnd1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_r061:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_r061:dpfifo.data[0]
data[1] => a_dpfifo_r061:dpfifo.data[1]
data[2] => a_dpfifo_r061:dpfifo.data[2]
data[3] => a_dpfifo_r061:dpfifo.data[3]
data[4] => a_dpfifo_r061:dpfifo.data[4]
data[5] => a_dpfifo_r061:dpfifo.data[5]
data[6] => a_dpfifo_r061:dpfifo.data[6]
data[7] => a_dpfifo_r061:dpfifo.data[7]
data[8] => a_dpfifo_r061:dpfifo.data[8]
data[9] => a_dpfifo_r061:dpfifo.data[9]
data[10] => a_dpfifo_r061:dpfifo.data[10]
data[11] => a_dpfifo_r061:dpfifo.data[11]
data[12] => a_dpfifo_r061:dpfifo.data[12]
data[13] => a_dpfifo_r061:dpfifo.data[13]
data[14] => a_dpfifo_r061:dpfifo.data[14]
data[15] => a_dpfifo_r061:dpfifo.data[15]
data[16] => a_dpfifo_r061:dpfifo.data[16]
data[17] => a_dpfifo_r061:dpfifo.data[17]
data[18] => a_dpfifo_r061:dpfifo.data[18]
empty <= a_dpfifo_r061:dpfifo.empty
q[0] <= a_dpfifo_r061:dpfifo.q[0]
q[1] <= a_dpfifo_r061:dpfifo.q[1]
q[2] <= a_dpfifo_r061:dpfifo.q[2]
q[3] <= a_dpfifo_r061:dpfifo.q[3]
q[4] <= a_dpfifo_r061:dpfifo.q[4]
q[5] <= a_dpfifo_r061:dpfifo.q[5]
q[6] <= a_dpfifo_r061:dpfifo.q[6]
q[7] <= a_dpfifo_r061:dpfifo.q[7]
q[8] <= a_dpfifo_r061:dpfifo.q[8]
q[9] <= a_dpfifo_r061:dpfifo.q[9]
q[10] <= a_dpfifo_r061:dpfifo.q[10]
q[11] <= a_dpfifo_r061:dpfifo.q[11]
q[12] <= a_dpfifo_r061:dpfifo.q[12]
q[13] <= a_dpfifo_r061:dpfifo.q[13]
q[14] <= a_dpfifo_r061:dpfifo.q[14]
q[15] <= a_dpfifo_r061:dpfifo.q[15]
q[16] <= a_dpfifo_r061:dpfifo.q[16]
q[17] <= a_dpfifo_r061:dpfifo.q[17]
q[18] <= a_dpfifo_r061:dpfifo.q[18]
rdreq => a_dpfifo_r061:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_r061:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_r061:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo
clock => altsyncram_7hn1:FIFOram.clock0
clock => altsyncram_7hn1:FIFOram.clock1
clock => cntr_e2b:rd_ptr_msb.clock
clock => cntr_r27:usedw_counter.clock
clock => cntr_f2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_7hn1:FIFOram.data_a[0]
data[1] => altsyncram_7hn1:FIFOram.data_a[1]
data[2] => altsyncram_7hn1:FIFOram.data_a[2]
data[3] => altsyncram_7hn1:FIFOram.data_a[3]
data[4] => altsyncram_7hn1:FIFOram.data_a[4]
data[5] => altsyncram_7hn1:FIFOram.data_a[5]
data[6] => altsyncram_7hn1:FIFOram.data_a[6]
data[7] => altsyncram_7hn1:FIFOram.data_a[7]
data[8] => altsyncram_7hn1:FIFOram.data_a[8]
data[9] => altsyncram_7hn1:FIFOram.data_a[9]
data[10] => altsyncram_7hn1:FIFOram.data_a[10]
data[11] => altsyncram_7hn1:FIFOram.data_a[11]
data[12] => altsyncram_7hn1:FIFOram.data_a[12]
data[13] => altsyncram_7hn1:FIFOram.data_a[13]
data[14] => altsyncram_7hn1:FIFOram.data_a[14]
data[15] => altsyncram_7hn1:FIFOram.data_a[15]
data[16] => altsyncram_7hn1:FIFOram.data_a[16]
data[17] => altsyncram_7hn1:FIFOram.data_a[17]
data[18] => altsyncram_7hn1:FIFOram.data_a[18]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7hn1:FIFOram.q_b[0]
q[1] <= altsyncram_7hn1:FIFOram.q_b[1]
q[2] <= altsyncram_7hn1:FIFOram.q_b[2]
q[3] <= altsyncram_7hn1:FIFOram.q_b[3]
q[4] <= altsyncram_7hn1:FIFOram.q_b[4]
q[5] <= altsyncram_7hn1:FIFOram.q_b[5]
q[6] <= altsyncram_7hn1:FIFOram.q_b[6]
q[7] <= altsyncram_7hn1:FIFOram.q_b[7]
q[8] <= altsyncram_7hn1:FIFOram.q_b[8]
q[9] <= altsyncram_7hn1:FIFOram.q_b[9]
q[10] <= altsyncram_7hn1:FIFOram.q_b[10]
q[11] <= altsyncram_7hn1:FIFOram.q_b[11]
q[12] <= altsyncram_7hn1:FIFOram.q_b[12]
q[13] <= altsyncram_7hn1:FIFOram.q_b[13]
q[14] <= altsyncram_7hn1:FIFOram.q_b[14]
q[15] <= altsyncram_7hn1:FIFOram.q_b[15]
q[16] <= altsyncram_7hn1:FIFOram.q_b[16]
q[17] <= altsyncram_7hn1:FIFOram.q_b[17]
q[18] <= altsyncram_7hn1:FIFOram.q_b[18]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_e2b:rd_ptr_msb.sclr
sclr => cntr_r27:usedw_counter.sclr
sclr => cntr_f2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_r27:usedw_counter.q[0]
usedw[1] <= cntr_r27:usedw_counter.q[1]
usedw[2] <= cntr_r27:usedw_counter.q[2]
usedw[3] <= cntr_r27:usedw_counter.q[3]
wreq => valid_wreq.IN0


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|altsyncram_7hn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cmpr_3l8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cntr_e2b:rd_ptr_msb
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cntr_r27:usedw_counter
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|cntr_f2b:wr_ptr
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one
clk => clk.IN28
reset => reset.IN28
ena => ena.IN26
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
rate[6] => ~NO_FANOUT~
rate[7] => ~NO_FANOUT~
rate[8] => ~NO_FANOUT~
rate[9] => ~NO_FANOUT~
rate[10] => ~NO_FANOUT~
din[0][0] => D_fs[0][0].IN1
din[0][1] => D_fs[0][1].IN1
din[0][2] => D_fs[0][2].IN1
din[0][3] => D_fs[0][3].IN1
din[0][4] => D_fs[0][4].IN1
din[0][5] => D_fs[0][5].IN1
din[0][6] => D_fs[0][6].IN1
din[0][7] => D_fs[0][7].IN112
din_valid => ena_diff_s[0].IN1
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= <GND>
channel_out[-1] <= <GND>
dout[0][0] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][1] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][2] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][3] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][4] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][5] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][6] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][7] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][8] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][9] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][10] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][11] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][12] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][13] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][14] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][15] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][16] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
dout[0][17] <= auk_dspip_integrator:integrator_loop[11].auK_integrator.dout
din_ready <= sample_valid.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN4
counter_max[1] => Equal0.IN3
counter_max[2] => Equal0.IN2
counter_max[3] => Equal0.IN1
counter_max[4] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN10
counter_max[1] => Equal0.IN9
counter_max[2] => Equal0.IN8
counter_max[3] => Equal0.IN7
counter_max[4] => Equal0.IN6
counter_max[5] => Equal0.IN5
counter_max[6] => Equal0.IN4
counter_max[7] => Equal0.IN3
counter_max[8] => Equal0.IN2
counter_max[9] => Equal0.IN1
counter_max[10] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[6].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[7].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[8].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[8].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[9].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[9].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[10].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[10].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[11].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => dout[34]~reg0.CLK
clk => dout[35]~reg0.CLK
clk => dout[36]~reg0.CLK
clk => dout[37]~reg0.CLK
clk => dout[38]~reg0.CLK
clk => dout[39]~reg0.CLK
clk => dout[40]~reg0.CLK
clk => dout[41]~reg0.CLK
clk => dout[42]~reg0.CLK
clk => dout[43]~reg0.CLK
clk => dout[44]~reg0.CLK
clk => dout[45]~reg0.CLK
clk => dout[46]~reg0.CLK
clk => dout[47]~reg0.CLK
clk => dout[48]~reg0.CLK
clk => dout[49]~reg0.CLK
clk => dout[50]~reg0.CLK
clk => dout[51]~reg0.CLK
clk => dout[52]~reg0.CLK
clk => dout[53]~reg0.CLK
clk => dout[54]~reg0.CLK
clk => dout[55]~reg0.CLK
clk => dout[56]~reg0.CLK
clk => dout[57]~reg0.CLK
clk => dout[58]~reg0.CLK
clk => dout[59]~reg0.CLK
clk => dout[60]~reg0.CLK
clk => dout[61]~reg0.CLK
clk => dout[62]~reg0.CLK
clk => dout[63]~reg0.CLK
clk => dout[64]~reg0.CLK
clk => dout[65]~reg0.CLK
clk => dout[66]~reg0.CLK
clk => dout[67]~reg0.CLK
clk => dout[68]~reg0.CLK
clk => dout[69]~reg0.CLK
clk => dout[70]~reg0.CLK
clk => dout[71]~reg0.CLK
clk => dout[72]~reg0.CLK
clk => dout[73]~reg0.CLK
clk => dout[74]~reg0.CLK
clk => dout[75]~reg0.CLK
clk => dout[76]~reg0.CLK
clk => dout[77]~reg0.CLK
clk => dout[78]~reg0.CLK
clk => dout[79]~reg0.CLK
clk => dout[80]~reg0.CLK
clk => dout[81]~reg0.CLK
clk => dout[82]~reg0.CLK
clk => dout[83]~reg0.CLK
clk => dout[84]~reg0.CLK
clk => dout[85]~reg0.CLK
clk => dout[86]~reg0.CLK
clk => dout[87]~reg0.CLK
clk => dout[88]~reg0.CLK
clk => dout[89]~reg0.CLK
clk => dout[90]~reg0.CLK
clk => dout[91]~reg0.CLK
clk => dout[92]~reg0.CLK
clk => dout[93]~reg0.CLK
clk => dout[94]~reg0.CLK
clk => dout[95]~reg0.CLK
clk => dout[96]~reg0.CLK
clk => dout[97]~reg0.CLK
clk => dout[98]~reg0.CLK
clk => dout[99]~reg0.CLK
clk => dout[100]~reg0.CLK
clk => dout[101]~reg0.CLK
clk => dout[102]~reg0.CLK
clk => dout[103]~reg0.CLK
clk => dout[104]~reg0.CLK
clk => dout[105]~reg0.CLK
clk => dout[106]~reg0.CLK
clk => dout[107]~reg0.CLK
clk => dout[108]~reg0.CLK
clk => dout[109]~reg0.CLK
clk => dout[110]~reg0.CLK
clk => dout[111]~reg0.CLK
clk => dout[112]~reg0.CLK
clk => dout[113]~reg0.CLK
clk => dout[114]~reg0.CLK
clk => dout[115]~reg0.CLK
clk => dout[116]~reg0.CLK
clk => dout[117]~reg0.CLK
clk => dout[118]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN238
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN237
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN236
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN235
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN234
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN233
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN232
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN231
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN230
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN229
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN228
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN227
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN226
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN225
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN224
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN223
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN222
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN221
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN220
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN219
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN218
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN217
din[21] => auk_dspip_delay:glogic:u0.datain[21]
din[22] => Add0.IN216
din[22] => auk_dspip_delay:glogic:u0.datain[22]
din[23] => Add0.IN215
din[23] => auk_dspip_delay:glogic:u0.datain[23]
din[24] => Add0.IN214
din[24] => auk_dspip_delay:glogic:u0.datain[24]
din[25] => Add0.IN213
din[25] => auk_dspip_delay:glogic:u0.datain[25]
din[26] => Add0.IN212
din[26] => auk_dspip_delay:glogic:u0.datain[26]
din[27] => Add0.IN211
din[27] => auk_dspip_delay:glogic:u0.datain[27]
din[28] => Add0.IN210
din[28] => auk_dspip_delay:glogic:u0.datain[28]
din[29] => Add0.IN209
din[29] => auk_dspip_delay:glogic:u0.datain[29]
din[30] => Add0.IN208
din[30] => auk_dspip_delay:glogic:u0.datain[30]
din[31] => Add0.IN207
din[31] => auk_dspip_delay:glogic:u0.datain[31]
din[32] => Add0.IN206
din[32] => auk_dspip_delay:glogic:u0.datain[32]
din[33] => Add0.IN205
din[33] => auk_dspip_delay:glogic:u0.datain[33]
din[34] => Add0.IN204
din[34] => auk_dspip_delay:glogic:u0.datain[34]
din[35] => Add0.IN203
din[35] => auk_dspip_delay:glogic:u0.datain[35]
din[36] => Add0.IN202
din[36] => auk_dspip_delay:glogic:u0.datain[36]
din[37] => Add0.IN201
din[37] => auk_dspip_delay:glogic:u0.datain[37]
din[38] => Add0.IN200
din[38] => auk_dspip_delay:glogic:u0.datain[38]
din[39] => Add0.IN199
din[39] => auk_dspip_delay:glogic:u0.datain[39]
din[40] => Add0.IN198
din[40] => auk_dspip_delay:glogic:u0.datain[40]
din[41] => Add0.IN197
din[41] => auk_dspip_delay:glogic:u0.datain[41]
din[42] => Add0.IN196
din[42] => auk_dspip_delay:glogic:u0.datain[42]
din[43] => Add0.IN195
din[43] => auk_dspip_delay:glogic:u0.datain[43]
din[44] => Add0.IN194
din[44] => auk_dspip_delay:glogic:u0.datain[44]
din[45] => Add0.IN193
din[45] => auk_dspip_delay:glogic:u0.datain[45]
din[46] => Add0.IN192
din[46] => auk_dspip_delay:glogic:u0.datain[46]
din[47] => Add0.IN191
din[47] => auk_dspip_delay:glogic:u0.datain[47]
din[48] => Add0.IN190
din[48] => auk_dspip_delay:glogic:u0.datain[48]
din[49] => Add0.IN189
din[49] => auk_dspip_delay:glogic:u0.datain[49]
din[50] => Add0.IN188
din[50] => auk_dspip_delay:glogic:u0.datain[50]
din[51] => Add0.IN187
din[51] => auk_dspip_delay:glogic:u0.datain[51]
din[52] => Add0.IN186
din[52] => auk_dspip_delay:glogic:u0.datain[52]
din[53] => Add0.IN185
din[53] => auk_dspip_delay:glogic:u0.datain[53]
din[54] => Add0.IN184
din[54] => auk_dspip_delay:glogic:u0.datain[54]
din[55] => Add0.IN183
din[55] => auk_dspip_delay:glogic:u0.datain[55]
din[56] => Add0.IN182
din[56] => auk_dspip_delay:glogic:u0.datain[56]
din[57] => Add0.IN181
din[57] => auk_dspip_delay:glogic:u0.datain[57]
din[58] => Add0.IN180
din[58] => auk_dspip_delay:glogic:u0.datain[58]
din[59] => Add0.IN179
din[59] => auk_dspip_delay:glogic:u0.datain[59]
din[60] => Add0.IN178
din[60] => auk_dspip_delay:glogic:u0.datain[60]
din[61] => Add0.IN177
din[61] => auk_dspip_delay:glogic:u0.datain[61]
din[62] => Add0.IN176
din[62] => auk_dspip_delay:glogic:u0.datain[62]
din[63] => Add0.IN175
din[63] => auk_dspip_delay:glogic:u0.datain[63]
din[64] => Add0.IN174
din[64] => auk_dspip_delay:glogic:u0.datain[64]
din[65] => Add0.IN173
din[65] => auk_dspip_delay:glogic:u0.datain[65]
din[66] => Add0.IN172
din[66] => auk_dspip_delay:glogic:u0.datain[66]
din[67] => Add0.IN171
din[67] => auk_dspip_delay:glogic:u0.datain[67]
din[68] => Add0.IN170
din[68] => auk_dspip_delay:glogic:u0.datain[68]
din[69] => Add0.IN169
din[69] => auk_dspip_delay:glogic:u0.datain[69]
din[70] => Add0.IN168
din[70] => auk_dspip_delay:glogic:u0.datain[70]
din[71] => Add0.IN167
din[71] => auk_dspip_delay:glogic:u0.datain[71]
din[72] => Add0.IN166
din[72] => auk_dspip_delay:glogic:u0.datain[72]
din[73] => Add0.IN165
din[73] => auk_dspip_delay:glogic:u0.datain[73]
din[74] => Add0.IN164
din[74] => auk_dspip_delay:glogic:u0.datain[74]
din[75] => Add0.IN163
din[75] => auk_dspip_delay:glogic:u0.datain[75]
din[76] => Add0.IN162
din[76] => auk_dspip_delay:glogic:u0.datain[76]
din[77] => Add0.IN161
din[77] => auk_dspip_delay:glogic:u0.datain[77]
din[78] => Add0.IN160
din[78] => auk_dspip_delay:glogic:u0.datain[78]
din[79] => Add0.IN159
din[79] => auk_dspip_delay:glogic:u0.datain[79]
din[80] => Add0.IN158
din[80] => auk_dspip_delay:glogic:u0.datain[80]
din[81] => Add0.IN157
din[81] => auk_dspip_delay:glogic:u0.datain[81]
din[82] => Add0.IN156
din[82] => auk_dspip_delay:glogic:u0.datain[82]
din[83] => Add0.IN155
din[83] => auk_dspip_delay:glogic:u0.datain[83]
din[84] => Add0.IN154
din[84] => auk_dspip_delay:glogic:u0.datain[84]
din[85] => Add0.IN153
din[85] => auk_dspip_delay:glogic:u0.datain[85]
din[86] => Add0.IN152
din[86] => auk_dspip_delay:glogic:u0.datain[86]
din[87] => Add0.IN151
din[87] => auk_dspip_delay:glogic:u0.datain[87]
din[88] => Add0.IN150
din[88] => auk_dspip_delay:glogic:u0.datain[88]
din[89] => Add0.IN149
din[89] => auk_dspip_delay:glogic:u0.datain[89]
din[90] => Add0.IN148
din[90] => auk_dspip_delay:glogic:u0.datain[90]
din[91] => Add0.IN147
din[91] => auk_dspip_delay:glogic:u0.datain[91]
din[92] => Add0.IN146
din[92] => auk_dspip_delay:glogic:u0.datain[92]
din[93] => Add0.IN145
din[93] => auk_dspip_delay:glogic:u0.datain[93]
din[94] => Add0.IN144
din[94] => auk_dspip_delay:glogic:u0.datain[94]
din[95] => Add0.IN143
din[95] => auk_dspip_delay:glogic:u0.datain[95]
din[96] => Add0.IN142
din[96] => auk_dspip_delay:glogic:u0.datain[96]
din[97] => Add0.IN141
din[97] => auk_dspip_delay:glogic:u0.datain[97]
din[98] => Add0.IN140
din[98] => auk_dspip_delay:glogic:u0.datain[98]
din[99] => Add0.IN139
din[99] => auk_dspip_delay:glogic:u0.datain[99]
din[100] => Add0.IN138
din[100] => auk_dspip_delay:glogic:u0.datain[100]
din[101] => Add0.IN137
din[101] => auk_dspip_delay:glogic:u0.datain[101]
din[102] => Add0.IN136
din[102] => auk_dspip_delay:glogic:u0.datain[102]
din[103] => Add0.IN135
din[103] => auk_dspip_delay:glogic:u0.datain[103]
din[104] => Add0.IN134
din[104] => auk_dspip_delay:glogic:u0.datain[104]
din[105] => Add0.IN133
din[105] => auk_dspip_delay:glogic:u0.datain[105]
din[106] => Add0.IN132
din[106] => auk_dspip_delay:glogic:u0.datain[106]
din[107] => Add0.IN131
din[107] => auk_dspip_delay:glogic:u0.datain[107]
din[108] => Add0.IN130
din[108] => auk_dspip_delay:glogic:u0.datain[108]
din[109] => Add0.IN129
din[109] => auk_dspip_delay:glogic:u0.datain[109]
din[110] => Add0.IN128
din[110] => auk_dspip_delay:glogic:u0.datain[110]
din[111] => Add0.IN127
din[111] => auk_dspip_delay:glogic:u0.datain[111]
din[112] => Add0.IN126
din[112] => auk_dspip_delay:glogic:u0.datain[112]
din[113] => Add0.IN125
din[113] => auk_dspip_delay:glogic:u0.datain[113]
din[114] => Add0.IN124
din[114] => auk_dspip_delay:glogic:u0.datain[114]
din[115] => Add0.IN123
din[115] => auk_dspip_delay:glogic:u0.datain[115]
din[116] => Add0.IN122
din[116] => auk_dspip_delay:glogic:u0.datain[116]
din[117] => Add0.IN121
din[117] => auk_dspip_delay:glogic:u0.datain[117]
din[118] => Add0.IN120
din[118] => auk_dspip_delay:glogic:u0.datain[118]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_differentiator:COMB_LOOP[11].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_upsample:first_upsample
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
din[16] => dout.DATAB
din[17] => dout.DATAB
din[18] => dout.DATAB
din[19] => dout.DATAB
din[20] => dout.DATAB
din[21] => dout.DATAB
din[22] => dout.DATAB
din[23] => dout.DATAB
din[24] => dout.DATAB
din[25] => dout.DATAB
din[26] => dout.DATAB
din[27] => dout.DATAB
din[28] => dout.DATAB
din[29] => dout.DATAB
din[30] => dout.DATAB
din[31] => dout.DATAB
din[32] => dout.DATAB
din[33] => dout.DATAB
din[34] => dout.DATAB
din[35] => dout.DATAB
din[36] => dout.DATAB
din[37] => dout.DATAB
din[38] => dout.DATAB
din[39] => dout.DATAB
din[40] => dout.DATAB
din[41] => dout.DATAB
din[42] => dout.DATAB
din[43] => dout.DATAB
din[44] => dout.DATAB
din[45] => dout.DATAB
din[46] => dout.DATAB
din[47] => dout.DATAB
din[48] => dout.DATAB
din[49] => dout.DATAB
din[50] => dout.DATAB
din[51] => dout.DATAB
din[52] => dout.DATAB
din[53] => dout.DATAB
din[54] => dout.DATAB
din[55] => dout.DATAB
din[56] => dout.DATAB
din[57] => dout.DATAB
din[58] => dout.DATAB
din[59] => dout.DATAB
din[60] => dout.DATAB
din[61] => dout.DATAB
din[62] => dout.DATAB
din[63] => dout.DATAB
din[64] => dout.DATAB
din[65] => dout.DATAB
din[66] => dout.DATAB
din[67] => dout.DATAB
din[68] => dout.DATAB
din[69] => dout.DATAB
din[70] => dout.DATAB
din[71] => dout.DATAB
din[72] => dout.DATAB
din[73] => dout.DATAB
din[74] => dout.DATAB
din[75] => dout.DATAB
din[76] => dout.DATAB
din[77] => dout.DATAB
din[78] => dout.DATAB
din[79] => dout.DATAB
din[80] => dout.DATAB
din[81] => dout.DATAB
din[82] => dout.DATAB
din[83] => dout.DATAB
din[84] => dout.DATAB
din[85] => dout.DATAB
din[86] => dout.DATAB
din[87] => dout.DATAB
din[88] => dout.DATAB
din[89] => dout.DATAB
din[90] => dout.DATAB
din[91] => dout.DATAB
din[92] => dout.DATAB
din[93] => dout.DATAB
din[94] => dout.DATAB
din[95] => dout.DATAB
din[96] => dout.DATAB
din[97] => dout.DATAB
din[98] => dout.DATAB
din[99] => dout.DATAB
din[100] => dout.DATAB
din[101] => dout.DATAB
din[102] => dout.DATAB
din[103] => dout.DATAB
din[104] => dout.DATAB
din[105] => dout.DATAB
din[106] => dout.DATAB
din[107] => dout.DATAB
din[108] => dout.DATAB
din[109] => dout.DATAB
din[110] => dout.DATAB
din[111] => dout.DATAB
din[112] => dout.DATAB
din[113] => dout.DATAB
din[114] => dout.DATAB
din[115] => dout.DATAB
din[116] => dout.DATAB
din[117] => dout.DATAB
din[118] => dout.DATAB
clk => ~NO_FANOUT~
ena => ~NO_FANOUT~
reset => ~NO_FANOUT~
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[50] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[51] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[52] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[53] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[54] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[55] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[56] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[57] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[58] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[59] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[60] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[61] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[62] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[63] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[64] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[65] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[66] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[67] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[68] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[69] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[70] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[71] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[72] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[73] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[74] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[75] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[76] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[77] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[78] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[79] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[80] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[81] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[82] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[83] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[84] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[85] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[86] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[87] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[88] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[89] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[90] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[91] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[92] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[93] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[94] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[95] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[96] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[97] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[98] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[99] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[100] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[101] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[102] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[103] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[104] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[105] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[106] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[107] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[108] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[109] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[110] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[111] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[112] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[113] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[114] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[115] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[116] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[117] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[118] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[0].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[1].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[1].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[2].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[3].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[3].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[4].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[4].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[5].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[6].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[6].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[7].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[7].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[8].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[8].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[9].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[9].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[10].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[10].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[11].auK_integrator
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN119
din[1] => Add0.IN118
din[2] => Add0.IN117
din[3] => Add0.IN116
din[4] => Add0.IN115
din[5] => Add0.IN114
din[6] => Add0.IN113
din[7] => Add0.IN112
din[8] => Add0.IN111
din[9] => Add0.IN110
din[10] => Add0.IN109
din[11] => Add0.IN108
din[12] => Add0.IN107
din[13] => Add0.IN106
din[14] => Add0.IN105
din[15] => Add0.IN104
din[16] => Add0.IN103
din[17] => Add0.IN102
din[18] => Add0.IN101
din[19] => Add0.IN100
din[20] => Add0.IN99
din[21] => Add0.IN98
din[22] => Add0.IN97
din[23] => Add0.IN96
din[24] => Add0.IN95
din[25] => Add0.IN94
din[26] => Add0.IN93
din[27] => Add0.IN92
din[28] => Add0.IN91
din[29] => Add0.IN90
din[30] => Add0.IN89
din[31] => Add0.IN88
din[32] => Add0.IN87
din[33] => Add0.IN86
din[34] => Add0.IN85
din[35] => Add0.IN84
din[36] => Add0.IN83
din[37] => Add0.IN82
din[38] => Add0.IN81
din[39] => Add0.IN80
din[40] => Add0.IN79
din[41] => Add0.IN78
din[42] => Add0.IN77
din[43] => Add0.IN76
din[44] => Add0.IN75
din[45] => Add0.IN74
din[46] => Add0.IN73
din[47] => Add0.IN72
din[48] => Add0.IN71
din[49] => Add0.IN70
din[50] => Add0.IN69
din[51] => Add0.IN68
din[52] => Add0.IN67
din[53] => Add0.IN66
din[54] => Add0.IN65
din[55] => Add0.IN64
din[56] => Add0.IN63
din[57] => Add0.IN62
din[58] => Add0.IN61
din[59] => Add0.IN60
din[60] => Add0.IN59
din[61] => Add0.IN58
din[62] => Add0.IN57
din[63] => Add0.IN56
din[64] => Add0.IN55
din[65] => Add0.IN54
din[66] => Add0.IN53
din[67] => Add0.IN52
din[68] => Add0.IN51
din[69] => Add0.IN50
din[70] => Add0.IN49
din[71] => Add0.IN48
din[72] => Add0.IN47
din[73] => Add0.IN46
din[74] => Add0.IN45
din[75] => Add0.IN44
din[76] => Add0.IN43
din[77] => Add0.IN42
din[78] => Add0.IN41
din[79] => Add0.IN40
din[80] => Add0.IN39
din[81] => Add0.IN38
din[82] => Add0.IN37
din[83] => Add0.IN36
din[84] => Add0.IN35
din[85] => Add0.IN34
din[86] => Add0.IN33
din[87] => Add0.IN32
din[88] => Add0.IN31
din[89] => Add0.IN30
din[90] => Add0.IN29
din[91] => Add0.IN28
din[92] => Add0.IN27
din[93] => Add0.IN26
din[94] => Add0.IN25
din[95] => Add0.IN24
din[96] => Add0.IN23
din[97] => Add0.IN22
din[98] => Add0.IN21
din[99] => Add0.IN20
din[100] => Add0.IN19
din[101] => Add0.IN18
din[102] => Add0.IN17
din[103] => Add0.IN16
din[104] => Add0.IN15
din[105] => Add0.IN14
din[106] => Add0.IN13
din[107] => Add0.IN12
din[108] => Add0.IN11
din[109] => Add0.IN10
din[110] => Add0.IN9
din[111] => Add0.IN8
din[112] => Add0.IN7
din[113] => Add0.IN6
din[114] => Add0.IN5
din[115] => Add0.IN4
din[116] => Add0.IN3
din[117] => Add0.IN2
din[118] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]
dout[22] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[22]
dout[23] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[23]
dout[24] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[24]
dout[25] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[25]
dout[26] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[26]
dout[27] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[27]
dout[28] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[28]
dout[29] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[29]
dout[30] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[30]
dout[31] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[31]
dout[32] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[32]
dout[33] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[33]
dout[34] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[34]
dout[35] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[35]
dout[36] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[36]
dout[37] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[37]
dout[38] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[38]
dout[39] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[39]
dout[40] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[40]
dout[41] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[41]
dout[42] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[42]
dout[43] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[43]
dout[44] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[44]
dout[45] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[45]
dout[46] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[46]
dout[47] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[47]
dout[48] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[48]
dout[49] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[49]
dout[50] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[50]
dout[51] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[51]
dout[52] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[52]
dout[53] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[53]
dout[54] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[54]
dout[55] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[55]
dout[56] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[56]
dout[57] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[57]
dout[58] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[58]
dout[59] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[59]
dout[60] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[60]
dout[61] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[61]
dout[62] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[62]
dout[63] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[63]
dout[64] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[64]
dout[65] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[65]
dout[66] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[66]
dout[67] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[67]
dout[68] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[68]
dout[69] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[69]
dout[70] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[70]
dout[71] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[71]
dout[72] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[72]
dout[73] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[73]
dout[74] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[74]
dout[75] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[75]
dout[76] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[76]
dout[77] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[77]
dout[78] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[78]
dout[79] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[79]
dout[80] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[80]
dout[81] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[81]
dout[82] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[82]
dout[83] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[83]
dout[84] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[84]
dout[85] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[85]
dout[86] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[86]
dout[87] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[87]
dout[88] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[88]
dout[89] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[89]
dout[90] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[90]
dout[91] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[91]
dout[92] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[92]
dout[93] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[93]
dout[94] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[94]
dout[95] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[95]
dout[96] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[96]
dout[97] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[97]
dout[98] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[98]
dout[99] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[99]
dout[100] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[100]
dout[101] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[101]
dout[102] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[102]
dout[103] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[103]
dout[104] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[104]
dout[105] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[105]
dout[106] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[106]
dout[107] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[107]
dout[108] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[108]
dout[109] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[109]
dout[110] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[110]
dout[111] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[111]
dout[112] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[112]
dout[113] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[113]
dout[114] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[114]
dout[115] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[115]
dout[116] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[116]
dout[117] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[117]
dout[118] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[118]


|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_integrator:integrator_loop[11].auK_integrator|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
clk => \register_fifo:fifo_data[0][22].CLK
clk => \register_fifo:fifo_data[0][23].CLK
clk => \register_fifo:fifo_data[0][24].CLK
clk => \register_fifo:fifo_data[0][25].CLK
clk => \register_fifo:fifo_data[0][26].CLK
clk => \register_fifo:fifo_data[0][27].CLK
clk => \register_fifo:fifo_data[0][28].CLK
clk => \register_fifo:fifo_data[0][29].CLK
clk => \register_fifo:fifo_data[0][30].CLK
clk => \register_fifo:fifo_data[0][31].CLK
clk => \register_fifo:fifo_data[0][32].CLK
clk => \register_fifo:fifo_data[0][33].CLK
clk => \register_fifo:fifo_data[0][34].CLK
clk => \register_fifo:fifo_data[0][35].CLK
clk => \register_fifo:fifo_data[0][36].CLK
clk => \register_fifo:fifo_data[0][37].CLK
clk => \register_fifo:fifo_data[0][38].CLK
clk => \register_fifo:fifo_data[0][39].CLK
clk => \register_fifo:fifo_data[0][40].CLK
clk => \register_fifo:fifo_data[0][41].CLK
clk => \register_fifo:fifo_data[0][42].CLK
clk => \register_fifo:fifo_data[0][43].CLK
clk => \register_fifo:fifo_data[0][44].CLK
clk => \register_fifo:fifo_data[0][45].CLK
clk => \register_fifo:fifo_data[0][46].CLK
clk => \register_fifo:fifo_data[0][47].CLK
clk => \register_fifo:fifo_data[0][48].CLK
clk => \register_fifo:fifo_data[0][49].CLK
clk => \register_fifo:fifo_data[0][50].CLK
clk => \register_fifo:fifo_data[0][51].CLK
clk => \register_fifo:fifo_data[0][52].CLK
clk => \register_fifo:fifo_data[0][53].CLK
clk => \register_fifo:fifo_data[0][54].CLK
clk => \register_fifo:fifo_data[0][55].CLK
clk => \register_fifo:fifo_data[0][56].CLK
clk => \register_fifo:fifo_data[0][57].CLK
clk => \register_fifo:fifo_data[0][58].CLK
clk => \register_fifo:fifo_data[0][59].CLK
clk => \register_fifo:fifo_data[0][60].CLK
clk => \register_fifo:fifo_data[0][61].CLK
clk => \register_fifo:fifo_data[0][62].CLK
clk => \register_fifo:fifo_data[0][63].CLK
clk => \register_fifo:fifo_data[0][64].CLK
clk => \register_fifo:fifo_data[0][65].CLK
clk => \register_fifo:fifo_data[0][66].CLK
clk => \register_fifo:fifo_data[0][67].CLK
clk => \register_fifo:fifo_data[0][68].CLK
clk => \register_fifo:fifo_data[0][69].CLK
clk => \register_fifo:fifo_data[0][70].CLK
clk => \register_fifo:fifo_data[0][71].CLK
clk => \register_fifo:fifo_data[0][72].CLK
clk => \register_fifo:fifo_data[0][73].CLK
clk => \register_fifo:fifo_data[0][74].CLK
clk => \register_fifo:fifo_data[0][75].CLK
clk => \register_fifo:fifo_data[0][76].CLK
clk => \register_fifo:fifo_data[0][77].CLK
clk => \register_fifo:fifo_data[0][78].CLK
clk => \register_fifo:fifo_data[0][79].CLK
clk => \register_fifo:fifo_data[0][80].CLK
clk => \register_fifo:fifo_data[0][81].CLK
clk => \register_fifo:fifo_data[0][82].CLK
clk => \register_fifo:fifo_data[0][83].CLK
clk => \register_fifo:fifo_data[0][84].CLK
clk => \register_fifo:fifo_data[0][85].CLK
clk => \register_fifo:fifo_data[0][86].CLK
clk => \register_fifo:fifo_data[0][87].CLK
clk => \register_fifo:fifo_data[0][88].CLK
clk => \register_fifo:fifo_data[0][89].CLK
clk => \register_fifo:fifo_data[0][90].CLK
clk => \register_fifo:fifo_data[0][91].CLK
clk => \register_fifo:fifo_data[0][92].CLK
clk => \register_fifo:fifo_data[0][93].CLK
clk => \register_fifo:fifo_data[0][94].CLK
clk => \register_fifo:fifo_data[0][95].CLK
clk => \register_fifo:fifo_data[0][96].CLK
clk => \register_fifo:fifo_data[0][97].CLK
clk => \register_fifo:fifo_data[0][98].CLK
clk => \register_fifo:fifo_data[0][99].CLK
clk => \register_fifo:fifo_data[0][100].CLK
clk => \register_fifo:fifo_data[0][101].CLK
clk => \register_fifo:fifo_data[0][102].CLK
clk => \register_fifo:fifo_data[0][103].CLK
clk => \register_fifo:fifo_data[0][104].CLK
clk => \register_fifo:fifo_data[0][105].CLK
clk => \register_fifo:fifo_data[0][106].CLK
clk => \register_fifo:fifo_data[0][107].CLK
clk => \register_fifo:fifo_data[0][108].CLK
clk => \register_fifo:fifo_data[0][109].CLK
clk => \register_fifo:fifo_data[0][110].CLK
clk => \register_fifo:fifo_data[0][111].CLK
clk => \register_fifo:fifo_data[0][112].CLK
clk => \register_fifo:fifo_data[0][113].CLK
clk => \register_fifo:fifo_data[0][114].CLK
clk => \register_fifo:fifo_data[0][115].CLK
clk => \register_fifo:fifo_data[0][116].CLK
clk => \register_fifo:fifo_data[0][117].CLK
clk => \register_fifo:fifo_data[0][118].CLK
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
reset => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
enable => fifo_data.OUTPUTSELECT
datain[0] => fifo_data.DATAB
datain[1] => fifo_data.DATAB
datain[2] => fifo_data.DATAB
datain[3] => fifo_data.DATAB
datain[4] => fifo_data.DATAB
datain[5] => fifo_data.DATAB
datain[6] => fifo_data.DATAB
datain[7] => fifo_data.DATAB
datain[8] => fifo_data.DATAB
datain[9] => fifo_data.DATAB
datain[10] => fifo_data.DATAB
datain[11] => fifo_data.DATAB
datain[12] => fifo_data.DATAB
datain[13] => fifo_data.DATAB
datain[14] => fifo_data.DATAB
datain[15] => fifo_data.DATAB
datain[16] => fifo_data.DATAB
datain[17] => fifo_data.DATAB
datain[18] => fifo_data.DATAB
datain[19] => fifo_data.DATAB
datain[20] => fifo_data.DATAB
datain[21] => fifo_data.DATAB
datain[22] => fifo_data.DATAB
datain[23] => fifo_data.DATAB
datain[24] => fifo_data.DATAB
datain[25] => fifo_data.DATAB
datain[26] => fifo_data.DATAB
datain[27] => fifo_data.DATAB
datain[28] => fifo_data.DATAB
datain[29] => fifo_data.DATAB
datain[30] => fifo_data.DATAB
datain[31] => fifo_data.DATAB
datain[32] => fifo_data.DATAB
datain[33] => fifo_data.DATAB
datain[34] => fifo_data.DATAB
datain[35] => fifo_data.DATAB
datain[36] => fifo_data.DATAB
datain[37] => fifo_data.DATAB
datain[38] => fifo_data.DATAB
datain[39] => fifo_data.DATAB
datain[40] => fifo_data.DATAB
datain[41] => fifo_data.DATAB
datain[42] => fifo_data.DATAB
datain[43] => fifo_data.DATAB
datain[44] => fifo_data.DATAB
datain[45] => fifo_data.DATAB
datain[46] => fifo_data.DATAB
datain[47] => fifo_data.DATAB
datain[48] => fifo_data.DATAB
datain[49] => fifo_data.DATAB
datain[50] => fifo_data.DATAB
datain[51] => fifo_data.DATAB
datain[52] => fifo_data.DATAB
datain[53] => fifo_data.DATAB
datain[54] => fifo_data.DATAB
datain[55] => fifo_data.DATAB
datain[56] => fifo_data.DATAB
datain[57] => fifo_data.DATAB
datain[58] => fifo_data.DATAB
datain[59] => fifo_data.DATAB
datain[60] => fifo_data.DATAB
datain[61] => fifo_data.DATAB
datain[62] => fifo_data.DATAB
datain[63] => fifo_data.DATAB
datain[64] => fifo_data.DATAB
datain[65] => fifo_data.DATAB
datain[66] => fifo_data.DATAB
datain[67] => fifo_data.DATAB
datain[68] => fifo_data.DATAB
datain[69] => fifo_data.DATAB
datain[70] => fifo_data.DATAB
datain[71] => fifo_data.DATAB
datain[72] => fifo_data.DATAB
datain[73] => fifo_data.DATAB
datain[74] => fifo_data.DATAB
datain[75] => fifo_data.DATAB
datain[76] => fifo_data.DATAB
datain[77] => fifo_data.DATAB
datain[78] => fifo_data.DATAB
datain[79] => fifo_data.DATAB
datain[80] => fifo_data.DATAB
datain[81] => fifo_data.DATAB
datain[82] => fifo_data.DATAB
datain[83] => fifo_data.DATAB
datain[84] => fifo_data.DATAB
datain[85] => fifo_data.DATAB
datain[86] => fifo_data.DATAB
datain[87] => fifo_data.DATAB
datain[88] => fifo_data.DATAB
datain[89] => fifo_data.DATAB
datain[90] => fifo_data.DATAB
datain[91] => fifo_data.DATAB
datain[92] => fifo_data.DATAB
datain[93] => fifo_data.DATAB
datain[94] => fifo_data.DATAB
datain[95] => fifo_data.DATAB
datain[96] => fifo_data.DATAB
datain[97] => fifo_data.DATAB
datain[98] => fifo_data.DATAB
datain[99] => fifo_data.DATAB
datain[100] => fifo_data.DATAB
datain[101] => fifo_data.DATAB
datain[102] => fifo_data.DATAB
datain[103] => fifo_data.DATAB
datain[104] => fifo_data.DATAB
datain[105] => fifo_data.DATAB
datain[106] => fifo_data.DATAB
datain[107] => fifo_data.DATAB
datain[108] => fifo_data.DATAB
datain[109] => fifo_data.DATAB
datain[110] => fifo_data.DATAB
datain[111] => fifo_data.DATAB
datain[112] => fifo_data.DATAB
datain[113] => fifo_data.DATAB
datain[114] => fifo_data.DATAB
datain[115] => fifo_data.DATAB
datain[116] => fifo_data.DATAB
datain[117] => fifo_data.DATAB
datain[118] => fifo_data.DATAB
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= \register_fifo:fifo_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= \register_fifo:fifo_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= \register_fifo:fifo_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= \register_fifo:fifo_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= \register_fifo:fifo_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= \register_fifo:fifo_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= \register_fifo:fifo_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= \register_fifo:fifo_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= \register_fifo:fifo_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= \register_fifo:fifo_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= \register_fifo:fifo_data[0][32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= \register_fifo:fifo_data[0][33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= \register_fifo:fifo_data[0][34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= \register_fifo:fifo_data[0][35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= \register_fifo:fifo_data[0][36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= \register_fifo:fifo_data[0][37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= \register_fifo:fifo_data[0][38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= \register_fifo:fifo_data[0][39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= \register_fifo:fifo_data[0][40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= \register_fifo:fifo_data[0][41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= \register_fifo:fifo_data[0][42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= \register_fifo:fifo_data[0][43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= \register_fifo:fifo_data[0][44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= \register_fifo:fifo_data[0][45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= \register_fifo:fifo_data[0][46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= \register_fifo:fifo_data[0][47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= \register_fifo:fifo_data[0][48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= \register_fifo:fifo_data[0][49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= \register_fifo:fifo_data[0][50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= \register_fifo:fifo_data[0][51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= \register_fifo:fifo_data[0][52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= \register_fifo:fifo_data[0][53].DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= \register_fifo:fifo_data[0][54].DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= \register_fifo:fifo_data[0][55].DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= \register_fifo:fifo_data[0][56].DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= \register_fifo:fifo_data[0][57].DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= \register_fifo:fifo_data[0][58].DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= \register_fifo:fifo_data[0][59].DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= \register_fifo:fifo_data[0][60].DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= \register_fifo:fifo_data[0][61].DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= \register_fifo:fifo_data[0][62].DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= \register_fifo:fifo_data[0][63].DB_MAX_OUTPUT_PORT_TYPE
dataout[64] <= \register_fifo:fifo_data[0][64].DB_MAX_OUTPUT_PORT_TYPE
dataout[65] <= \register_fifo:fifo_data[0][65].DB_MAX_OUTPUT_PORT_TYPE
dataout[66] <= \register_fifo:fifo_data[0][66].DB_MAX_OUTPUT_PORT_TYPE
dataout[67] <= \register_fifo:fifo_data[0][67].DB_MAX_OUTPUT_PORT_TYPE
dataout[68] <= \register_fifo:fifo_data[0][68].DB_MAX_OUTPUT_PORT_TYPE
dataout[69] <= \register_fifo:fifo_data[0][69].DB_MAX_OUTPUT_PORT_TYPE
dataout[70] <= \register_fifo:fifo_data[0][70].DB_MAX_OUTPUT_PORT_TYPE
dataout[71] <= \register_fifo:fifo_data[0][71].DB_MAX_OUTPUT_PORT_TYPE
dataout[72] <= \register_fifo:fifo_data[0][72].DB_MAX_OUTPUT_PORT_TYPE
dataout[73] <= \register_fifo:fifo_data[0][73].DB_MAX_OUTPUT_PORT_TYPE
dataout[74] <= \register_fifo:fifo_data[0][74].DB_MAX_OUTPUT_PORT_TYPE
dataout[75] <= \register_fifo:fifo_data[0][75].DB_MAX_OUTPUT_PORT_TYPE
dataout[76] <= \register_fifo:fifo_data[0][76].DB_MAX_OUTPUT_PORT_TYPE
dataout[77] <= \register_fifo:fifo_data[0][77].DB_MAX_OUTPUT_PORT_TYPE
dataout[78] <= \register_fifo:fifo_data[0][78].DB_MAX_OUTPUT_PORT_TYPE
dataout[79] <= \register_fifo:fifo_data[0][79].DB_MAX_OUTPUT_PORT_TYPE
dataout[80] <= \register_fifo:fifo_data[0][80].DB_MAX_OUTPUT_PORT_TYPE
dataout[81] <= \register_fifo:fifo_data[0][81].DB_MAX_OUTPUT_PORT_TYPE
dataout[82] <= \register_fifo:fifo_data[0][82].DB_MAX_OUTPUT_PORT_TYPE
dataout[83] <= \register_fifo:fifo_data[0][83].DB_MAX_OUTPUT_PORT_TYPE
dataout[84] <= \register_fifo:fifo_data[0][84].DB_MAX_OUTPUT_PORT_TYPE
dataout[85] <= \register_fifo:fifo_data[0][85].DB_MAX_OUTPUT_PORT_TYPE
dataout[86] <= \register_fifo:fifo_data[0][86].DB_MAX_OUTPUT_PORT_TYPE
dataout[87] <= \register_fifo:fifo_data[0][87].DB_MAX_OUTPUT_PORT_TYPE
dataout[88] <= \register_fifo:fifo_data[0][88].DB_MAX_OUTPUT_PORT_TYPE
dataout[89] <= \register_fifo:fifo_data[0][89].DB_MAX_OUTPUT_PORT_TYPE
dataout[90] <= \register_fifo:fifo_data[0][90].DB_MAX_OUTPUT_PORT_TYPE
dataout[91] <= \register_fifo:fifo_data[0][91].DB_MAX_OUTPUT_PORT_TYPE
dataout[92] <= \register_fifo:fifo_data[0][92].DB_MAX_OUTPUT_PORT_TYPE
dataout[93] <= \register_fifo:fifo_data[0][93].DB_MAX_OUTPUT_PORT_TYPE
dataout[94] <= \register_fifo:fifo_data[0][94].DB_MAX_OUTPUT_PORT_TYPE
dataout[95] <= \register_fifo:fifo_data[0][95].DB_MAX_OUTPUT_PORT_TYPE
dataout[96] <= \register_fifo:fifo_data[0][96].DB_MAX_OUTPUT_PORT_TYPE
dataout[97] <= \register_fifo:fifo_data[0][97].DB_MAX_OUTPUT_PORT_TYPE
dataout[98] <= \register_fifo:fifo_data[0][98].DB_MAX_OUTPUT_PORT_TYPE
dataout[99] <= \register_fifo:fifo_data[0][99].DB_MAX_OUTPUT_PORT_TYPE
dataout[100] <= \register_fifo:fifo_data[0][100].DB_MAX_OUTPUT_PORT_TYPE
dataout[101] <= \register_fifo:fifo_data[0][101].DB_MAX_OUTPUT_PORT_TYPE
dataout[102] <= \register_fifo:fifo_data[0][102].DB_MAX_OUTPUT_PORT_TYPE
dataout[103] <= \register_fifo:fifo_data[0][103].DB_MAX_OUTPUT_PORT_TYPE
dataout[104] <= \register_fifo:fifo_data[0][104].DB_MAX_OUTPUT_PORT_TYPE
dataout[105] <= \register_fifo:fifo_data[0][105].DB_MAX_OUTPUT_PORT_TYPE
dataout[106] <= \register_fifo:fifo_data[0][106].DB_MAX_OUTPUT_PORT_TYPE
dataout[107] <= \register_fifo:fifo_data[0][107].DB_MAX_OUTPUT_PORT_TYPE
dataout[108] <= \register_fifo:fifo_data[0][108].DB_MAX_OUTPUT_PORT_TYPE
dataout[109] <= \register_fifo:fifo_data[0][109].DB_MAX_OUTPUT_PORT_TYPE
dataout[110] <= \register_fifo:fifo_data[0][110].DB_MAX_OUTPUT_PORT_TYPE
dataout[111] <= \register_fifo:fifo_data[0][111].DB_MAX_OUTPUT_PORT_TYPE
dataout[112] <= \register_fifo:fifo_data[0][112].DB_MAX_OUTPUT_PORT_TYPE
dataout[113] <= \register_fifo:fifo_data[0][113].DB_MAX_OUTPUT_PORT_TYPE
dataout[114] <= \register_fifo:fifo_data[0][114].DB_MAX_OUTPUT_PORT_TYPE
dataout[115] <= \register_fifo:fifo_data[0][115].DB_MAX_OUTPUT_PORT_TYPE
dataout[116] <= \register_fifo:fifo_data[0][116].DB_MAX_OUTPUT_PORT_TYPE
dataout[117] <= \register_fifo:fifo_data[0][117].DB_MAX_OUTPUT_PORT_TYPE
dataout[118] <= \register_fifo:fifo_data[0][118].DB_MAX_OUTPUT_PORT_TYPE


|C5G|FIFO:FIFO_inst
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component
data[0] => dcfifo_khl1:auto_generated.data[0]
data[1] => dcfifo_khl1:auto_generated.data[1]
data[2] => dcfifo_khl1:auto_generated.data[2]
data[3] => dcfifo_khl1:auto_generated.data[3]
data[4] => dcfifo_khl1:auto_generated.data[4]
data[5] => dcfifo_khl1:auto_generated.data[5]
data[6] => dcfifo_khl1:auto_generated.data[6]
data[7] => dcfifo_khl1:auto_generated.data[7]
q[0] <= dcfifo_khl1:auto_generated.q[0]
q[1] <= dcfifo_khl1:auto_generated.q[1]
q[2] <= dcfifo_khl1:auto_generated.q[2]
q[3] <= dcfifo_khl1:auto_generated.q[3]
q[4] <= dcfifo_khl1:auto_generated.q[4]
q[5] <= dcfifo_khl1:auto_generated.q[5]
q[6] <= dcfifo_khl1:auto_generated.q[6]
q[7] <= dcfifo_khl1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_khl1:auto_generated.rdclk
rdreq => dcfifo_khl1:auto_generated.rdreq
wrclk => dcfifo_khl1:auto_generated.wrclk
wrreq => dcfifo_khl1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_khl1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_khl1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated
data[0] => altsyncram_kfa1:fifo_ram.data_a[0]
data[1] => altsyncram_kfa1:fifo_ram.data_a[1]
data[2] => altsyncram_kfa1:fifo_ram.data_a[2]
data[3] => altsyncram_kfa1:fifo_ram.data_a[3]
data[4] => altsyncram_kfa1:fifo_ram.data_a[4]
data[5] => altsyncram_kfa1:fifo_ram.data_a[5]
data[6] => altsyncram_kfa1:fifo_ram.data_a[6]
data[7] => altsyncram_kfa1:fifo_ram.data_a[7]
q[0] <= altsyncram_kfa1:fifo_ram.q_b[0]
q[1] <= altsyncram_kfa1:fifo_ram.q_b[1]
q[2] <= altsyncram_kfa1:fifo_ram.q_b[2]
q[3] <= altsyncram_kfa1:fifo_ram.q_b[3]
q[4] <= altsyncram_kfa1:fifo_ram.q_b[4]
q[5] <= altsyncram_kfa1:fifo_ram.q_b[5]
q[6] <= altsyncram_kfa1:fifo_ram.q_b[6]
q[7] <= altsyncram_kfa1:fifo_ram.q_b[7]
rdclk => a_graycounter_dg6:rdptr_g1p.clock
rdclk => altsyncram_kfa1:fifo_ram.clock1
rdclk => alt_synch_pipe_h9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_9ub:wrptr_g1p.clock
wrclk => altsyncram_kfa1:fifo_ram.clock0
wrclk => alt_synch_pipe_i9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_dg6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|a_graycounter_9ub:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
clock => dffpipe_2v8:dffpipe12.clock
d[0] => dffpipe_2v8:dffpipe12.d[0]
d[1] => dffpipe_2v8:dffpipe12.d[1]
d[2] => dffpipe_2v8:dffpipe12.d[2]
d[3] => dffpipe_2v8:dffpipe12.d[3]
d[4] => dffpipe_2v8:dffpipe12.d[4]
d[5] => dffpipe_2v8:dffpipe12.d[5]
d[6] => dffpipe_2v8:dffpipe12.d[6]
d[7] => dffpipe_2v8:dffpipe12.d[7]
d[8] => dffpipe_2v8:dffpipe12.d[8]
q[0] <= dffpipe_2v8:dffpipe12.q[0]
q[1] <= dffpipe_2v8:dffpipe12.q[1]
q[2] <= dffpipe_2v8:dffpipe12.q[2]
q[3] <= dffpipe_2v8:dffpipe12.q[3]
q[4] <= dffpipe_2v8:dffpipe12.q[4]
q[5] <= dffpipe_2v8:dffpipe12.q[5]
q[6] <= dffpipe_2v8:dffpipe12.q[6]
q[7] <= dffpipe_2v8:dffpipe12.q[7]
q[8] <= dffpipe_2v8:dffpipe12.q[8]


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
clock => dffpipe_3v8:dffpipe15.clock
d[0] => dffpipe_3v8:dffpipe15.d[0]
d[1] => dffpipe_3v8:dffpipe15.d[1]
d[2] => dffpipe_3v8:dffpipe15.d[2]
d[3] => dffpipe_3v8:dffpipe15.d[3]
d[4] => dffpipe_3v8:dffpipe15.d[4]
d[5] => dffpipe_3v8:dffpipe15.d[5]
d[6] => dffpipe_3v8:dffpipe15.d[6]
d[7] => dffpipe_3v8:dffpipe15.d[7]
d[8] => dffpipe_3v8:dffpipe15.d[8]
q[0] <= dffpipe_3v8:dffpipe15.q[0]
q[1] <= dffpipe_3v8:dffpipe15.q[1]
q[2] <= dffpipe_3v8:dffpipe15.q[2]
q[3] <= dffpipe_3v8:dffpipe15.q[3]
q[4] <= dffpipe_3v8:dffpipe15.q[4]
q[5] <= dffpipe_3v8:dffpipe15.q[5]
q[6] <= dffpipe_3v8:dffpipe15.q[6]
q[7] <= dffpipe_3v8:dffpipe15.q[7]
q[8] <= dffpipe_3v8:dffpipe15.q[8]


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|cmpr_1v5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|cmpr_1v5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|C5G|MODULATOR:m_0
clock => DSM:dsm_0.clock
clock => FSHIFT:fshift_0.clock
clock => tx:tx_0.clock
reset => DSM:dsm_0.reset
reset => FSHIFT:fshift_0.reset
reset => tx:tx_0.reset
DSM_in[0] => DSM:dsm_0.DSM_in[0]
DSM_in[1] => DSM:dsm_0.DSM_in[1]
DSM_in[2] => DSM:dsm_0.DSM_in[2]
DSM_in[3] => DSM:dsm_0.DSM_in[3]
DSM_in[4] => DSM:dsm_0.DSM_in[4]
DSM_in[5] => DSM:dsm_0.DSM_in[5]
DSM_in[6] => DSM:dsm_0.DSM_in[6]
DSM_in[7] => DSM:dsm_0.DSM_in[7]
DSM_in[8] => DSM:dsm_0.DSM_in[8]
DSM_in[9] => DSM:dsm_0.DSM_in[9]
DSM_in[10] => DSM:dsm_0.DSM_in[10]
DSM_in[11] => DSM:dsm_0.DSM_in[11]
DSM_in[12] => DSM:dsm_0.DSM_in[12]
DSM_in[13] => DSM:dsm_0.DSM_in[13]
DSM_in[14] => DSM:dsm_0.DSM_in[14]
DSM_in[15] => DSM:dsm_0.DSM_in[15]
DSM_in[16] => DSM:dsm_0.DSM_in[16]
DSM_in[17] => DSM:dsm_0.DSM_in[17]
tx_serial_data <= tx:tx_0.tx_serial_data
pll_locked <= tx:tx_0.pll_locked


|C5G|MODULATOR:m_0|DSM:dsm_0
DSM_in[0] => Add0.IN42
DSM_in[1] => Add0.IN41
DSM_in[2] => Add0.IN40
DSM_in[3] => Add0.IN39
DSM_in[4] => Add0.IN38
DSM_in[5] => Add0.IN37
DSM_in[6] => Add0.IN36
DSM_in[7] => Add0.IN35
DSM_in[8] => Add0.IN34
DSM_in[9] => Add0.IN33
DSM_in[10] => Add0.IN32
DSM_in[11] => Add0.IN31
DSM_in[12] => Add0.IN30
DSM_in[13] => Add0.IN29
DSM_in[14] => Add0.IN28
DSM_in[15] => Add0.IN27
DSM_in[16] => Add0.IN26
DSM_in[17] => Add0.IN22
DSM_in[17] => Add0.IN23
DSM_in[17] => Add0.IN24
DSM_in[17] => Add0.IN25
DSM_out <= DSM_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => d_q[0].CLK
clock => d_q[1].CLK
clock => d_q[2].CLK
clock => d_q[3].CLK
clock => d_q[4].CLK
clock => d_q[5].CLK
clock => d_q[6].CLK
clock => d_q[7].CLK
clock => d_q[8].CLK
clock => d_q[9].CLK
clock => d_q[10].CLK
clock => d_q[11].CLK
clock => d_q[12].CLK
clock => d_q[13].CLK
clock => d_q[14].CLK
clock => d_q[15].CLK
clock => d_q[16].CLK
clock => d_q[17].CLK
clock => d_q[18].CLK
clock => d_q[19].CLK
clock => d_q[20].CLK
clock => DSM_out~reg0.CLK
clock => del2[0].CLK
clock => del2[1].CLK
clock => del2[2].CLK
clock => del2[3].CLK
clock => del2[4].CLK
clock => del2[5].CLK
clock => del2[6].CLK
clock => del2[7].CLK
clock => del2[8].CLK
clock => del2[9].CLK
clock => del2[10].CLK
clock => del2[11].CLK
clock => del2[12].CLK
clock => del2[13].CLK
clock => del2[14].CLK
clock => del2[15].CLK
clock => del2[16].CLK
clock => del2[17].CLK
clock => del2[18].CLK
clock => del2[19].CLK
clock => del2[20].CLK
clock => del1[0].CLK
clock => del1[1].CLK
clock => del1[2].CLK
clock => del1[3].CLK
clock => del1[4].CLK
clock => del1[5].CLK
clock => del1[6].CLK
clock => del1[7].CLK
clock => del1[8].CLK
clock => del1[9].CLK
clock => del1[10].CLK
clock => del1[11].CLK
clock => del1[12].CLK
clock => del1[13].CLK
clock => del1[14].CLK
clock => del1[15].CLK
clock => del1[16].CLK
clock => del1[17].CLK
clock => del1[18].CLK
clock => del1[19].CLK
clock => del1[20].CLK
reset => DSM_out~reg0.ACLR
reset => del2[0].ACLR
reset => del2[1].ACLR
reset => del2[2].ACLR
reset => del2[3].ACLR
reset => del2[4].ACLR
reset => del2[5].ACLR
reset => del2[6].ACLR
reset => del2[7].ACLR
reset => del2[8].ACLR
reset => del2[9].ACLR
reset => del2[10].ACLR
reset => del2[11].ACLR
reset => del2[12].ACLR
reset => del2[13].ACLR
reset => del2[14].ACLR
reset => del2[15].ACLR
reset => del2[16].ACLR
reset => del2[17].ACLR
reset => del2[18].ACLR
reset => del2[19].ACLR
reset => del2[20].ACLR
reset => del1[0].ACLR
reset => del1[1].ACLR
reset => del1[2].ACLR
reset => del1[3].ACLR
reset => del1[4].ACLR
reset => del1[5].ACLR
reset => del1[6].ACLR
reset => del1[7].ACLR
reset => del1[8].ACLR
reset => del1[9].ACLR
reset => del1[10].ACLR
reset => del1[11].ACLR
reset => del1[12].ACLR
reset => del1[13].ACLR
reset => del1[14].ACLR
reset => del1[15].ACLR
reset => del1[16].ACLR
reset => del1[17].ACLR
reset => del1[18].ACLR
reset => del1[19].ACLR
reset => del1[20].ACLR
reset => d_q[0].ENA
reset => d_q[20].ENA
reset => d_q[19].ENA
reset => d_q[18].ENA
reset => d_q[17].ENA
reset => d_q[16].ENA
reset => d_q[15].ENA
reset => d_q[14].ENA
reset => d_q[13].ENA
reset => d_q[12].ENA
reset => d_q[11].ENA
reset => d_q[10].ENA
reset => d_q[9].ENA
reset => d_q[8].ENA
reset => d_q[7].ENA
reset => d_q[6].ENA
reset => d_q[5].ENA
reset => d_q[4].ENA
reset => d_q[3].ENA
reset => d_q[2].ENA
reset => d_q[1].ENA


|C5G|MODULATOR:m_0|FSHIFT:fshift_0
clock => reg1.CLK
clock => reg0.CLK
reset => reg0.OUTPUTSELECT
reset => reg1.OUTPUTSELECT
serial_data => reg0.DATAA
parallel_data[0] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[1] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[2] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[3] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[4] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[5] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[6] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[7] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[8] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[9] <= reg1.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[10] <= reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[11] <= reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[12] <= reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[13] <= reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[14] <= reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[15] <= reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[16] <= reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[17] <= reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[18] <= reg0.DB_MAX_OUTPUT_PORT_TYPE
parallel_data[19] <= reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0
clock => tx_native:tx_native_inst0.tx_pll_refclk[0]
clock => tx_native:tx_native_inst0.tx_std_coreclkin[0]
clock => tx_reconfig:tx_reconfig_inst0.mgmt_clk_clk
clock => tx_reset:tx_reset_inst0.clock
reset => tx_reconfig:tx_reconfig_inst0.mgmt_rst_reset
reset => tx_reset:tx_reset_inst0.reset
tx_parallel_data[0] => tx_native:tx_native_inst0.tx_parallel_data[0]
tx_parallel_data[1] => tx_native:tx_native_inst0.tx_parallel_data[1]
tx_parallel_data[2] => tx_native:tx_native_inst0.tx_parallel_data[2]
tx_parallel_data[3] => tx_native:tx_native_inst0.tx_parallel_data[3]
tx_parallel_data[4] => tx_native:tx_native_inst0.tx_parallel_data[4]
tx_parallel_data[5] => tx_native:tx_native_inst0.tx_parallel_data[5]
tx_parallel_data[6] => tx_native:tx_native_inst0.tx_parallel_data[6]
tx_parallel_data[7] => tx_native:tx_native_inst0.tx_parallel_data[7]
tx_parallel_data[8] => tx_native:tx_native_inst0.tx_parallel_data[8]
tx_parallel_data[9] => tx_native:tx_native_inst0.tx_parallel_data[9]
tx_parallel_data[10] => tx_native:tx_native_inst0.tx_parallel_data[11]
tx_parallel_data[11] => tx_native:tx_native_inst0.tx_parallel_data[12]
tx_parallel_data[12] => tx_native:tx_native_inst0.tx_parallel_data[13]
tx_parallel_data[13] => tx_native:tx_native_inst0.tx_parallel_data[14]
tx_parallel_data[14] => tx_native:tx_native_inst0.tx_parallel_data[15]
tx_parallel_data[15] => tx_native:tx_native_inst0.tx_parallel_data[16]
tx_parallel_data[16] => tx_native:tx_native_inst0.tx_parallel_data[17]
tx_parallel_data[17] => tx_native:tx_native_inst0.tx_parallel_data[18]
tx_parallel_data[18] => tx_native:tx_native_inst0.tx_parallel_data[19]
tx_parallel_data[19] => tx_native:tx_native_inst0.tx_parallel_data[20]
tx_serial_data <= tx_native:tx_native_inst0.tx_serial_data[0]
tx_std_clkout <= tx_native:tx_native_inst0.tx_std_clkout[0]
tx_ready <= tx_reset:tx_reset_inst0.tx_ready[0]
reconfig_busy <= tx_reconfig:tx_reconfig_inst0.reconfig_busy
reconfig_mgmt_address[0] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_address[0]
reconfig_mgmt_address[1] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_address[1]
reconfig_mgmt_address[2] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_address[2]
reconfig_mgmt_address[3] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_address[3]
reconfig_mgmt_address[4] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_address[4]
reconfig_mgmt_address[5] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_address[5]
reconfig_mgmt_address[6] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_address[6]
reconfig_mgmt_read => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_read
reconfig_mgmt_readdata[0] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[0]
reconfig_mgmt_readdata[1] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[1]
reconfig_mgmt_readdata[2] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[2]
reconfig_mgmt_readdata[3] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[3]
reconfig_mgmt_readdata[4] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[4]
reconfig_mgmt_readdata[5] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[5]
reconfig_mgmt_readdata[6] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[6]
reconfig_mgmt_readdata[7] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[7]
reconfig_mgmt_readdata[8] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[8]
reconfig_mgmt_readdata[9] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[9]
reconfig_mgmt_readdata[10] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[10]
reconfig_mgmt_readdata[11] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[11]
reconfig_mgmt_readdata[12] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[12]
reconfig_mgmt_readdata[13] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[13]
reconfig_mgmt_readdata[14] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[14]
reconfig_mgmt_readdata[15] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[15]
reconfig_mgmt_readdata[16] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[16]
reconfig_mgmt_readdata[17] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[17]
reconfig_mgmt_readdata[18] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[18]
reconfig_mgmt_readdata[19] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[19]
reconfig_mgmt_readdata[20] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[20]
reconfig_mgmt_readdata[21] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[21]
reconfig_mgmt_readdata[22] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[22]
reconfig_mgmt_readdata[23] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[23]
reconfig_mgmt_readdata[24] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[24]
reconfig_mgmt_readdata[25] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[25]
reconfig_mgmt_readdata[26] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[26]
reconfig_mgmt_readdata[27] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[27]
reconfig_mgmt_readdata[28] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[28]
reconfig_mgmt_readdata[29] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[29]
reconfig_mgmt_readdata[30] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[30]
reconfig_mgmt_readdata[31] <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_readdata[31]
reconfig_mgmt_waitrequest <= tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_waitrequest
reconfig_mgmt_write => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_write
reconfig_mgmt_writedata[0] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[0]
reconfig_mgmt_writedata[1] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[1]
reconfig_mgmt_writedata[2] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[2]
reconfig_mgmt_writedata[3] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[3]
reconfig_mgmt_writedata[4] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[4]
reconfig_mgmt_writedata[5] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[5]
reconfig_mgmt_writedata[6] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[6]
reconfig_mgmt_writedata[7] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[7]
reconfig_mgmt_writedata[8] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[8]
reconfig_mgmt_writedata[9] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[9]
reconfig_mgmt_writedata[10] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[10]
reconfig_mgmt_writedata[11] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[11]
reconfig_mgmt_writedata[12] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[12]
reconfig_mgmt_writedata[13] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[13]
reconfig_mgmt_writedata[14] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[14]
reconfig_mgmt_writedata[15] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[15]
reconfig_mgmt_writedata[16] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[16]
reconfig_mgmt_writedata[17] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[17]
reconfig_mgmt_writedata[18] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[18]
reconfig_mgmt_writedata[19] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[19]
reconfig_mgmt_writedata[20] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[20]
reconfig_mgmt_writedata[21] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[21]
reconfig_mgmt_writedata[22] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[22]
reconfig_mgmt_writedata[23] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[23]
reconfig_mgmt_writedata[24] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[24]
reconfig_mgmt_writedata[25] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[25]
reconfig_mgmt_writedata[26] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[26]
reconfig_mgmt_writedata[27] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[27]
reconfig_mgmt_writedata[28] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[28]
reconfig_mgmt_writedata[29] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[29]
reconfig_mgmt_writedata[30] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[30]
reconfig_mgmt_writedata[31] => tx_reconfig:tx_reconfig_inst0.reconfig_mgmt_writedata[31]
pll_locked <= tx_native:tx_native_inst0.pll_locked[0]


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0
pll_powerdown[0] => altera_xcvr_native_av:tx_native_inst.pll_powerdown[0]
tx_analogreset[0] => altera_xcvr_native_av:tx_native_inst.tx_analogreset[0]
tx_digitalreset[0] => altera_xcvr_native_av:tx_native_inst.tx_digitalreset[0]
tx_pll_refclk[0] => altera_xcvr_native_av:tx_native_inst.tx_pll_refclk[0]
tx_serial_data[0] <= altera_xcvr_native_av:tx_native_inst.tx_serial_data[0]
pll_locked[0] <= altera_xcvr_native_av:tx_native_inst.pll_locked[0]
tx_parallel_data[0] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[0]
tx_parallel_data[1] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[1]
tx_parallel_data[2] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[2]
tx_parallel_data[3] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[3]
tx_parallel_data[4] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[4]
tx_parallel_data[5] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[5]
tx_parallel_data[6] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[6]
tx_parallel_data[7] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[7]
tx_parallel_data[8] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[8]
tx_parallel_data[9] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[9]
tx_parallel_data[10] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[10]
tx_parallel_data[11] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[11]
tx_parallel_data[12] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[12]
tx_parallel_data[13] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[13]
tx_parallel_data[14] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[14]
tx_parallel_data[15] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[15]
tx_parallel_data[16] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[16]
tx_parallel_data[17] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[17]
tx_parallel_data[18] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[18]
tx_parallel_data[19] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[19]
tx_parallel_data[20] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[20]
tx_parallel_data[21] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[21]
tx_parallel_data[22] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[22]
tx_parallel_data[23] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[23]
tx_parallel_data[24] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[24]
tx_parallel_data[25] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[25]
tx_parallel_data[26] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[26]
tx_parallel_data[27] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[27]
tx_parallel_data[28] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[28]
tx_parallel_data[29] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[29]
tx_parallel_data[30] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[30]
tx_parallel_data[31] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[31]
tx_parallel_data[32] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[32]
tx_parallel_data[33] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[33]
tx_parallel_data[34] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[34]
tx_parallel_data[35] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[35]
tx_parallel_data[36] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[36]
tx_parallel_data[37] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[37]
tx_parallel_data[38] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[38]
tx_parallel_data[39] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[39]
tx_parallel_data[40] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[40]
tx_parallel_data[41] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[41]
tx_parallel_data[42] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[42]
tx_parallel_data[43] => altera_xcvr_native_av:tx_native_inst.tx_parallel_data[43]
tx_std_coreclkin[0] => altera_xcvr_native_av:tx_native_inst.tx_std_coreclkin[0]
tx_std_clkout[0] <= altera_xcvr_native_av:tx_native_inst.tx_std_clkout[0]
tx_cal_busy[0] <= altera_xcvr_native_av:tx_native_inst.tx_cal_busy[0]
reconfig_to_xcvr[0] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[0]
reconfig_to_xcvr[1] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[1]
reconfig_to_xcvr[2] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[2]
reconfig_to_xcvr[3] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[3]
reconfig_to_xcvr[4] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[4]
reconfig_to_xcvr[5] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[5]
reconfig_to_xcvr[6] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[6]
reconfig_to_xcvr[7] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[7]
reconfig_to_xcvr[8] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[8]
reconfig_to_xcvr[9] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[9]
reconfig_to_xcvr[10] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[10]
reconfig_to_xcvr[11] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[11]
reconfig_to_xcvr[12] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[12]
reconfig_to_xcvr[13] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[13]
reconfig_to_xcvr[14] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[14]
reconfig_to_xcvr[15] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[15]
reconfig_to_xcvr[16] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[16]
reconfig_to_xcvr[17] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[17]
reconfig_to_xcvr[18] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[18]
reconfig_to_xcvr[19] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[19]
reconfig_to_xcvr[20] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[20]
reconfig_to_xcvr[21] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[21]
reconfig_to_xcvr[22] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[22]
reconfig_to_xcvr[23] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[23]
reconfig_to_xcvr[24] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[24]
reconfig_to_xcvr[25] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[25]
reconfig_to_xcvr[26] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[26]
reconfig_to_xcvr[27] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[27]
reconfig_to_xcvr[28] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[28]
reconfig_to_xcvr[29] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[29]
reconfig_to_xcvr[30] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[30]
reconfig_to_xcvr[31] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[31]
reconfig_to_xcvr[32] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[32]
reconfig_to_xcvr[33] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[33]
reconfig_to_xcvr[34] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[34]
reconfig_to_xcvr[35] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[35]
reconfig_to_xcvr[36] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[36]
reconfig_to_xcvr[37] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[37]
reconfig_to_xcvr[38] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[38]
reconfig_to_xcvr[39] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[39]
reconfig_to_xcvr[40] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[40]
reconfig_to_xcvr[41] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[41]
reconfig_to_xcvr[42] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[42]
reconfig_to_xcvr[43] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[43]
reconfig_to_xcvr[44] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[44]
reconfig_to_xcvr[45] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[45]
reconfig_to_xcvr[46] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[46]
reconfig_to_xcvr[47] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[47]
reconfig_to_xcvr[48] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[48]
reconfig_to_xcvr[49] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[49]
reconfig_to_xcvr[50] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[50]
reconfig_to_xcvr[51] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[51]
reconfig_to_xcvr[52] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[52]
reconfig_to_xcvr[53] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[53]
reconfig_to_xcvr[54] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[54]
reconfig_to_xcvr[55] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[55]
reconfig_to_xcvr[56] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[56]
reconfig_to_xcvr[57] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[57]
reconfig_to_xcvr[58] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[58]
reconfig_to_xcvr[59] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[59]
reconfig_to_xcvr[60] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[60]
reconfig_to_xcvr[61] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[61]
reconfig_to_xcvr[62] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[62]
reconfig_to_xcvr[63] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[63]
reconfig_to_xcvr[64] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[64]
reconfig_to_xcvr[65] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[65]
reconfig_to_xcvr[66] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[66]
reconfig_to_xcvr[67] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[67]
reconfig_to_xcvr[68] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[68]
reconfig_to_xcvr[69] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[69]
reconfig_to_xcvr[70] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[70]
reconfig_to_xcvr[71] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[71]
reconfig_to_xcvr[72] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[72]
reconfig_to_xcvr[73] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[73]
reconfig_to_xcvr[74] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[74]
reconfig_to_xcvr[75] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[75]
reconfig_to_xcvr[76] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[76]
reconfig_to_xcvr[77] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[77]
reconfig_to_xcvr[78] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[78]
reconfig_to_xcvr[79] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[79]
reconfig_to_xcvr[80] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[80]
reconfig_to_xcvr[81] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[81]
reconfig_to_xcvr[82] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[82]
reconfig_to_xcvr[83] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[83]
reconfig_to_xcvr[84] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[84]
reconfig_to_xcvr[85] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[85]
reconfig_to_xcvr[86] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[86]
reconfig_to_xcvr[87] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[87]
reconfig_to_xcvr[88] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[88]
reconfig_to_xcvr[89] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[89]
reconfig_to_xcvr[90] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[90]
reconfig_to_xcvr[91] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[91]
reconfig_to_xcvr[92] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[92]
reconfig_to_xcvr[93] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[93]
reconfig_to_xcvr[94] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[94]
reconfig_to_xcvr[95] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[95]
reconfig_to_xcvr[96] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[96]
reconfig_to_xcvr[97] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[97]
reconfig_to_xcvr[98] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[98]
reconfig_to_xcvr[99] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[99]
reconfig_to_xcvr[100] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[100]
reconfig_to_xcvr[101] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[101]
reconfig_to_xcvr[102] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[102]
reconfig_to_xcvr[103] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[103]
reconfig_to_xcvr[104] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[104]
reconfig_to_xcvr[105] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[105]
reconfig_to_xcvr[106] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[106]
reconfig_to_xcvr[107] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[107]
reconfig_to_xcvr[108] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[108]
reconfig_to_xcvr[109] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[109]
reconfig_to_xcvr[110] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[110]
reconfig_to_xcvr[111] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[111]
reconfig_to_xcvr[112] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[112]
reconfig_to_xcvr[113] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[113]
reconfig_to_xcvr[114] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[114]
reconfig_to_xcvr[115] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[115]
reconfig_to_xcvr[116] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[116]
reconfig_to_xcvr[117] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[117]
reconfig_to_xcvr[118] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[118]
reconfig_to_xcvr[119] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[119]
reconfig_to_xcvr[120] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[120]
reconfig_to_xcvr[121] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[121]
reconfig_to_xcvr[122] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[122]
reconfig_to_xcvr[123] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[123]
reconfig_to_xcvr[124] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[124]
reconfig_to_xcvr[125] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[125]
reconfig_to_xcvr[126] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[126]
reconfig_to_xcvr[127] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[127]
reconfig_to_xcvr[128] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[128]
reconfig_to_xcvr[129] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[129]
reconfig_to_xcvr[130] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[130]
reconfig_to_xcvr[131] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[131]
reconfig_to_xcvr[132] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[132]
reconfig_to_xcvr[133] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[133]
reconfig_to_xcvr[134] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[134]
reconfig_to_xcvr[135] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[135]
reconfig_to_xcvr[136] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[136]
reconfig_to_xcvr[137] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[137]
reconfig_to_xcvr[138] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[138]
reconfig_to_xcvr[139] => altera_xcvr_native_av:tx_native_inst.reconfig_to_xcvr[139]
reconfig_from_xcvr[0] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[0]
reconfig_from_xcvr[1] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[1]
reconfig_from_xcvr[2] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[2]
reconfig_from_xcvr[3] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[3]
reconfig_from_xcvr[4] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[4]
reconfig_from_xcvr[5] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[5]
reconfig_from_xcvr[6] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[6]
reconfig_from_xcvr[7] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[7]
reconfig_from_xcvr[8] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[8]
reconfig_from_xcvr[9] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[9]
reconfig_from_xcvr[10] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[10]
reconfig_from_xcvr[11] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[11]
reconfig_from_xcvr[12] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[12]
reconfig_from_xcvr[13] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[13]
reconfig_from_xcvr[14] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[14]
reconfig_from_xcvr[15] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[15]
reconfig_from_xcvr[16] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[16]
reconfig_from_xcvr[17] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[17]
reconfig_from_xcvr[18] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[18]
reconfig_from_xcvr[19] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[19]
reconfig_from_xcvr[20] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[20]
reconfig_from_xcvr[21] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[21]
reconfig_from_xcvr[22] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[22]
reconfig_from_xcvr[23] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[23]
reconfig_from_xcvr[24] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[24]
reconfig_from_xcvr[25] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[25]
reconfig_from_xcvr[26] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[26]
reconfig_from_xcvr[27] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[27]
reconfig_from_xcvr[28] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[28]
reconfig_from_xcvr[29] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[29]
reconfig_from_xcvr[30] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[30]
reconfig_from_xcvr[31] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[31]
reconfig_from_xcvr[32] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[32]
reconfig_from_xcvr[33] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[33]
reconfig_from_xcvr[34] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[34]
reconfig_from_xcvr[35] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[35]
reconfig_from_xcvr[36] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[36]
reconfig_from_xcvr[37] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[37]
reconfig_from_xcvr[38] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[38]
reconfig_from_xcvr[39] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[39]
reconfig_from_xcvr[40] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[40]
reconfig_from_xcvr[41] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[41]
reconfig_from_xcvr[42] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[42]
reconfig_from_xcvr[43] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[43]
reconfig_from_xcvr[44] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[44]
reconfig_from_xcvr[45] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[45]
reconfig_from_xcvr[46] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[46]
reconfig_from_xcvr[47] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[47]
reconfig_from_xcvr[48] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[48]
reconfig_from_xcvr[49] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[49]
reconfig_from_xcvr[50] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[50]
reconfig_from_xcvr[51] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[51]
reconfig_from_xcvr[52] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[52]
reconfig_from_xcvr[53] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[53]
reconfig_from_xcvr[54] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[54]
reconfig_from_xcvr[55] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[55]
reconfig_from_xcvr[56] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[56]
reconfig_from_xcvr[57] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[57]
reconfig_from_xcvr[58] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[58]
reconfig_from_xcvr[59] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[59]
reconfig_from_xcvr[60] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[60]
reconfig_from_xcvr[61] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[61]
reconfig_from_xcvr[62] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[62]
reconfig_from_xcvr[63] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[63]
reconfig_from_xcvr[64] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[64]
reconfig_from_xcvr[65] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[65]
reconfig_from_xcvr[66] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[66]
reconfig_from_xcvr[67] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[67]
reconfig_from_xcvr[68] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[68]
reconfig_from_xcvr[69] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[69]
reconfig_from_xcvr[70] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[70]
reconfig_from_xcvr[71] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[71]
reconfig_from_xcvr[72] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[72]
reconfig_from_xcvr[73] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[73]
reconfig_from_xcvr[74] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[74]
reconfig_from_xcvr[75] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[75]
reconfig_from_xcvr[76] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[76]
reconfig_from_xcvr[77] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[77]
reconfig_from_xcvr[78] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[78]
reconfig_from_xcvr[79] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[79]
reconfig_from_xcvr[80] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[80]
reconfig_from_xcvr[81] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[81]
reconfig_from_xcvr[82] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[82]
reconfig_from_xcvr[83] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[83]
reconfig_from_xcvr[84] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[84]
reconfig_from_xcvr[85] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[85]
reconfig_from_xcvr[86] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[86]
reconfig_from_xcvr[87] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[87]
reconfig_from_xcvr[88] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[88]
reconfig_from_xcvr[89] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[89]
reconfig_from_xcvr[90] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[90]
reconfig_from_xcvr[91] <= altera_xcvr_native_av:tx_native_inst.reconfig_from_xcvr[91]


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst
tx_analogreset[0] => _.IN1
pll_powerdown[0] => pll_powerdown[0].IN1
tx_digitalreset[0] => _.IN1
rx_analogreset[0] => _.IN1
rx_analogreset[0] => _.IN1
rx_digitalreset[0] => _.IN1
reconfig_to_xcvr[0] => reconfig_to_xcvr[0].IN1
reconfig_to_xcvr[1] => reconfig_to_xcvr[1].IN1
reconfig_to_xcvr[2] => reconfig_to_xcvr[2].IN1
reconfig_to_xcvr[3] => reconfig_to_xcvr[3].IN1
reconfig_to_xcvr[4] => reconfig_to_xcvr[4].IN1
reconfig_to_xcvr[5] => reconfig_to_xcvr[5].IN1
reconfig_to_xcvr[6] => reconfig_to_xcvr[6].IN1
reconfig_to_xcvr[7] => reconfig_to_xcvr[7].IN1
reconfig_to_xcvr[8] => reconfig_to_xcvr[8].IN1
reconfig_to_xcvr[9] => reconfig_to_xcvr[9].IN1
reconfig_to_xcvr[10] => reconfig_to_xcvr[10].IN1
reconfig_to_xcvr[11] => reconfig_to_xcvr[11].IN1
reconfig_to_xcvr[12] => reconfig_to_xcvr[12].IN1
reconfig_to_xcvr[13] => reconfig_to_xcvr[13].IN1
reconfig_to_xcvr[14] => reconfig_to_xcvr[14].IN1
reconfig_to_xcvr[15] => reconfig_to_xcvr[15].IN1
reconfig_to_xcvr[16] => reconfig_to_xcvr[16].IN1
reconfig_to_xcvr[17] => reconfig_to_xcvr[17].IN1
reconfig_to_xcvr[18] => reconfig_to_xcvr[18].IN1
reconfig_to_xcvr[19] => reconfig_to_xcvr[19].IN1
reconfig_to_xcvr[20] => reconfig_to_xcvr[20].IN1
reconfig_to_xcvr[21] => reconfig_to_xcvr[21].IN1
reconfig_to_xcvr[22] => reconfig_to_xcvr[22].IN1
reconfig_to_xcvr[23] => reconfig_to_xcvr[23].IN1
reconfig_to_xcvr[24] => reconfig_to_xcvr[24].IN1
reconfig_to_xcvr[25] => reconfig_to_xcvr[25].IN1
reconfig_to_xcvr[26] => reconfig_to_xcvr[26].IN1
reconfig_to_xcvr[27] => reconfig_to_xcvr[27].IN1
reconfig_to_xcvr[28] => reconfig_to_xcvr[28].IN1
reconfig_to_xcvr[29] => reconfig_to_xcvr[29].IN1
reconfig_to_xcvr[30] => reconfig_to_xcvr[30].IN1
reconfig_to_xcvr[31] => reconfig_to_xcvr[31].IN1
reconfig_to_xcvr[32] => reconfig_to_xcvr[32].IN1
reconfig_to_xcvr[33] => reconfig_to_xcvr[33].IN1
reconfig_to_xcvr[34] => reconfig_to_xcvr[34].IN1
reconfig_to_xcvr[35] => reconfig_to_xcvr[35].IN1
reconfig_to_xcvr[36] => reconfig_to_xcvr[36].IN1
reconfig_to_xcvr[37] => reconfig_to_xcvr[37].IN1
reconfig_to_xcvr[38] => reconfig_to_xcvr[38].IN1
reconfig_to_xcvr[39] => reconfig_to_xcvr[39].IN1
reconfig_to_xcvr[40] => reconfig_to_xcvr[40].IN1
reconfig_to_xcvr[41] => reconfig_to_xcvr[41].IN1
reconfig_to_xcvr[42] => reconfig_to_xcvr[42].IN1
reconfig_to_xcvr[43] => reconfig_to_xcvr[43].IN1
reconfig_to_xcvr[44] => reconfig_to_xcvr[44].IN1
reconfig_to_xcvr[45] => reconfig_to_xcvr[45].IN1
reconfig_to_xcvr[46] => reconfig_to_xcvr[46].IN1
reconfig_to_xcvr[47] => reconfig_to_xcvr[47].IN1
reconfig_to_xcvr[48] => reconfig_to_xcvr[48].IN1
reconfig_to_xcvr[49] => reconfig_to_xcvr[49].IN1
reconfig_to_xcvr[50] => reconfig_to_xcvr[50].IN1
reconfig_to_xcvr[51] => reconfig_to_xcvr[51].IN1
reconfig_to_xcvr[52] => reconfig_to_xcvr[52].IN1
reconfig_to_xcvr[53] => reconfig_to_xcvr[53].IN1
reconfig_to_xcvr[54] => reconfig_to_xcvr[54].IN1
reconfig_to_xcvr[55] => reconfig_to_xcvr[55].IN1
reconfig_to_xcvr[56] => reconfig_to_xcvr[56].IN1
reconfig_to_xcvr[57] => reconfig_to_xcvr[57].IN1
reconfig_to_xcvr[58] => reconfig_to_xcvr[58].IN1
reconfig_to_xcvr[59] => reconfig_to_xcvr[59].IN1
reconfig_to_xcvr[60] => reconfig_to_xcvr[60].IN1
reconfig_to_xcvr[61] => reconfig_to_xcvr[61].IN1
reconfig_to_xcvr[62] => reconfig_to_xcvr[62].IN1
reconfig_to_xcvr[63] => reconfig_to_xcvr[63].IN1
reconfig_to_xcvr[64] => reconfig_to_xcvr[64].IN1
reconfig_to_xcvr[65] => reconfig_to_xcvr[65].IN1
reconfig_to_xcvr[66] => reconfig_to_xcvr[66].IN1
reconfig_to_xcvr[67] => reconfig_to_xcvr[67].IN1
reconfig_to_xcvr[68] => reconfig_to_xcvr[68].IN1
reconfig_to_xcvr[69] => reconfig_to_xcvr[69].IN1
reconfig_to_xcvr[70] => reconfig_to_xcvr[70].IN1
reconfig_to_xcvr[71] => reconfig_to_xcvr[71].IN1
reconfig_to_xcvr[72] => reconfig_to_xcvr[72].IN1
reconfig_to_xcvr[73] => reconfig_to_xcvr[73].IN1
reconfig_to_xcvr[74] => reconfig_to_xcvr[74].IN1
reconfig_to_xcvr[75] => reconfig_to_xcvr[75].IN1
reconfig_to_xcvr[76] => reconfig_to_xcvr[76].IN1
reconfig_to_xcvr[77] => reconfig_to_xcvr[77].IN1
reconfig_to_xcvr[78] => reconfig_to_xcvr[78].IN1
reconfig_to_xcvr[79] => reconfig_to_xcvr[79].IN1
reconfig_to_xcvr[80] => reconfig_to_xcvr[80].IN1
reconfig_to_xcvr[81] => reconfig_to_xcvr[81].IN1
reconfig_to_xcvr[82] => reconfig_to_xcvr[82].IN1
reconfig_to_xcvr[83] => reconfig_to_xcvr[83].IN1
reconfig_to_xcvr[84] => reconfig_to_xcvr[84].IN1
reconfig_to_xcvr[85] => reconfig_to_xcvr[85].IN1
reconfig_to_xcvr[86] => reconfig_to_xcvr[86].IN1
reconfig_to_xcvr[87] => reconfig_to_xcvr[87].IN1
reconfig_to_xcvr[88] => reconfig_to_xcvr[88].IN1
reconfig_to_xcvr[89] => reconfig_to_xcvr[89].IN1
reconfig_to_xcvr[90] => reconfig_to_xcvr[90].IN1
reconfig_to_xcvr[91] => reconfig_to_xcvr[91].IN1
reconfig_to_xcvr[92] => reconfig_to_xcvr[92].IN1
reconfig_to_xcvr[93] => reconfig_to_xcvr[93].IN1
reconfig_to_xcvr[94] => reconfig_to_xcvr[94].IN1
reconfig_to_xcvr[95] => reconfig_to_xcvr[95].IN1
reconfig_to_xcvr[96] => reconfig_to_xcvr[96].IN1
reconfig_to_xcvr[97] => reconfig_to_xcvr[97].IN1
reconfig_to_xcvr[98] => reconfig_to_xcvr[98].IN1
reconfig_to_xcvr[99] => reconfig_to_xcvr[99].IN1
reconfig_to_xcvr[100] => reconfig_to_xcvr[100].IN1
reconfig_to_xcvr[101] => reconfig_to_xcvr[101].IN1
reconfig_to_xcvr[102] => reconfig_to_xcvr[102].IN1
reconfig_to_xcvr[103] => reconfig_to_xcvr[103].IN1
reconfig_to_xcvr[104] => reconfig_to_xcvr[104].IN1
reconfig_to_xcvr[105] => reconfig_to_xcvr[105].IN1
reconfig_to_xcvr[106] => reconfig_to_xcvr[106].IN1
reconfig_to_xcvr[107] => reconfig_to_xcvr[107].IN1
reconfig_to_xcvr[108] => reconfig_to_xcvr[108].IN1
reconfig_to_xcvr[109] => reconfig_to_xcvr[109].IN1
reconfig_to_xcvr[110] => reconfig_to_xcvr[110].IN1
reconfig_to_xcvr[111] => reconfig_to_xcvr[111].IN1
reconfig_to_xcvr[112] => reconfig_to_xcvr[112].IN1
reconfig_to_xcvr[113] => reconfig_to_xcvr[113].IN1
reconfig_to_xcvr[114] => reconfig_to_xcvr[114].IN1
reconfig_to_xcvr[115] => reconfig_to_xcvr[115].IN1
reconfig_to_xcvr[116] => reconfig_to_xcvr[116].IN1
reconfig_to_xcvr[117] => reconfig_to_xcvr[117].IN1
reconfig_to_xcvr[118] => reconfig_to_xcvr[118].IN1
reconfig_to_xcvr[119] => reconfig_to_xcvr[119].IN1
reconfig_to_xcvr[120] => reconfig_to_xcvr[120].IN1
reconfig_to_xcvr[121] => reconfig_to_xcvr[121].IN1
reconfig_to_xcvr[122] => reconfig_to_xcvr[122].IN1
reconfig_to_xcvr[123] => reconfig_to_xcvr[123].IN1
reconfig_to_xcvr[124] => reconfig_to_xcvr[124].IN1
reconfig_to_xcvr[125] => reconfig_to_xcvr[125].IN1
reconfig_to_xcvr[126] => reconfig_to_xcvr[126].IN1
reconfig_to_xcvr[127] => reconfig_to_xcvr[127].IN1
reconfig_to_xcvr[128] => reconfig_to_xcvr[128].IN1
reconfig_to_xcvr[129] => reconfig_to_xcvr[129].IN1
reconfig_to_xcvr[130] => reconfig_to_xcvr[130].IN1
reconfig_to_xcvr[131] => reconfig_to_xcvr[131].IN1
reconfig_to_xcvr[132] => reconfig_to_xcvr[132].IN1
reconfig_to_xcvr[133] => reconfig_to_xcvr[133].IN1
reconfig_to_xcvr[134] => reconfig_to_xcvr[134].IN1
reconfig_to_xcvr[135] => reconfig_to_xcvr[135].IN1
reconfig_to_xcvr[136] => reconfig_to_xcvr[136].IN1
reconfig_to_xcvr[137] => reconfig_to_xcvr[137].IN1
reconfig_to_xcvr[138] => reconfig_to_xcvr[138].IN1
reconfig_to_xcvr[139] => reconfig_to_xcvr[139].IN1
reconfig_from_xcvr[0] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[1] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[2] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[3] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[4] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[5] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[6] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[7] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[8] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[9] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[10] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[11] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[12] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[13] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[14] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[15] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[16] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[17] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[18] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[19] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[20] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[21] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[22] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[23] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[24] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[25] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[26] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[27] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[28] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[29] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[30] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[31] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[32] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[33] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[34] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[35] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[36] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[37] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[38] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[39] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[40] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[41] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[42] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[43] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[44] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[45] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[46] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[47] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[48] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[49] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[50] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[51] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[52] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[53] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[54] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[55] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[56] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[57] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[58] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[59] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[60] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[61] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[62] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[63] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[64] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[65] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[66] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[67] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[68] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[69] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[70] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[71] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[72] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[73] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[74] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[75] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[76] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[77] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[78] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[79] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[80] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[81] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[82] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[83] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[84] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[85] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[86] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[87] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[88] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[89] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[90] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
reconfig_from_xcvr[91] <= sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst.rcfg_reconfig_from_xcvr
tx_cal_busy[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.tx_cal_busy
rx_cal_busy[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_cal_busy
tx_pll_refclk[0] => tx_pll_refclk[0].IN1
rx_cdr_refclk[0] => rx_cdr_refclk[0].IN1
ext_pll_clk[0] => ~NO_FANOUT~
rx_serial_data[0] => rx_serial_data[0].IN1
tx_serial_data[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.tx_dataout
rx_seriallpbken[0] => rx_seriallpbken[0].IN1
rx_set_locktodata[0] => rx_set_locktodata[0].IN1
rx_set_locktoref[0] => rx_set_locktoref[0].IN1
rx_is_lockedtoref[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_is_lockedtoref
rx_is_lockedtodata[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_is_lockedtodata
rx_signaldetect[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_sd
pll_locked[0] <= av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls.locked
tx_pma_parallel_data[0] => tx_pma_parallel_data[0].IN1
tx_pma_parallel_data[1] => tx_pma_parallel_data[1].IN1
tx_pma_parallel_data[2] => tx_pma_parallel_data[2].IN1
tx_pma_parallel_data[3] => tx_pma_parallel_data[3].IN1
tx_pma_parallel_data[4] => tx_pma_parallel_data[4].IN1
tx_pma_parallel_data[5] => tx_pma_parallel_data[5].IN1
tx_pma_parallel_data[6] => tx_pma_parallel_data[6].IN1
tx_pma_parallel_data[7] => tx_pma_parallel_data[7].IN1
tx_pma_parallel_data[8] => tx_pma_parallel_data[8].IN1
tx_pma_parallel_data[9] => tx_pma_parallel_data[9].IN1
tx_pma_parallel_data[10] => tx_pma_parallel_data[10].IN1
tx_pma_parallel_data[11] => tx_pma_parallel_data[11].IN1
tx_pma_parallel_data[12] => tx_pma_parallel_data[12].IN1
tx_pma_parallel_data[13] => tx_pma_parallel_data[13].IN1
tx_pma_parallel_data[14] => tx_pma_parallel_data[14].IN1
tx_pma_parallel_data[15] => tx_pma_parallel_data[15].IN1
tx_pma_parallel_data[16] => tx_pma_parallel_data[16].IN1
tx_pma_parallel_data[17] => tx_pma_parallel_data[17].IN1
tx_pma_parallel_data[18] => tx_pma_parallel_data[18].IN1
tx_pma_parallel_data[19] => tx_pma_parallel_data[19].IN1
tx_pma_parallel_data[20] => tx_pma_parallel_data[20].IN1
tx_pma_parallel_data[21] => tx_pma_parallel_data[21].IN1
tx_pma_parallel_data[22] => tx_pma_parallel_data[22].IN1
tx_pma_parallel_data[23] => tx_pma_parallel_data[23].IN1
tx_pma_parallel_data[24] => tx_pma_parallel_data[24].IN1
tx_pma_parallel_data[25] => tx_pma_parallel_data[25].IN1
tx_pma_parallel_data[26] => tx_pma_parallel_data[26].IN1
tx_pma_parallel_data[27] => tx_pma_parallel_data[27].IN1
tx_pma_parallel_data[28] => tx_pma_parallel_data[28].IN1
tx_pma_parallel_data[29] => tx_pma_parallel_data[29].IN1
tx_pma_parallel_data[30] => tx_pma_parallel_data[30].IN1
tx_pma_parallel_data[31] => tx_pma_parallel_data[31].IN1
tx_pma_parallel_data[32] => tx_pma_parallel_data[32].IN1
tx_pma_parallel_data[33] => tx_pma_parallel_data[33].IN1
tx_pma_parallel_data[34] => tx_pma_parallel_data[34].IN1
tx_pma_parallel_data[35] => tx_pma_parallel_data[35].IN1
tx_pma_parallel_data[36] => tx_pma_parallel_data[36].IN1
tx_pma_parallel_data[37] => tx_pma_parallel_data[37].IN1
tx_pma_parallel_data[38] => tx_pma_parallel_data[38].IN1
tx_pma_parallel_data[39] => tx_pma_parallel_data[39].IN1
tx_pma_parallel_data[40] => tx_pma_parallel_data[40].IN1
tx_pma_parallel_data[41] => tx_pma_parallel_data[41].IN1
tx_pma_parallel_data[42] => tx_pma_parallel_data[42].IN1
tx_pma_parallel_data[43] => tx_pma_parallel_data[43].IN1
tx_pma_parallel_data[44] => tx_pma_parallel_data[44].IN1
tx_pma_parallel_data[45] => tx_pma_parallel_data[45].IN1
tx_pma_parallel_data[46] => tx_pma_parallel_data[46].IN1
tx_pma_parallel_data[47] => tx_pma_parallel_data[47].IN1
tx_pma_parallel_data[48] => tx_pma_parallel_data[48].IN1
tx_pma_parallel_data[49] => tx_pma_parallel_data[49].IN1
tx_pma_parallel_data[50] => tx_pma_parallel_data[50].IN1
tx_pma_parallel_data[51] => tx_pma_parallel_data[51].IN1
tx_pma_parallel_data[52] => tx_pma_parallel_data[52].IN1
tx_pma_parallel_data[53] => tx_pma_parallel_data[53].IN1
tx_pma_parallel_data[54] => tx_pma_parallel_data[54].IN1
tx_pma_parallel_data[55] => tx_pma_parallel_data[55].IN1
tx_pma_parallel_data[56] => tx_pma_parallel_data[56].IN1
tx_pma_parallel_data[57] => tx_pma_parallel_data[57].IN1
tx_pma_parallel_data[58] => tx_pma_parallel_data[58].IN1
tx_pma_parallel_data[59] => tx_pma_parallel_data[59].IN1
tx_pma_parallel_data[60] => tx_pma_parallel_data[60].IN1
tx_pma_parallel_data[61] => tx_pma_parallel_data[61].IN1
tx_pma_parallel_data[62] => tx_pma_parallel_data[62].IN1
tx_pma_parallel_data[63] => tx_pma_parallel_data[63].IN1
tx_pma_parallel_data[64] => tx_pma_parallel_data[64].IN1
tx_pma_parallel_data[65] => tx_pma_parallel_data[65].IN1
tx_pma_parallel_data[66] => tx_pma_parallel_data[66].IN1
tx_pma_parallel_data[67] => tx_pma_parallel_data[67].IN1
tx_pma_parallel_data[68] => tx_pma_parallel_data[68].IN1
tx_pma_parallel_data[69] => tx_pma_parallel_data[69].IN1
tx_pma_parallel_data[70] => tx_pma_parallel_data[70].IN1
tx_pma_parallel_data[71] => tx_pma_parallel_data[71].IN1
tx_pma_parallel_data[72] => tx_pma_parallel_data[72].IN1
tx_pma_parallel_data[73] => tx_pma_parallel_data[73].IN1
tx_pma_parallel_data[74] => tx_pma_parallel_data[74].IN1
tx_pma_parallel_data[75] => tx_pma_parallel_data[75].IN1
tx_pma_parallel_data[76] => tx_pma_parallel_data[76].IN1
tx_pma_parallel_data[77] => tx_pma_parallel_data[77].IN1
tx_pma_parallel_data[78] => tx_pma_parallel_data[78].IN1
tx_pma_parallel_data[79] => tx_pma_parallel_data[79].IN1
rx_pma_parallel_data[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[1] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[2] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[3] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[4] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[5] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[6] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[7] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[8] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[9] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[10] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[11] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[12] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[13] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[14] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[15] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[16] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[17] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[18] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[19] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[20] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[21] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[22] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[23] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[24] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[25] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[26] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[27] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[28] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[29] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[30] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[31] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[32] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[33] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[34] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[35] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[36] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[37] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[38] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[39] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[40] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[41] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[42] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[43] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[44] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[45] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[46] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[47] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[48] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[49] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[50] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[51] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[52] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[53] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[54] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[55] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[56] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[57] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[58] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[59] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[60] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[61] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[62] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[63] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[64] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[65] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[66] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[67] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[68] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[69] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[70] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[71] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[72] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[73] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[74] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[75] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[76] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[77] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[78] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
rx_pma_parallel_data[79] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_dataout
tx_pma_clkout[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.tx_clkdivtx
rx_pma_clkout[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.rx_clkdivrx
rx_clkslip[0] => rx_clkslip[0].IN1
rx_clklow[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_clklow
rx_fref[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_fref
tx_parallel_data[0] => tx_parallel_data[0].IN1
tx_parallel_data[1] => tx_parallel_data[1].IN1
tx_parallel_data[2] => tx_parallel_data[2].IN1
tx_parallel_data[3] => tx_parallel_data[3].IN1
tx_parallel_data[4] => tx_parallel_data[4].IN1
tx_parallel_data[5] => tx_parallel_data[5].IN1
tx_parallel_data[6] => tx_parallel_data[6].IN1
tx_parallel_data[7] => tx_parallel_data[7].IN1
tx_parallel_data[8] => tx_parallel_data[8].IN1
tx_parallel_data[9] => tx_parallel_data[9].IN1
tx_parallel_data[10] => tx_parallel_data[10].IN1
tx_parallel_data[11] => tx_parallel_data[11].IN1
tx_parallel_data[12] => tx_parallel_data[12].IN1
tx_parallel_data[13] => tx_parallel_data[13].IN1
tx_parallel_data[14] => tx_parallel_data[14].IN1
tx_parallel_data[15] => tx_parallel_data[15].IN1
tx_parallel_data[16] => tx_parallel_data[16].IN1
tx_parallel_data[17] => tx_parallel_data[17].IN1
tx_parallel_data[18] => tx_parallel_data[18].IN1
tx_parallel_data[19] => tx_parallel_data[19].IN1
tx_parallel_data[20] => tx_parallel_data[20].IN1
tx_parallel_data[21] => tx_parallel_data[21].IN1
tx_parallel_data[22] => tx_parallel_data[22].IN1
tx_parallel_data[23] => tx_parallel_data[23].IN1
tx_parallel_data[24] => tx_parallel_data[24].IN1
tx_parallel_data[25] => tx_parallel_data[25].IN1
tx_parallel_data[26] => tx_parallel_data[26].IN1
tx_parallel_data[27] => tx_parallel_data[27].IN1
tx_parallel_data[28] => tx_parallel_data[28].IN1
tx_parallel_data[29] => tx_parallel_data[29].IN1
tx_parallel_data[30] => tx_parallel_data[30].IN1
tx_parallel_data[31] => tx_parallel_data[31].IN1
tx_parallel_data[32] => tx_parallel_data[32].IN1
tx_parallel_data[33] => tx_parallel_data[33].IN1
tx_parallel_data[34] => tx_parallel_data[34].IN1
tx_parallel_data[35] => tx_parallel_data[35].IN1
tx_parallel_data[36] => tx_parallel_data[36].IN1
tx_parallel_data[37] => tx_parallel_data[37].IN1
tx_parallel_data[38] => tx_parallel_data[38].IN1
tx_parallel_data[39] => tx_parallel_data[39].IN1
tx_parallel_data[40] => tx_parallel_data[40].IN1
tx_parallel_data[41] => tx_parallel_data[41].IN1
tx_parallel_data[42] => tx_parallel_data[42].IN1
tx_parallel_data[43] => tx_parallel_data[43].IN1
rx_parallel_data[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[1] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[2] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[3] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[4] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[5] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[6] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[7] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[8] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[9] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[10] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[11] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[12] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[13] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[14] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[15] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[16] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[17] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[18] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[19] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[20] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[21] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[22] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[23] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[24] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[25] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[26] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[27] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[28] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[29] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[30] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[31] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[32] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[33] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[34] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[35] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[36] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[37] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[38] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[39] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[40] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[41] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[42] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[43] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[44] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[45] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[46] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[47] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[48] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[49] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[50] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[51] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[52] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[53] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[54] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[55] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[56] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[57] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[58] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[59] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[60] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[61] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[62] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[63] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_rx_data
tx_std_elecidle[0] => tx_std_elecidle[0].IN1
tx_std_coreclkin[0] => tx_std_coreclkin[0].IN1
rx_std_coreclkin[0] => rx_std_coreclkin[0].IN1
tx_std_clkout[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_tx_clk_out
rx_std_clkout[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_rx_clk_out
tx_std_pcfifo_full[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_full_tx
tx_std_pcfifo_empty[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_empty_tx
rx_std_pcfifo_full[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_full_rx
rx_std_pcfifo_empty[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_empty_rx
rx_std_byteorder_ena[0] => rx_std_byteorder_ena[0].IN1
rx_std_byteorder_flag[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_byteord_flag
rx_std_bitrev_ena[0] => rx_std_bitrev_ena[0].IN1
rx_std_byterev_ena[0] => rx_std_byterev_ena[0].IN1
tx_std_polinv[0] => tx_std_polinv[0].IN1
rx_std_polinv[0] => rx_std_polinv[0].IN1
tx_std_bitslipboundarysel[0] => tx_std_bitslipboundarysel[0].IN1
tx_std_bitslipboundarysel[1] => tx_std_bitslipboundarysel[1].IN1
tx_std_bitslipboundarysel[2] => tx_std_bitslipboundarysel[2].IN1
tx_std_bitslipboundarysel[3] => tx_std_bitslipboundarysel[3].IN1
tx_std_bitslipboundarysel[4] => tx_std_bitslipboundarysel[4].IN1
rx_std_bitslipboundarysel[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[1] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[2] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[3] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[4] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslip[0] => rx_std_bitslip[0].IN1
rx_std_wa_patternalign[0] => rx_std_wa_patternalign[0].IN1
rx_std_wa_a1a2size[0] => rx_std_wa_a1a2size[0].IN1
rx_std_rmfifo_full[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_full_rmf
rx_std_rmfifo_empty[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_empty_rmf
rx_std_runlength_err[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_rlv_lt
rx_std_signaldetect[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_signal_detect_out
rx_std_prbs_err[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_bisterr
rx_std_prbs_done[0] <= av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst.out_pld_8g_bistdone


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls
refclk[0] => pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux.I_REFIQCLK0
rst[0] => pll[0].pll.cmu_pll.tx_pll.I_RSTN
fbclk[0] => ~NO_FANOUT~
outclk[0] <= pll[0].pll.cmu_pll.tx_pll.O_CLKCDR
locked[0] <= locked[0].DB_MAX_OUTPUT_PORT_TYPE
fboutclk[0] <= <GND>
hclk[0] <= pll[0].pll.cmu_pll.tx_pll.O_TXPLLHCLK
cpulse_master <= <GND>
hclk_master <= <GND>
lfclk_master <= <GND>
pclk_master[0] <= <GND>
pclk_master[1] <= <GND>
pclk_master[2] <= <GND>
reconfig_to_xcvr[0] => reconfig_to_xcvr[0].IN1
reconfig_to_xcvr[1] => reconfig_to_xcvr[1].IN1
reconfig_to_xcvr[2] => reconfig_to_xcvr[2].IN1
reconfig_to_xcvr[3] => reconfig_to_xcvr[3].IN1
reconfig_to_xcvr[4] => reconfig_to_xcvr[4].IN1
reconfig_to_xcvr[5] => reconfig_to_xcvr[5].IN1
reconfig_to_xcvr[6] => reconfig_to_xcvr[6].IN1
reconfig_to_xcvr[7] => reconfig_to_xcvr[7].IN1
reconfig_to_xcvr[8] => reconfig_to_xcvr[8].IN1
reconfig_to_xcvr[9] => reconfig_to_xcvr[9].IN1
reconfig_to_xcvr[10] => reconfig_to_xcvr[10].IN1
reconfig_to_xcvr[11] => reconfig_to_xcvr[11].IN1
reconfig_to_xcvr[12] => reconfig_to_xcvr[12].IN1
reconfig_to_xcvr[13] => reconfig_to_xcvr[13].IN1
reconfig_to_xcvr[14] => reconfig_to_xcvr[14].IN1
reconfig_to_xcvr[15] => reconfig_to_xcvr[15].IN1
reconfig_to_xcvr[16] => reconfig_to_xcvr[16].IN1
reconfig_to_xcvr[17] => reconfig_to_xcvr[17].IN1
reconfig_to_xcvr[18] => reconfig_to_xcvr[18].IN1
reconfig_to_xcvr[19] => reconfig_to_xcvr[19].IN1
reconfig_to_xcvr[20] => reconfig_to_xcvr[20].IN1
reconfig_to_xcvr[21] => reconfig_to_xcvr[21].IN1
reconfig_to_xcvr[22] => reconfig_to_xcvr[22].IN1
reconfig_to_xcvr[23] => reconfig_to_xcvr[23].IN1
reconfig_to_xcvr[24] => reconfig_to_xcvr[24].IN1
reconfig_to_xcvr[25] => reconfig_to_xcvr[25].IN1
reconfig_to_xcvr[26] => reconfig_to_xcvr[26].IN1
reconfig_to_xcvr[27] => reconfig_to_xcvr[27].IN1
reconfig_to_xcvr[28] => reconfig_to_xcvr[28].IN1
reconfig_to_xcvr[29] => reconfig_to_xcvr[29].IN1
reconfig_to_xcvr[30] => reconfig_to_xcvr[30].IN1
reconfig_to_xcvr[31] => reconfig_to_xcvr[31].IN1
reconfig_to_xcvr[32] => reconfig_to_xcvr[32].IN1
reconfig_to_xcvr[33] => reconfig_to_xcvr[33].IN1
reconfig_to_xcvr[34] => reconfig_to_xcvr[34].IN1
reconfig_to_xcvr[35] => reconfig_to_xcvr[35].IN1
reconfig_to_xcvr[36] => reconfig_to_xcvr[36].IN1
reconfig_to_xcvr[37] => reconfig_to_xcvr[37].IN1
reconfig_to_xcvr[38] => reconfig_to_xcvr[38].IN1
reconfig_to_xcvr[39] => reconfig_to_xcvr[39].IN1
reconfig_to_xcvr[40] => reconfig_to_xcvr[40].IN1
reconfig_to_xcvr[41] => reconfig_to_xcvr[41].IN1
reconfig_to_xcvr[42] => reconfig_to_xcvr[42].IN1
reconfig_to_xcvr[43] => reconfig_to_xcvr[43].IN1
reconfig_to_xcvr[44] => reconfig_to_xcvr[44].IN1
reconfig_to_xcvr[45] => reconfig_to_xcvr[45].IN1
reconfig_to_xcvr[46] => reconfig_to_xcvr[46].IN1
reconfig_to_xcvr[47] => reconfig_to_xcvr[47].IN1
reconfig_to_xcvr[48] => reconfig_to_xcvr[48].IN1
reconfig_to_xcvr[49] => reconfig_to_xcvr[49].IN1
reconfig_to_xcvr[50] => reconfig_to_xcvr[50].IN1
reconfig_to_xcvr[51] => reconfig_to_xcvr[51].IN1
reconfig_to_xcvr[52] => reconfig_to_xcvr[52].IN1
reconfig_to_xcvr[53] => reconfig_to_xcvr[53].IN1
reconfig_to_xcvr[54] => reconfig_to_xcvr[54].IN1
reconfig_to_xcvr[55] => reconfig_to_xcvr[55].IN1
reconfig_to_xcvr[56] => reconfig_to_xcvr[56].IN1
reconfig_to_xcvr[57] => reconfig_to_xcvr[57].IN1
reconfig_to_xcvr[58] => reconfig_to_xcvr[58].IN1
reconfig_to_xcvr[59] => reconfig_to_xcvr[59].IN1
reconfig_to_xcvr[60] => reconfig_to_xcvr[60].IN1
reconfig_to_xcvr[61] => reconfig_to_xcvr[61].IN1
reconfig_to_xcvr[62] => reconfig_to_xcvr[62].IN1
reconfig_to_xcvr[63] => reconfig_to_xcvr[63].IN1
reconfig_to_xcvr[64] => reconfig_to_xcvr[64].IN1
reconfig_to_xcvr[65] => reconfig_to_xcvr[65].IN1
reconfig_to_xcvr[66] => reconfig_to_xcvr[66].IN1
reconfig_to_xcvr[67] => reconfig_to_xcvr[67].IN1
reconfig_to_xcvr[68] => reconfig_to_xcvr[68].IN1
reconfig_to_xcvr[69] => reconfig_to_xcvr[69].IN1
reconfig_from_xcvr[0] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[1] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[2] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[3] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[4] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[5] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[6] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[7] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[8] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[9] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[10] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[11] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[12] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[13] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[14] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[15] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[16] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[17] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[18] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[19] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[20] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[21] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[22] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[23] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[24] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[25] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[26] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[27] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[28] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[29] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[30] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[31] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[32] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[33] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[34] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[35] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[36] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[37] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[38] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[39] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[40] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[41] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[42] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[43] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[44] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[45] <= av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst
reconfig_to_xcvr[0] => native_reconfig_clk[0].DATAIN
reconfig_to_xcvr[1] => native_reconfig_reset[0].DATAIN
reconfig_to_xcvr[2] => native_reconfig_writedata[0].DATAIN
reconfig_to_xcvr[3] => native_reconfig_writedata[1].DATAIN
reconfig_to_xcvr[4] => native_reconfig_writedata[2].DATAIN
reconfig_to_xcvr[5] => native_reconfig_writedata[3].DATAIN
reconfig_to_xcvr[6] => native_reconfig_writedata[4].DATAIN
reconfig_to_xcvr[7] => native_reconfig_writedata[5].DATAIN
reconfig_to_xcvr[8] => native_reconfig_writedata[6].DATAIN
reconfig_to_xcvr[9] => native_reconfig_writedata[7].DATAIN
reconfig_to_xcvr[10] => native_reconfig_writedata[8].DATAIN
reconfig_to_xcvr[11] => native_reconfig_writedata[9].DATAIN
reconfig_to_xcvr[12] => native_reconfig_writedata[10].DATAIN
reconfig_to_xcvr[13] => native_reconfig_writedata[11].DATAIN
reconfig_to_xcvr[14] => native_reconfig_writedata[12].DATAIN
reconfig_to_xcvr[15] => native_reconfig_writedata[13].DATAIN
reconfig_to_xcvr[16] => native_reconfig_writedata[14].DATAIN
reconfig_to_xcvr[17] => native_reconfig_writedata[15].DATAIN
reconfig_to_xcvr[18] => native_reconfig_write[0].DATAIN
reconfig_to_xcvr[19] => native_reconfig_read[0].DATAIN
reconfig_to_xcvr[20] => native_reconfig_address[0].DATAIN
reconfig_to_xcvr[21] => native_reconfig_address[1].DATAIN
reconfig_to_xcvr[22] => native_reconfig_address[2].DATAIN
reconfig_to_xcvr[23] => native_reconfig_address[3].DATAIN
reconfig_to_xcvr[24] => native_reconfig_address[4].DATAIN
reconfig_to_xcvr[25] => native_reconfig_address[5].DATAIN
reconfig_to_xcvr[26] => native_reconfig_address[6].DATAIN
reconfig_to_xcvr[27] => native_reconfig_address[7].DATAIN
reconfig_to_xcvr[28] => native_reconfig_address[8].DATAIN
reconfig_to_xcvr[29] => native_reconfig_address[9].DATAIN
reconfig_to_xcvr[30] => native_reconfig_address[10].DATAIN
reconfig_to_xcvr[31] => native_reconfig_address[11].DATAIN
reconfig_to_xcvr[32] => pif_testbus_sel[0].DATAIN
reconfig_to_xcvr[33] => pif_testbus_sel[1].DATAIN
reconfig_to_xcvr[34] => pif_testbus_sel[2].DATAIN
reconfig_to_xcvr[35] => pif_testbus_sel[3].DATAIN
reconfig_to_xcvr[36] => pif_testbus_sel[4].DATAIN
reconfig_to_xcvr[37] => pif_testbus_sel[5].DATAIN
reconfig_to_xcvr[38] => pif_testbus_sel[6].DATAIN
reconfig_to_xcvr[39] => pif_testbus_sel[7].DATAIN
reconfig_to_xcvr[40] => pif_testbus_sel[8].DATAIN
reconfig_to_xcvr[41] => pif_testbus_sel[9].DATAIN
reconfig_to_xcvr[42] => pif_testbus_sel[10].DATAIN
reconfig_to_xcvr[43] => pif_testbus_sel[11].DATAIN
reconfig_to_xcvr[44] => pif_interface_sel[0].DATAIN
reconfig_to_xcvr[45] => pif_ser_shift_load[0].DATAIN
reconfig_to_xcvr[46] => ~NO_FANOUT~
reconfig_to_xcvr[47] => tx_cal_busy.DATAIN
reconfig_to_xcvr[48] => rx_cal_busy.DATAIN
reconfig_to_xcvr[49] => ~NO_FANOUT~
reconfig_to_xcvr[50] => ~NO_FANOUT~
reconfig_to_xcvr[51] => ~NO_FANOUT~
reconfig_to_xcvr[52] => ~NO_FANOUT~
reconfig_to_xcvr[53] => ~NO_FANOUT~
reconfig_to_xcvr[54] => ~NO_FANOUT~
reconfig_to_xcvr[55] => ~NO_FANOUT~
reconfig_to_xcvr[56] => ~NO_FANOUT~
reconfig_to_xcvr[57] => ~NO_FANOUT~
reconfig_to_xcvr[58] => ~NO_FANOUT~
reconfig_to_xcvr[59] => ~NO_FANOUT~
reconfig_to_xcvr[60] => ~NO_FANOUT~
reconfig_to_xcvr[61] => ~NO_FANOUT~
reconfig_to_xcvr[62] => ~NO_FANOUT~
reconfig_to_xcvr[63] => ~NO_FANOUT~
reconfig_to_xcvr[64] => ~NO_FANOUT~
reconfig_to_xcvr[65] => ~NO_FANOUT~
reconfig_to_xcvr[66] => ~NO_FANOUT~
reconfig_to_xcvr[67] => ~NO_FANOUT~
reconfig_to_xcvr[68] => ~NO_FANOUT~
reconfig_to_xcvr[69] => ~NO_FANOUT~
reconfig_from_xcvr[0] <= native_reconfig_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[1] <= native_reconfig_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[2] <= native_reconfig_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[3] <= native_reconfig_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[4] <= native_reconfig_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[5] <= native_reconfig_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[6] <= native_reconfig_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[7] <= native_reconfig_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[8] <= native_reconfig_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[9] <= native_reconfig_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[10] <= native_reconfig_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[11] <= native_reconfig_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[12] <= native_reconfig_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[13] <= native_reconfig_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[14] <= native_reconfig_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[15] <= native_reconfig_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[16] <= pif_testbus[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[17] <= pif_testbus[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[18] <= pif_testbus[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[19] <= pif_testbus[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[20] <= pif_testbus[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[21] <= pif_testbus[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[22] <= pif_testbus[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[23] <= pif_testbus[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[24] <= pif_testbus[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[25] <= pif_testbus[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[26] <= pif_testbus[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[27] <= pif_testbus[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[28] <= pif_testbus[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[29] <= pif_testbus[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[30] <= pif_testbus[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[31] <= pif_testbus[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[32] <= pif_testbus[16].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[33] <= pif_testbus[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[34] <= pif_testbus[18].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[35] <= pif_testbus[19].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[36] <= pif_testbus[20].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[37] <= pif_testbus[21].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[38] <= pif_testbus[22].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[39] <= pif_testbus[23].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[40] <= pif_atbcompout.DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[41] <= <GND>
reconfig_from_xcvr[42] <= <GND>
reconfig_from_xcvr[43] <= <GND>
reconfig_from_xcvr[44] <= <GND>
reconfig_from_xcvr[45] <= <GND>
native_reconfig_readdata[0] => reconfig_from_xcvr[0].DATAIN
native_reconfig_readdata[1] => reconfig_from_xcvr[1].DATAIN
native_reconfig_readdata[2] => reconfig_from_xcvr[2].DATAIN
native_reconfig_readdata[3] => reconfig_from_xcvr[3].DATAIN
native_reconfig_readdata[4] => reconfig_from_xcvr[4].DATAIN
native_reconfig_readdata[5] => reconfig_from_xcvr[5].DATAIN
native_reconfig_readdata[6] => reconfig_from_xcvr[6].DATAIN
native_reconfig_readdata[7] => reconfig_from_xcvr[7].DATAIN
native_reconfig_readdata[8] => reconfig_from_xcvr[8].DATAIN
native_reconfig_readdata[9] => reconfig_from_xcvr[9].DATAIN
native_reconfig_readdata[10] => reconfig_from_xcvr[10].DATAIN
native_reconfig_readdata[11] => reconfig_from_xcvr[11].DATAIN
native_reconfig_readdata[12] => reconfig_from_xcvr[12].DATAIN
native_reconfig_readdata[13] => reconfig_from_xcvr[13].DATAIN
native_reconfig_readdata[14] => reconfig_from_xcvr[14].DATAIN
native_reconfig_readdata[15] => reconfig_from_xcvr[15].DATAIN
pif_testbus[0] => reconfig_from_xcvr[16].DATAIN
pif_testbus[1] => reconfig_from_xcvr[17].DATAIN
pif_testbus[2] => reconfig_from_xcvr[18].DATAIN
pif_testbus[3] => reconfig_from_xcvr[19].DATAIN
pif_testbus[4] => reconfig_from_xcvr[20].DATAIN
pif_testbus[5] => reconfig_from_xcvr[21].DATAIN
pif_testbus[6] => reconfig_from_xcvr[22].DATAIN
pif_testbus[7] => reconfig_from_xcvr[23].DATAIN
pif_testbus[8] => reconfig_from_xcvr[24].DATAIN
pif_testbus[9] => reconfig_from_xcvr[25].DATAIN
pif_testbus[10] => reconfig_from_xcvr[26].DATAIN
pif_testbus[11] => reconfig_from_xcvr[27].DATAIN
pif_testbus[12] => reconfig_from_xcvr[28].DATAIN
pif_testbus[13] => reconfig_from_xcvr[29].DATAIN
pif_testbus[14] => reconfig_from_xcvr[30].DATAIN
pif_testbus[15] => reconfig_from_xcvr[31].DATAIN
pif_testbus[16] => reconfig_from_xcvr[32].DATAIN
pif_testbus[17] => reconfig_from_xcvr[33].DATAIN
pif_testbus[18] => reconfig_from_xcvr[34].DATAIN
pif_testbus[19] => reconfig_from_xcvr[35].DATAIN
pif_testbus[20] => reconfig_from_xcvr[36].DATAIN
pif_testbus[21] => reconfig_from_xcvr[37].DATAIN
pif_testbus[22] => reconfig_from_xcvr[38].DATAIN
pif_testbus[23] => reconfig_from_xcvr[39].DATAIN
pif_atbcompout => reconfig_from_xcvr[40].DATAIN
native_reconfig_clk[0] <= reconfig_to_xcvr[0].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_reset[0] <= reconfig_to_xcvr[1].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[0] <= reconfig_to_xcvr[2].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[1] <= reconfig_to_xcvr[3].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[2] <= reconfig_to_xcvr[4].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[3] <= reconfig_to_xcvr[5].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[4] <= reconfig_to_xcvr[6].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[5] <= reconfig_to_xcvr[7].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[6] <= reconfig_to_xcvr[8].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[7] <= reconfig_to_xcvr[9].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[8] <= reconfig_to_xcvr[10].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[9] <= reconfig_to_xcvr[11].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[10] <= reconfig_to_xcvr[12].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[11] <= reconfig_to_xcvr[13].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[12] <= reconfig_to_xcvr[14].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[13] <= reconfig_to_xcvr[15].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[14] <= reconfig_to_xcvr[16].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[15] <= reconfig_to_xcvr[17].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[0] <= reconfig_to_xcvr[20].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[1] <= reconfig_to_xcvr[21].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[2] <= reconfig_to_xcvr[22].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[3] <= reconfig_to_xcvr[23].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[4] <= reconfig_to_xcvr[24].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[5] <= reconfig_to_xcvr[25].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[6] <= reconfig_to_xcvr[26].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[7] <= reconfig_to_xcvr[27].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[8] <= reconfig_to_xcvr[28].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[9] <= reconfig_to_xcvr[29].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[10] <= reconfig_to_xcvr[30].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[11] <= reconfig_to_xcvr[31].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_write[0] <= reconfig_to_xcvr[18].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_read[0] <= reconfig_to_xcvr[19].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[0] <= reconfig_to_xcvr[32].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[1] <= reconfig_to_xcvr[33].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[2] <= reconfig_to_xcvr[34].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[3] <= reconfig_to_xcvr[35].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[4] <= reconfig_to_xcvr[36].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[5] <= reconfig_to_xcvr[37].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[6] <= reconfig_to_xcvr[38].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[7] <= reconfig_to_xcvr[39].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[8] <= reconfig_to_xcvr[40].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[9] <= reconfig_to_xcvr[41].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[10] <= reconfig_to_xcvr[42].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[11] <= reconfig_to_xcvr[43].DB_MAX_OUTPUT_PORT_TYPE
pif_interface_sel[0] <= reconfig_to_xcvr[44].DB_MAX_OUTPUT_PORT_TYPE
pif_ser_shift_load[0] <= reconfig_to_xcvr[45].DB_MAX_OUTPUT_PORT_TYPE
tx_cal_busy <= reconfig_to_xcvr[47].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy <= reconfig_to_xcvr[48].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst
av_clk => av_clk.IN1
av_reset => av_reset.IN1
av_writedata[0] => r_dummy.DATAIN
av_writedata[1] => ~NO_FANOUT~
av_writedata[2] => ~NO_FANOUT~
av_writedata[3] => r_pll_locked_flag.DATAB
av_writedata[4] => ~NO_FANOUT~
av_writedata[5] => ~NO_FANOUT~
av_writedata[6] => ~NO_FANOUT~
av_writedata[7] => ~NO_FANOUT~
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => ~NO_FANOUT~
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_address[0] => Mux0.IN18
av_address[0] => Mux1.IN18
av_address[0] => Mux2.IN18
av_address[0] => Equal0.IN3
av_address[0] => Equal1.IN3
av_address[1] => Mux0.IN17
av_address[1] => Mux1.IN17
av_address[1] => Mux2.IN17
av_address[1] => Equal0.IN2
av_address[1] => Equal1.IN2
av_address[2] => Mux0.IN16
av_address[2] => Mux1.IN16
av_address[2] => Mux2.IN16
av_address[2] => Equal0.IN1
av_address[2] => Equal1.IN1
av_address[3] => Mux0.IN15
av_address[3] => Mux1.IN15
av_address[3] => Mux2.IN15
av_address[3] => Equal0.IN0
av_address[3] => Equal1.IN0
av_write => always1.IN1
av_write => always2.IN1
av_read => av_readdata.OUTPUTSELECT
av_read => av_readdata.OUTPUTSELECT
av_read => av_readdata.OUTPUTSELECT
av_readdata[0] <= av_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= av_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= av_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= av_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= av_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= av_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= av_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= av_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= av_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hardoccaldone => ~NO_FANOUT~
hardoccalen <= <GND>
pcs_8g_prbs_done => ~NO_FANOUT~
pcs_8g_prbs_err => ~NO_FANOUT~
dcd_ack => ~NO_FANOUT~
dcd_sum_a[0] => ~NO_FANOUT~
dcd_sum_a[1] => ~NO_FANOUT~
dcd_sum_a[2] => ~NO_FANOUT~
dcd_sum_a[3] => ~NO_FANOUT~
dcd_sum_a[4] => ~NO_FANOUT~
dcd_sum_a[5] => ~NO_FANOUT~
dcd_sum_a[6] => ~NO_FANOUT~
dcd_sum_a[7] => ~NO_FANOUT~
dcd_sum_b[0] => ~NO_FANOUT~
dcd_sum_b[1] => ~NO_FANOUT~
dcd_sum_b[2] => ~NO_FANOUT~
dcd_sum_b[3] => ~NO_FANOUT~
dcd_sum_b[4] => ~NO_FANOUT~
dcd_sum_b[5] => ~NO_FANOUT~
dcd_sum_b[6] => ~NO_FANOUT~
dcd_sum_b[7] => ~NO_FANOUT~
seriallpbken <= <GND>
stat_pll_locked => stat_pll_locked.IN1
stat_tx_digital_reset => ~NO_FANOUT~
stat_rx_digital_reset => ~NO_FANOUT~
tx_rst_ovr <= <GND>
tx_digital_rst_n_val <= <GND>
rx_rst_ovr <= <GND>
rx_digital_rst_n_val <= <GND>
rx_analog_rst_n_val <= <GND>


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].ACLR
reset => resync_chains[0].sync_r[1].ACLR
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst
rx_datain[0] => rx_datain[0].IN1
rx_cdr_ref_clk[0] => rx_cdr_ref_clk[0].IN1
rx_ltd[0] => rx_ltd[0].IN1
rx_clkdivrx[0] <= rx_clkdivrx[0].DB_MAX_OUTPUT_PORT_TYPE
rx_dataout[0] <= <GND>
rx_dataout[1] <= <GND>
rx_dataout[2] <= <GND>
rx_dataout[3] <= <GND>
rx_dataout[4] <= <GND>
rx_dataout[5] <= <GND>
rx_dataout[6] <= <GND>
rx_dataout[7] <= <GND>
rx_dataout[8] <= <GND>
rx_dataout[9] <= <GND>
rx_dataout[10] <= <GND>
rx_dataout[11] <= <GND>
rx_dataout[12] <= <GND>
rx_dataout[13] <= <GND>
rx_dataout[14] <= <GND>
rx_dataout[15] <= <GND>
rx_dataout[16] <= <GND>
rx_dataout[17] <= <GND>
rx_dataout[18] <= <GND>
rx_dataout[19] <= <GND>
rx_dataout[20] <= <GND>
rx_dataout[21] <= <GND>
rx_dataout[22] <= <GND>
rx_dataout[23] <= <GND>
rx_dataout[24] <= <GND>
rx_dataout[25] <= <GND>
rx_dataout[26] <= <GND>
rx_dataout[27] <= <GND>
rx_dataout[28] <= <GND>
rx_dataout[29] <= <GND>
rx_dataout[30] <= <GND>
rx_dataout[31] <= <GND>
rx_dataout[32] <= <GND>
rx_dataout[33] <= <GND>
rx_dataout[34] <= <GND>
rx_dataout[35] <= <GND>
rx_dataout[36] <= <GND>
rx_dataout[37] <= <GND>
rx_dataout[38] <= <GND>
rx_dataout[39] <= <GND>
rx_dataout[40] <= <GND>
rx_dataout[41] <= <GND>
rx_dataout[42] <= <GND>
rx_dataout[43] <= <GND>
rx_dataout[44] <= <GND>
rx_dataout[45] <= <GND>
rx_dataout[46] <= <GND>
rx_dataout[47] <= <GND>
rx_dataout[48] <= <GND>
rx_dataout[49] <= <GND>
rx_dataout[50] <= <GND>
rx_dataout[51] <= <GND>
rx_dataout[52] <= <GND>
rx_dataout[53] <= <GND>
rx_dataout[54] <= <GND>
rx_dataout[55] <= <GND>
rx_dataout[56] <= <GND>
rx_dataout[57] <= <GND>
rx_dataout[58] <= <GND>
rx_dataout[59] <= <GND>
rx_dataout[60] <= <GND>
rx_dataout[61] <= <GND>
rx_dataout[62] <= <GND>
rx_dataout[63] <= <GND>
rx_dataout[64] <= <GND>
rx_dataout[65] <= <GND>
rx_dataout[66] <= <GND>
rx_dataout[67] <= <GND>
rx_dataout[68] <= <GND>
rx_dataout[69] <= <GND>
rx_dataout[70] <= <GND>
rx_dataout[71] <= <GND>
rx_dataout[72] <= <GND>
rx_dataout[73] <= <GND>
rx_dataout[74] <= <GND>
rx_dataout[75] <= <GND>
rx_dataout[76] <= <GND>
rx_dataout[77] <= <GND>
rx_dataout[78] <= <GND>
rx_dataout[79] <= <GND>
rx_is_lockedtodata[0] <= av_pma:inst_av_pma.rx_is_lockedtodata
rx_is_lockedtoref[0] <= av_pma:inst_av_pma.rx_is_lockedtoref
out_pcs_signal_ok[0] <= av_pma:inst_av_pma.out_pcs_signal_ok
tx_rxdetclk => tx_rxdetclk.IN1
tx_dataout[0] <= av_pma:inst_av_pma.tx_dataout
tx_rstn => tx_rstn.IN1
tx_clkdivtx[0] <= tx_clkdivtx[0].DB_MAX_OUTPUT_PORT_TYPE
tx_ser_clk[0] => tx_ser_clk[0].IN1
tx_pcsrstn => tx_pcsrstn.IN1
tx_fref => tx_fref.IN1
tx_rstn_cgb_master[0] => tx_rstn_cgb_master[0].IN1
tx_cpulsein[0] => tx_cpulsein[0].IN1
tx_hclkin[0] => tx_hclkin[0].IN1
tx_lfclkin[0] => tx_lfclkin[0].IN1
tx_pclkin[0] => tx_pclkin[0].IN1
tx_pclkin[1] => tx_pclkin[1].IN1
tx_pclkin[2] => tx_pclkin[2].IN1
in_agg_align_status[0] => in_agg_align_status[0].IN1
in_agg_align_status_sync_0[0] => in_agg_align_status_sync_0[0].IN1
in_agg_align_status_sync_0_top_or_bot[0] => in_agg_align_status_sync_0_top_or_bot[0].IN1
in_agg_align_status_top_or_bot[0] => in_agg_align_status_top_or_bot[0].IN1
in_agg_cg_comp_rd_d_all[0] => in_agg_cg_comp_rd_d_all[0].IN1
in_agg_cg_comp_rd_d_all_top_or_bot[0] => in_agg_cg_comp_rd_d_all_top_or_bot[0].IN1
in_agg_cg_comp_wr_all[0] => in_agg_cg_comp_wr_all[0].IN1
in_agg_cg_comp_wr_all_top_or_bot[0] => in_agg_cg_comp_wr_all_top_or_bot[0].IN1
in_agg_del_cond_met_0[0] => in_agg_del_cond_met_0[0].IN1
in_agg_del_cond_met_0_top_or_bot[0] => in_agg_del_cond_met_0_top_or_bot[0].IN1
in_agg_en_dskw_qd[0] => in_agg_en_dskw_qd[0].IN1
in_agg_en_dskw_qd_top_or_bot[0] => in_agg_en_dskw_qd_top_or_bot[0].IN1
in_agg_en_dskw_rd_ptrs[0] => in_agg_en_dskw_rd_ptrs[0].IN1
in_agg_en_dskw_rd_ptrs_top_or_bot[0] => in_agg_en_dskw_rd_ptrs_top_or_bot[0].IN1
in_agg_fifo_ovr_0[0] => in_agg_fifo_ovr_0[0].IN1
in_agg_fifo_ovr_0_top_or_bot[0] => in_agg_fifo_ovr_0_top_or_bot[0].IN1
in_agg_fifo_rd_in_comp_0[0] => in_agg_fifo_rd_in_comp_0[0].IN1
in_agg_fifo_rd_in_comp_0_top_or_bot[0] => in_agg_fifo_rd_in_comp_0_top_or_bot[0].IN1
in_agg_fifo_rst_rd_qd[0] => in_agg_fifo_rst_rd_qd[0].IN1
in_agg_fifo_rst_rd_qd_top_or_bot[0] => in_agg_fifo_rst_rd_qd_top_or_bot[0].IN1
in_agg_insert_incomplete_0[0] => in_agg_insert_incomplete_0[0].IN1
in_agg_insert_incomplete_0_top_or_bot[0] => in_agg_insert_incomplete_0_top_or_bot[0].IN1
in_agg_latency_comp_0[0] => in_agg_latency_comp_0[0].IN1
in_agg_latency_comp_0_top_or_bot[0] => in_agg_latency_comp_0_top_or_bot[0].IN1
in_agg_rcvd_clk_agg[0] => in_agg_rcvd_clk_agg[0].IN1
in_agg_rcvd_clk_agg_top_or_bot[0] => in_agg_rcvd_clk_agg_top_or_bot[0].IN1
in_agg_rx_control_rs[0] => in_agg_rx_control_rs[0].IN1
in_agg_rx_control_rs_top_or_bot[0] => in_agg_rx_control_rs_top_or_bot[0].IN1
in_agg_rx_data_rs[0] => in_agg_rx_data_rs[0].IN1
in_agg_rx_data_rs[1] => in_agg_rx_data_rs[1].IN1
in_agg_rx_data_rs[2] => in_agg_rx_data_rs[2].IN1
in_agg_rx_data_rs[3] => in_agg_rx_data_rs[3].IN1
in_agg_rx_data_rs[4] => in_agg_rx_data_rs[4].IN1
in_agg_rx_data_rs[5] => in_agg_rx_data_rs[5].IN1
in_agg_rx_data_rs[6] => in_agg_rx_data_rs[6].IN1
in_agg_rx_data_rs[7] => in_agg_rx_data_rs[7].IN1
in_agg_rx_data_rs_top_or_bot[0] => in_agg_rx_data_rs_top_or_bot[0].IN1
in_agg_rx_data_rs_top_or_bot[1] => in_agg_rx_data_rs_top_or_bot[1].IN1
in_agg_rx_data_rs_top_or_bot[2] => in_agg_rx_data_rs_top_or_bot[2].IN1
in_agg_rx_data_rs_top_or_bot[3] => in_agg_rx_data_rs_top_or_bot[3].IN1
in_agg_rx_data_rs_top_or_bot[4] => in_agg_rx_data_rs_top_or_bot[4].IN1
in_agg_rx_data_rs_top_or_bot[5] => in_agg_rx_data_rs_top_or_bot[5].IN1
in_agg_rx_data_rs_top_or_bot[6] => in_agg_rx_data_rs_top_or_bot[6].IN1
in_agg_rx_data_rs_top_or_bot[7] => in_agg_rx_data_rs_top_or_bot[7].IN1
in_agg_test_so_to_pld_in[0] => in_agg_test_so_to_pld_in[0].IN1
in_agg_testbus[0] => in_agg_testbus[0].IN1
in_agg_testbus[1] => in_agg_testbus[1].IN1
in_agg_testbus[2] => in_agg_testbus[2].IN1
in_agg_testbus[3] => in_agg_testbus[3].IN1
in_agg_testbus[4] => in_agg_testbus[4].IN1
in_agg_testbus[5] => in_agg_testbus[5].IN1
in_agg_testbus[6] => in_agg_testbus[6].IN1
in_agg_testbus[7] => in_agg_testbus[7].IN1
in_agg_testbus[8] => in_agg_testbus[8].IN1
in_agg_testbus[9] => in_agg_testbus[9].IN1
in_agg_testbus[10] => in_agg_testbus[10].IN1
in_agg_testbus[11] => in_agg_testbus[11].IN1
in_agg_testbus[12] => in_agg_testbus[12].IN1
in_agg_testbus[13] => in_agg_testbus[13].IN1
in_agg_testbus[14] => in_agg_testbus[14].IN1
in_agg_testbus[15] => in_agg_testbus[15].IN1
in_agg_tx_ctl_ts[0] => in_agg_tx_ctl_ts[0].IN1
in_agg_tx_ctl_ts_top_or_bot[0] => in_agg_tx_ctl_ts_top_or_bot[0].IN1
in_agg_tx_data_ts[0] => in_agg_tx_data_ts[0].IN1
in_agg_tx_data_ts[1] => in_agg_tx_data_ts[1].IN1
in_agg_tx_data_ts[2] => in_agg_tx_data_ts[2].IN1
in_agg_tx_data_ts[3] => in_agg_tx_data_ts[3].IN1
in_agg_tx_data_ts[4] => in_agg_tx_data_ts[4].IN1
in_agg_tx_data_ts[5] => in_agg_tx_data_ts[5].IN1
in_agg_tx_data_ts[6] => in_agg_tx_data_ts[6].IN1
in_agg_tx_data_ts[7] => in_agg_tx_data_ts[7].IN1
in_agg_tx_data_ts_top_or_bot[0] => in_agg_tx_data_ts_top_or_bot[0].IN1
in_agg_tx_data_ts_top_or_bot[1] => in_agg_tx_data_ts_top_or_bot[1].IN1
in_agg_tx_data_ts_top_or_bot[2] => in_agg_tx_data_ts_top_or_bot[2].IN1
in_agg_tx_data_ts_top_or_bot[3] => in_agg_tx_data_ts_top_or_bot[3].IN1
in_agg_tx_data_ts_top_or_bot[4] => in_agg_tx_data_ts_top_or_bot[4].IN1
in_agg_tx_data_ts_top_or_bot[5] => in_agg_tx_data_ts_top_or_bot[5].IN1
in_agg_tx_data_ts_top_or_bot[6] => in_agg_tx_data_ts_top_or_bot[6].IN1
in_agg_tx_data_ts_top_or_bot[7] => in_agg_tx_data_ts_top_or_bot[7].IN1
in_emsip_com_in[0] => in_emsip_com_in[0].IN1
in_emsip_com_in[1] => in_emsip_com_in[1].IN1
in_emsip_com_in[2] => in_emsip_com_in[2].IN1
in_emsip_com_in[3] => in_emsip_com_in[3].IN1
in_emsip_com_in[4] => in_emsip_com_in[4].IN1
in_emsip_com_in[5] => in_emsip_com_in[5].IN1
in_emsip_com_in[6] => in_emsip_com_in[6].IN1
in_emsip_com_in[7] => in_emsip_com_in[7].IN1
in_emsip_com_in[8] => in_emsip_com_in[8].IN1
in_emsip_com_in[9] => in_emsip_com_in[9].IN1
in_emsip_com_in[10] => in_emsip_com_in[10].IN1
in_emsip_com_in[11] => in_emsip_com_in[11].IN1
in_emsip_com_in[12] => in_emsip_com_in[12].IN1
in_emsip_com_in[13] => in_emsip_com_in[13].IN1
in_emsip_com_in[14] => in_emsip_com_in[14].IN1
in_emsip_com_in[15] => in_emsip_com_in[15].IN1
in_emsip_com_in[16] => in_emsip_com_in[16].IN1
in_emsip_com_in[17] => in_emsip_com_in[17].IN1
in_emsip_com_in[18] => in_emsip_com_in[18].IN1
in_emsip_com_in[19] => in_emsip_com_in[19].IN1
in_emsip_com_in[20] => in_emsip_com_in[20].IN1
in_emsip_com_in[21] => in_emsip_com_in[21].IN1
in_emsip_com_in[22] => in_emsip_com_in[22].IN1
in_emsip_com_in[23] => in_emsip_com_in[23].IN1
in_emsip_com_in[24] => in_emsip_com_in[24].IN1
in_emsip_com_in[25] => in_emsip_com_in[25].IN1
in_emsip_com_in[26] => in_emsip_com_in[26].IN1
in_emsip_com_in[27] => in_emsip_com_in[27].IN1
in_emsip_com_in[28] => in_emsip_com_in[28].IN1
in_emsip_com_in[29] => in_emsip_com_in[29].IN1
in_emsip_com_in[30] => in_emsip_com_in[30].IN1
in_emsip_com_in[31] => in_emsip_com_in[31].IN1
in_emsip_com_in[32] => in_emsip_com_in[32].IN1
in_emsip_com_in[33] => in_emsip_com_in[33].IN1
in_emsip_com_in[34] => in_emsip_com_in[34].IN1
in_emsip_com_in[35] => in_emsip_com_in[35].IN1
in_emsip_com_in[36] => in_emsip_com_in[36].IN1
in_emsip_com_in[37] => in_emsip_com_in[37].IN1
in_emsip_rx_special_in[0] => in_emsip_rx_special_in[0].IN1
in_emsip_rx_special_in[1] => in_emsip_rx_special_in[1].IN1
in_emsip_rx_special_in[2] => in_emsip_rx_special_in[2].IN1
in_emsip_rx_special_in[3] => in_emsip_rx_special_in[3].IN1
in_emsip_rx_special_in[4] => in_emsip_rx_special_in[4].IN1
in_emsip_rx_special_in[5] => in_emsip_rx_special_in[5].IN1
in_emsip_rx_special_in[6] => in_emsip_rx_special_in[6].IN1
in_emsip_rx_special_in[7] => in_emsip_rx_special_in[7].IN1
in_emsip_rx_special_in[8] => in_emsip_rx_special_in[8].IN1
in_emsip_rx_special_in[9] => in_emsip_rx_special_in[9].IN1
in_emsip_rx_special_in[10] => in_emsip_rx_special_in[10].IN1
in_emsip_rx_special_in[11] => in_emsip_rx_special_in[11].IN1
in_emsip_rx_special_in[12] => in_emsip_rx_special_in[12].IN1
in_emsip_tx_in[0] => in_emsip_tx_in[0].IN1
in_emsip_tx_in[1] => in_emsip_tx_in[1].IN1
in_emsip_tx_in[2] => in_emsip_tx_in[2].IN1
in_emsip_tx_in[3] => in_emsip_tx_in[3].IN1
in_emsip_tx_in[4] => in_emsip_tx_in[4].IN1
in_emsip_tx_in[5] => in_emsip_tx_in[5].IN1
in_emsip_tx_in[6] => in_emsip_tx_in[6].IN1
in_emsip_tx_in[7] => in_emsip_tx_in[7].IN1
in_emsip_tx_in[8] => in_emsip_tx_in[8].IN1
in_emsip_tx_in[9] => in_emsip_tx_in[9].IN1
in_emsip_tx_in[10] => in_emsip_tx_in[10].IN1
in_emsip_tx_in[11] => in_emsip_tx_in[11].IN1
in_emsip_tx_in[12] => in_emsip_tx_in[12].IN1
in_emsip_tx_in[13] => in_emsip_tx_in[13].IN1
in_emsip_tx_in[14] => in_emsip_tx_in[14].IN1
in_emsip_tx_in[15] => in_emsip_tx_in[15].IN1
in_emsip_tx_in[16] => in_emsip_tx_in[16].IN1
in_emsip_tx_in[17] => in_emsip_tx_in[17].IN1
in_emsip_tx_in[18] => in_emsip_tx_in[18].IN1
in_emsip_tx_in[19] => in_emsip_tx_in[19].IN1
in_emsip_tx_in[20] => in_emsip_tx_in[20].IN1
in_emsip_tx_in[21] => in_emsip_tx_in[21].IN1
in_emsip_tx_in[22] => in_emsip_tx_in[22].IN1
in_emsip_tx_in[23] => in_emsip_tx_in[23].IN1
in_emsip_tx_in[24] => in_emsip_tx_in[24].IN1
in_emsip_tx_in[25] => in_emsip_tx_in[25].IN1
in_emsip_tx_in[26] => in_emsip_tx_in[26].IN1
in_emsip_tx_in[27] => in_emsip_tx_in[27].IN1
in_emsip_tx_in[28] => in_emsip_tx_in[28].IN1
in_emsip_tx_in[29] => in_emsip_tx_in[29].IN1
in_emsip_tx_in[30] => in_emsip_tx_in[30].IN1
in_emsip_tx_in[31] => in_emsip_tx_in[31].IN1
in_emsip_tx_in[32] => in_emsip_tx_in[32].IN1
in_emsip_tx_in[33] => in_emsip_tx_in[33].IN1
in_emsip_tx_in[34] => in_emsip_tx_in[34].IN1
in_emsip_tx_in[35] => in_emsip_tx_in[35].IN1
in_emsip_tx_in[36] => in_emsip_tx_in[36].IN1
in_emsip_tx_in[37] => in_emsip_tx_in[37].IN1
in_emsip_tx_in[38] => in_emsip_tx_in[38].IN1
in_emsip_tx_in[39] => in_emsip_tx_in[39].IN1
in_emsip_tx_in[40] => in_emsip_tx_in[40].IN1
in_emsip_tx_in[41] => in_emsip_tx_in[41].IN1
in_emsip_tx_in[42] => in_emsip_tx_in[42].IN1
in_emsip_tx_in[43] => in_emsip_tx_in[43].IN1
in_emsip_tx_in[44] => in_emsip_tx_in[44].IN1
in_emsip_tx_in[45] => in_emsip_tx_in[45].IN1
in_emsip_tx_in[46] => in_emsip_tx_in[46].IN1
in_emsip_tx_in[47] => in_emsip_tx_in[47].IN1
in_emsip_tx_in[48] => in_emsip_tx_in[48].IN1
in_emsip_tx_in[49] => in_emsip_tx_in[49].IN1
in_emsip_tx_in[50] => in_emsip_tx_in[50].IN1
in_emsip_tx_in[51] => in_emsip_tx_in[51].IN1
in_emsip_tx_in[52] => in_emsip_tx_in[52].IN1
in_emsip_tx_in[53] => in_emsip_tx_in[53].IN1
in_emsip_tx_in[54] => in_emsip_tx_in[54].IN1
in_emsip_tx_in[55] => in_emsip_tx_in[55].IN1
in_emsip_tx_in[56] => in_emsip_tx_in[56].IN1
in_emsip_tx_in[57] => in_emsip_tx_in[57].IN1
in_emsip_tx_in[58] => in_emsip_tx_in[58].IN1
in_emsip_tx_in[59] => in_emsip_tx_in[59].IN1
in_emsip_tx_in[60] => in_emsip_tx_in[60].IN1
in_emsip_tx_in[61] => in_emsip_tx_in[61].IN1
in_emsip_tx_in[62] => in_emsip_tx_in[62].IN1
in_emsip_tx_in[63] => in_emsip_tx_in[63].IN1
in_emsip_tx_in[64] => in_emsip_tx_in[64].IN1
in_emsip_tx_in[65] => in_emsip_tx_in[65].IN1
in_emsip_tx_in[66] => in_emsip_tx_in[66].IN1
in_emsip_tx_in[67] => in_emsip_tx_in[67].IN1
in_emsip_tx_in[68] => in_emsip_tx_in[68].IN1
in_emsip_tx_in[69] => in_emsip_tx_in[69].IN1
in_emsip_tx_in[70] => in_emsip_tx_in[70].IN1
in_emsip_tx_in[71] => in_emsip_tx_in[71].IN1
in_emsip_tx_in[72] => in_emsip_tx_in[72].IN1
in_emsip_tx_in[73] => in_emsip_tx_in[73].IN1
in_emsip_tx_in[74] => in_emsip_tx_in[74].IN1
in_emsip_tx_in[75] => in_emsip_tx_in[75].IN1
in_emsip_tx_in[76] => in_emsip_tx_in[76].IN1
in_emsip_tx_in[77] => in_emsip_tx_in[77].IN1
in_emsip_tx_in[78] => in_emsip_tx_in[78].IN1
in_emsip_tx_in[79] => in_emsip_tx_in[79].IN1
in_emsip_tx_in[80] => in_emsip_tx_in[80].IN1
in_emsip_tx_in[81] => in_emsip_tx_in[81].IN1
in_emsip_tx_in[82] => in_emsip_tx_in[82].IN1
in_emsip_tx_in[83] => in_emsip_tx_in[83].IN1
in_emsip_tx_in[84] => in_emsip_tx_in[84].IN1
in_emsip_tx_in[85] => in_emsip_tx_in[85].IN1
in_emsip_tx_in[86] => in_emsip_tx_in[86].IN1
in_emsip_tx_in[87] => in_emsip_tx_in[87].IN1
in_emsip_tx_in[88] => in_emsip_tx_in[88].IN1
in_emsip_tx_in[89] => in_emsip_tx_in[89].IN1
in_emsip_tx_in[90] => in_emsip_tx_in[90].IN1
in_emsip_tx_in[91] => in_emsip_tx_in[91].IN1
in_emsip_tx_in[92] => in_emsip_tx_in[92].IN1
in_emsip_tx_in[93] => in_emsip_tx_in[93].IN1
in_emsip_tx_in[94] => in_emsip_tx_in[94].IN1
in_emsip_tx_in[95] => in_emsip_tx_in[95].IN1
in_emsip_tx_in[96] => in_emsip_tx_in[96].IN1
in_emsip_tx_in[97] => in_emsip_tx_in[97].IN1
in_emsip_tx_in[98] => in_emsip_tx_in[98].IN1
in_emsip_tx_in[99] => in_emsip_tx_in[99].IN1
in_emsip_tx_in[100] => in_emsip_tx_in[100].IN1
in_emsip_tx_in[101] => in_emsip_tx_in[101].IN1
in_emsip_tx_in[102] => in_emsip_tx_in[102].IN1
in_emsip_tx_in[103] => in_emsip_tx_in[103].IN1
in_emsip_tx_special_in[0] => in_emsip_tx_special_in[0].IN1
in_emsip_tx_special_in[1] => in_emsip_tx_special_in[1].IN1
in_emsip_tx_special_in[2] => in_emsip_tx_special_in[2].IN1
in_emsip_tx_special_in[3] => in_emsip_tx_special_in[3].IN1
in_emsip_tx_special_in[4] => in_emsip_tx_special_in[4].IN1
in_emsip_tx_special_in[5] => in_emsip_tx_special_in[5].IN1
in_emsip_tx_special_in[6] => in_emsip_tx_special_in[6].IN1
in_emsip_tx_special_in[7] => in_emsip_tx_special_in[7].IN1
in_emsip_tx_special_in[8] => in_emsip_tx_special_in[8].IN1
in_emsip_tx_special_in[9] => in_emsip_tx_special_in[9].IN1
in_emsip_tx_special_in[10] => in_emsip_tx_special_in[10].IN1
in_emsip_tx_special_in[11] => in_emsip_tx_special_in[11].IN1
in_emsip_tx_special_in[12] => in_emsip_tx_special_in[12].IN1
in_pld_8g_a1a2_size[0] => in_pld_8g_a1a2_size[0].IN1
in_pld_8g_bitloc_rev_en[0] => in_pld_8g_bitloc_rev_en[0].IN1
in_pld_8g_bitslip[0] => in_pld_8g_bitslip[0].IN1
in_pld_8g_byte_rev_en[0] => in_pld_8g_byte_rev_en[0].IN1
in_pld_8g_bytordpld[0] => in_pld_8g_bytordpld[0].IN1
in_pld_8g_cmpfifourst_n[0] => in_pld_8g_cmpfifourst_n[0].IN1
in_pld_8g_encdt[0] => in_pld_8g_encdt[0].IN1
in_pld_8g_phfifourst_rx_n[0] => in_pld_8g_phfifourst_rx_n[0].IN1
in_pld_8g_phfifourst_tx_n[0] => in_pld_8g_phfifourst_tx_n[0].IN1
in_pld_8g_pld_tx_clk[0] => in_pld_8g_pld_tx_clk[0].IN1
in_pld_8g_polinv_rx[0] => in_pld_8g_polinv_rx[0].IN1
in_pld_8g_polinv_tx[0] => in_pld_8g_polinv_tx[0].IN1
in_pld_8g_powerdown[0] => in_pld_8g_powerdown[0].IN1
in_pld_8g_powerdown[1] => in_pld_8g_powerdown[1].IN1
in_pld_8g_prbs_cid_en[0] => in_pld_8g_prbs_cid_en[0].IN1
in_pld_8g_rddisable_tx[0] => in_pld_8g_rddisable_tx[0].IN1
in_pld_8g_rdenable_rmf[0] => in_pld_8g_rdenable_rmf[0].IN1
in_pld_8g_rdenable_rx[0] => in_pld_8g_rdenable_rx[0].IN1
in_pld_8g_refclk_dig[0] => in_pld_8g_refclk_dig[0].IN1
in_pld_8g_refclk_dig2[0] => in_pld_8g_refclk_dig2[0].IN1
in_pld_8g_rev_loopbk[0] => in_pld_8g_rev_loopbk[0].IN1
in_pld_8g_rxpolarity[0] => in_pld_8g_rxpolarity[0].IN1
in_pld_8g_tx_boundary_sel[0] => in_pld_8g_tx_boundary_sel[0].IN1
in_pld_8g_tx_boundary_sel[1] => in_pld_8g_tx_boundary_sel[1].IN1
in_pld_8g_tx_boundary_sel[2] => in_pld_8g_tx_boundary_sel[2].IN1
in_pld_8g_tx_boundary_sel[3] => in_pld_8g_tx_boundary_sel[3].IN1
in_pld_8g_tx_boundary_sel[4] => in_pld_8g_tx_boundary_sel[4].IN1
in_pld_8g_tx_data_valid[0] => in_pld_8g_tx_data_valid[0].IN1
in_pld_8g_tx_data_valid[1] => in_pld_8g_tx_data_valid[1].IN1
in_pld_8g_tx_data_valid[2] => in_pld_8g_tx_data_valid[2].IN1
in_pld_8g_tx_data_valid[3] => in_pld_8g_tx_data_valid[3].IN1
in_pld_8g_txdeemph[0] => in_pld_8g_txdeemph[0].IN1
in_pld_8g_txdetectrxloopback[0] => in_pld_8g_txdetectrxloopback[0].IN1
in_pld_8g_txelecidle[0] => in_pld_8g_txelecidle[0].IN1
in_pld_8g_txmargin[0] => in_pld_8g_txmargin[0].IN1
in_pld_8g_txmargin[1] => in_pld_8g_txmargin[1].IN1
in_pld_8g_txmargin[2] => in_pld_8g_txmargin[2].IN1
in_pld_8g_txswing[0] => in_pld_8g_txswing[0].IN1
in_pld_8g_wrdisable_rx[0] => in_pld_8g_wrdisable_rx[0].IN1
in_pld_8g_wrenable_rmf[0] => in_pld_8g_wrenable_rmf[0].IN1
in_pld_8g_wrenable_tx[0] => in_pld_8g_wrenable_tx[0].IN1
in_pld_agg_refclk_dig[0] => in_pld_agg_refclk_dig[0].IN1
in_pld_eidleinfersel[0] => in_pld_eidleinfersel[0].IN1
in_pld_eidleinfersel[1] => in_pld_eidleinfersel[1].IN1
in_pld_eidleinfersel[2] => in_pld_eidleinfersel[2].IN1
in_pld_ltr[0] => in_pld_ltr[0].IN1
in_pld_partial_reconfig_in[0] => in_pld_partial_reconfig_in[0].IN1
in_pld_pcs_pma_if_refclk_dig[0] => in_pld_pcs_pma_if_refclk_dig[0].IN1
in_pld_rate[0] => in_pld_rate[0].IN1
in_pld_reserved_in[0] => in_pld_reserved_in[0].IN1
in_pld_reserved_in[1] => in_pld_reserved_in[1].IN1
in_pld_reserved_in[2] => in_pld_reserved_in[2].IN1
in_pld_reserved_in[3] => in_pld_reserved_in[3].IN1
in_pld_reserved_in[4] => in_pld_reserved_in[4].IN1
in_pld_reserved_in[5] => in_pld_reserved_in[5].IN1
in_pld_reserved_in[6] => in_pld_reserved_in[6].IN1
in_pld_reserved_in[7] => in_pld_reserved_in[7].IN1
in_pld_reserved_in[8] => in_pld_reserved_in[8].IN1
in_pld_reserved_in[9] => in_pld_reserved_in[9].IN1
in_pld_reserved_in[10] => in_pld_reserved_in[10].IN1
in_pld_reserved_in[11] => in_pld_reserved_in[11].IN1
in_pld_rx_clk_slip_in[0] => in_pld_rx_clk_slip_in[0].IN1
in_pld_scan_mode_n[0] => in_pld_scan_mode_n[0].IN1
in_pld_scan_shift_n[0] => in_pld_scan_shift_n[0].IN1
in_pld_sync_sm_en[0] => in_pld_sync_sm_en[0].IN1
in_pld_tx_data[0] => in_pld_tx_data[0].IN1
in_pld_tx_data[1] => in_pld_tx_data[1].IN1
in_pld_tx_data[2] => in_pld_tx_data[2].IN1
in_pld_tx_data[3] => in_pld_tx_data[3].IN1
in_pld_tx_data[4] => in_pld_tx_data[4].IN1
in_pld_tx_data[5] => in_pld_tx_data[5].IN1
in_pld_tx_data[6] => in_pld_tx_data[6].IN1
in_pld_tx_data[7] => in_pld_tx_data[7].IN1
in_pld_tx_data[8] => in_pld_tx_data[8].IN1
in_pld_tx_data[9] => in_pld_tx_data[9].IN1
in_pld_tx_data[10] => in_pld_tx_data[10].IN1
in_pld_tx_data[11] => in_pld_tx_data[11].IN1
in_pld_tx_data[12] => in_pld_tx_data[12].IN1
in_pld_tx_data[13] => in_pld_tx_data[13].IN1
in_pld_tx_data[14] => in_pld_tx_data[14].IN1
in_pld_tx_data[15] => in_pld_tx_data[15].IN1
in_pld_tx_data[16] => in_pld_tx_data[16].IN1
in_pld_tx_data[17] => in_pld_tx_data[17].IN1
in_pld_tx_data[18] => in_pld_tx_data[18].IN1
in_pld_tx_data[19] => in_pld_tx_data[19].IN1
in_pld_tx_data[20] => in_pld_tx_data[20].IN1
in_pld_tx_data[21] => in_pld_tx_data[21].IN1
in_pld_tx_data[22] => in_pld_tx_data[22].IN1
in_pld_tx_data[23] => in_pld_tx_data[23].IN1
in_pld_tx_data[24] => in_pld_tx_data[24].IN1
in_pld_tx_data[25] => in_pld_tx_data[25].IN1
in_pld_tx_data[26] => in_pld_tx_data[26].IN1
in_pld_tx_data[27] => in_pld_tx_data[27].IN1
in_pld_tx_data[28] => in_pld_tx_data[28].IN1
in_pld_tx_data[29] => in_pld_tx_data[29].IN1
in_pld_tx_data[30] => in_pld_tx_data[30].IN1
in_pld_tx_data[31] => in_pld_tx_data[31].IN1
in_pld_tx_data[32] => in_pld_tx_data[32].IN1
in_pld_tx_data[33] => in_pld_tx_data[33].IN1
in_pld_tx_data[34] => in_pld_tx_data[34].IN1
in_pld_tx_data[35] => in_pld_tx_data[35].IN1
in_pld_tx_data[36] => in_pld_tx_data[36].IN1
in_pld_tx_data[37] => in_pld_tx_data[37].IN1
in_pld_tx_data[38] => in_pld_tx_data[38].IN1
in_pld_tx_data[39] => in_pld_tx_data[39].IN1
in_pld_tx_data[40] => in_pld_tx_data[40].IN1
in_pld_tx_data[41] => in_pld_tx_data[41].IN1
in_pld_tx_data[42] => in_pld_tx_data[42].IN1
in_pld_tx_data[43] => in_pld_tx_data[43].IN1
in_pld_tx_pma_data[0] => ~NO_FANOUT~
in_pld_tx_pma_data[1] => ~NO_FANOUT~
in_pld_tx_pma_data[2] => ~NO_FANOUT~
in_pld_tx_pma_data[3] => ~NO_FANOUT~
in_pld_tx_pma_data[4] => ~NO_FANOUT~
in_pld_tx_pma_data[5] => ~NO_FANOUT~
in_pld_tx_pma_data[6] => ~NO_FANOUT~
in_pld_tx_pma_data[7] => ~NO_FANOUT~
in_pld_tx_pma_data[8] => ~NO_FANOUT~
in_pld_tx_pma_data[9] => ~NO_FANOUT~
in_pld_tx_pma_data[10] => ~NO_FANOUT~
in_pld_tx_pma_data[11] => ~NO_FANOUT~
in_pld_tx_pma_data[12] => ~NO_FANOUT~
in_pld_tx_pma_data[13] => ~NO_FANOUT~
in_pld_tx_pma_data[14] => ~NO_FANOUT~
in_pld_tx_pma_data[15] => ~NO_FANOUT~
in_pld_tx_pma_data[16] => ~NO_FANOUT~
in_pld_tx_pma_data[17] => ~NO_FANOUT~
in_pld_tx_pma_data[18] => ~NO_FANOUT~
in_pld_tx_pma_data[19] => ~NO_FANOUT~
in_pld_tx_pma_data[20] => ~NO_FANOUT~
in_pld_tx_pma_data[21] => ~NO_FANOUT~
in_pld_tx_pma_data[22] => ~NO_FANOUT~
in_pld_tx_pma_data[23] => ~NO_FANOUT~
in_pld_tx_pma_data[24] => ~NO_FANOUT~
in_pld_tx_pma_data[25] => ~NO_FANOUT~
in_pld_tx_pma_data[26] => ~NO_FANOUT~
in_pld_tx_pma_data[27] => ~NO_FANOUT~
in_pld_tx_pma_data[28] => ~NO_FANOUT~
in_pld_tx_pma_data[29] => ~NO_FANOUT~
in_pld_tx_pma_data[30] => ~NO_FANOUT~
in_pld_tx_pma_data[31] => ~NO_FANOUT~
in_pld_tx_pma_data[32] => ~NO_FANOUT~
in_pld_tx_pma_data[33] => ~NO_FANOUT~
in_pld_tx_pma_data[34] => ~NO_FANOUT~
in_pld_tx_pma_data[35] => ~NO_FANOUT~
in_pld_tx_pma_data[36] => ~NO_FANOUT~
in_pld_tx_pma_data[37] => ~NO_FANOUT~
in_pld_tx_pma_data[38] => ~NO_FANOUT~
in_pld_tx_pma_data[39] => ~NO_FANOUT~
in_pld_tx_pma_data[40] => ~NO_FANOUT~
in_pld_tx_pma_data[41] => ~NO_FANOUT~
in_pld_tx_pma_data[42] => ~NO_FANOUT~
in_pld_tx_pma_data[43] => ~NO_FANOUT~
in_pld_tx_pma_data[44] => ~NO_FANOUT~
in_pld_tx_pma_data[45] => ~NO_FANOUT~
in_pld_tx_pma_data[46] => ~NO_FANOUT~
in_pld_tx_pma_data[47] => ~NO_FANOUT~
in_pld_tx_pma_data[48] => ~NO_FANOUT~
in_pld_tx_pma_data[49] => ~NO_FANOUT~
in_pld_tx_pma_data[50] => ~NO_FANOUT~
in_pld_tx_pma_data[51] => ~NO_FANOUT~
in_pld_tx_pma_data[52] => ~NO_FANOUT~
in_pld_tx_pma_data[53] => ~NO_FANOUT~
in_pld_tx_pma_data[54] => ~NO_FANOUT~
in_pld_tx_pma_data[55] => ~NO_FANOUT~
in_pld_tx_pma_data[56] => ~NO_FANOUT~
in_pld_tx_pma_data[57] => ~NO_FANOUT~
in_pld_tx_pma_data[58] => ~NO_FANOUT~
in_pld_tx_pma_data[59] => ~NO_FANOUT~
in_pld_tx_pma_data[60] => ~NO_FANOUT~
in_pld_tx_pma_data[61] => ~NO_FANOUT~
in_pld_tx_pma_data[62] => ~NO_FANOUT~
in_pld_tx_pma_data[63] => ~NO_FANOUT~
in_pld_tx_pma_data[64] => ~NO_FANOUT~
in_pld_tx_pma_data[65] => ~NO_FANOUT~
in_pld_tx_pma_data[66] => ~NO_FANOUT~
in_pld_tx_pma_data[67] => ~NO_FANOUT~
in_pld_tx_pma_data[68] => ~NO_FANOUT~
in_pld_tx_pma_data[69] => ~NO_FANOUT~
in_pld_tx_pma_data[70] => ~NO_FANOUT~
in_pld_tx_pma_data[71] => ~NO_FANOUT~
in_pld_tx_pma_data[72] => ~NO_FANOUT~
in_pld_tx_pma_data[73] => ~NO_FANOUT~
in_pld_tx_pma_data[74] => ~NO_FANOUT~
in_pld_tx_pma_data[75] => ~NO_FANOUT~
in_pld_tx_pma_data[76] => ~NO_FANOUT~
in_pld_tx_pma_data[77] => ~NO_FANOUT~
in_pld_tx_pma_data[78] => ~NO_FANOUT~
in_pld_tx_pma_data[79] => ~NO_FANOUT~
in_pma_hclk[0] => in_pma_hclk[0].IN1
in_pma_reserved_in[0] => in_pma_reserved_in[0].IN1
in_pma_reserved_in[1] => in_pma_reserved_in[1].IN1
in_pma_reserved_in[2] => in_pma_reserved_in[2].IN1
in_pma_reserved_in[3] => in_pma_reserved_in[3].IN1
in_pma_reserved_in[4] => in_pma_reserved_in[4].IN1
in_pma_rx_freq_tx_cmu_pll_lock_in[0] => in_pma_rx_freq_tx_cmu_pll_lock_in[0].IN1
out_agg_align_det_sync[0] <= av_pcs:inst_av_pcs.out_agg_align_det_sync
out_agg_align_det_sync[1] <= av_pcs:inst_av_pcs.out_agg_align_det_sync
out_agg_align_status_sync[0] <= av_pcs:inst_av_pcs.out_agg_align_status_sync
out_agg_cg_comp_rd_d_out[0] <= av_pcs:inst_av_pcs.out_agg_cg_comp_rd_d_out
out_agg_cg_comp_rd_d_out[1] <= av_pcs:inst_av_pcs.out_agg_cg_comp_rd_d_out
out_agg_cg_comp_wr_out[0] <= av_pcs:inst_av_pcs.out_agg_cg_comp_wr_out
out_agg_cg_comp_wr_out[1] <= av_pcs:inst_av_pcs.out_agg_cg_comp_wr_out
out_agg_dec_ctl[0] <= av_pcs:inst_av_pcs.out_agg_dec_ctl
out_agg_dec_data[0] <= av_pcs:inst_av_pcs.out_agg_dec_data
out_agg_dec_data[1] <= av_pcs:inst_av_pcs.out_agg_dec_data
out_agg_dec_data[2] <= av_pcs:inst_av_pcs.out_agg_dec_data
out_agg_dec_data[3] <= av_pcs:inst_av_pcs.out_agg_dec_data
out_agg_dec_data[4] <= av_pcs:inst_av_pcs.out_agg_dec_data
out_agg_dec_data[5] <= av_pcs:inst_av_pcs.out_agg_dec_data
out_agg_dec_data[6] <= av_pcs:inst_av_pcs.out_agg_dec_data
out_agg_dec_data[7] <= av_pcs:inst_av_pcs.out_agg_dec_data
out_agg_dec_data_valid[0] <= av_pcs:inst_av_pcs.out_agg_dec_data_valid
out_agg_del_cond_met_out[0] <= av_pcs:inst_av_pcs.out_agg_del_cond_met_out
out_agg_fifo_ovr_out[0] <= av_pcs:inst_av_pcs.out_agg_fifo_ovr_out
out_agg_fifo_rd_out_comp[0] <= av_pcs:inst_av_pcs.out_agg_fifo_rd_out_comp
out_agg_insert_incomplete_out[0] <= av_pcs:inst_av_pcs.out_agg_insert_incomplete_out
out_agg_latency_comp_out[0] <= av_pcs:inst_av_pcs.out_agg_latency_comp_out
out_agg_rd_align[0] <= av_pcs:inst_av_pcs.out_agg_rd_align
out_agg_rd_align[1] <= av_pcs:inst_av_pcs.out_agg_rd_align
out_agg_rd_enable_sync[0] <= av_pcs:inst_av_pcs.out_agg_rd_enable_sync
out_agg_refclk_dig[0] <= av_pcs:inst_av_pcs.out_agg_refclk_dig
out_agg_running_disp[0] <= av_pcs:inst_av_pcs.out_agg_running_disp
out_agg_running_disp[1] <= av_pcs:inst_av_pcs.out_agg_running_disp
out_agg_rxpcs_rst[0] <= av_pcs:inst_av_pcs.out_agg_rxpcs_rst
out_agg_scan_mode_n[0] <= av_pcs:inst_av_pcs.out_agg_scan_mode_n
out_agg_scan_shift_n[0] <= av_pcs:inst_av_pcs.out_agg_scan_shift_n
out_agg_sync_status[0] <= av_pcs:inst_av_pcs.out_agg_sync_status
out_agg_tx_ctl_tc[0] <= av_pcs:inst_av_pcs.out_agg_tx_ctl_tc
out_agg_tx_data_tc[0] <= av_pcs:inst_av_pcs.out_agg_tx_data_tc
out_agg_tx_data_tc[1] <= av_pcs:inst_av_pcs.out_agg_tx_data_tc
out_agg_tx_data_tc[2] <= av_pcs:inst_av_pcs.out_agg_tx_data_tc
out_agg_tx_data_tc[3] <= av_pcs:inst_av_pcs.out_agg_tx_data_tc
out_agg_tx_data_tc[4] <= av_pcs:inst_av_pcs.out_agg_tx_data_tc
out_agg_tx_data_tc[5] <= av_pcs:inst_av_pcs.out_agg_tx_data_tc
out_agg_tx_data_tc[6] <= av_pcs:inst_av_pcs.out_agg_tx_data_tc
out_agg_tx_data_tc[7] <= av_pcs:inst_av_pcs.out_agg_tx_data_tc
out_agg_txpcs_rst[0] <= av_pcs:inst_av_pcs.out_agg_txpcs_rst
out_emsip_com_clk_out[0] <= av_pcs:inst_av_pcs.out_emsip_com_clk_out
out_emsip_com_clk_out[1] <= av_pcs:inst_av_pcs.out_emsip_com_clk_out
out_emsip_com_clk_out[2] <= av_pcs:inst_av_pcs.out_emsip_com_clk_out
out_emsip_com_out[0] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[1] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[2] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[3] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[4] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[5] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[6] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[7] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[8] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[9] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[10] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[11] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[12] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[13] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[14] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[15] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[16] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[17] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[18] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[19] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[20] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[21] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[22] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[23] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[24] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[25] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_com_out[26] <= av_pcs:inst_av_pcs.out_emsip_com_out
out_emsip_rx_out[0] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[1] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[2] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[3] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[4] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[5] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[6] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[7] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[8] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[9] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[10] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[11] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[12] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[13] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[14] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[15] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[16] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[17] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[18] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[19] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[20] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[21] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[22] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[23] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[24] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[25] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[26] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[27] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[28] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[29] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[30] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[31] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[32] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[33] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[34] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[35] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[36] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[37] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[38] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[39] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[40] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[41] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[42] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[43] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[44] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[45] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[46] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[47] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[48] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[49] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[50] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[51] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[52] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[53] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[54] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[55] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[56] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[57] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[58] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[59] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[60] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[61] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[62] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[63] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[64] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[65] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[66] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[67] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[68] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[69] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[70] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[71] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[72] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[73] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[74] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[75] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[76] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[77] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[78] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[79] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[80] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[81] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[82] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[83] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[84] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[85] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[86] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[87] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[88] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[89] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[90] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[91] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[92] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[93] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[94] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[95] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[96] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[97] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[98] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[99] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[100] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[101] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[102] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[103] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[104] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[105] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[106] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[107] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[108] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[109] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[110] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[111] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[112] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[113] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[114] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[115] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[116] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[117] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[118] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[119] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[120] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[121] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[122] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[123] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[124] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[125] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[126] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[127] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_out[128] <= av_pcs:inst_av_pcs.out_emsip_rx_out
out_emsip_rx_special_out[0] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[1] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[2] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[3] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[4] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[5] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[6] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[7] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[8] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[9] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[10] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[11] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[12] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[13] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[14] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_rx_special_out[15] <= av_pcs:inst_av_pcs.out_emsip_rx_special_out
out_emsip_tx_clk_out[0] <= av_pcs:inst_av_pcs.out_emsip_tx_clk_out
out_emsip_tx_clk_out[1] <= av_pcs:inst_av_pcs.out_emsip_tx_clk_out
out_emsip_tx_clk_out[2] <= av_pcs:inst_av_pcs.out_emsip_tx_clk_out
out_emsip_tx_special_out[0] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[1] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[2] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[3] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[4] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[5] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[6] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[7] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[8] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[9] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[10] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[11] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[12] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[13] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[14] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_emsip_tx_special_out[15] <= av_pcs:inst_av_pcs.out_emsip_tx_special_out
out_pld_8g_a1a2_k1k2_flag[0] <= av_pcs:inst_av_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[1] <= av_pcs:inst_av_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[2] <= av_pcs:inst_av_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[3] <= av_pcs:inst_av_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_align_status[0] <= av_pcs:inst_av_pcs.out_pld_8g_align_status
out_pld_8g_bistdone[0] <= av_pcs:inst_av_pcs.out_pld_8g_bistdone
out_pld_8g_bisterr[0] <= av_pcs:inst_av_pcs.out_pld_8g_bisterr
out_pld_8g_byteord_flag[0] <= av_pcs:inst_av_pcs.out_pld_8g_byteord_flag
out_pld_8g_empty_rmf[0] <= av_pcs:inst_av_pcs.out_pld_8g_empty_rmf
out_pld_8g_empty_rx[0] <= av_pcs:inst_av_pcs.out_pld_8g_empty_rx
out_pld_8g_empty_tx[0] <= av_pcs:inst_av_pcs.out_pld_8g_empty_tx
out_pld_8g_full_rmf[0] <= av_pcs:inst_av_pcs.out_pld_8g_full_rmf
out_pld_8g_full_rx[0] <= av_pcs:inst_av_pcs.out_pld_8g_full_rx
out_pld_8g_full_tx[0] <= av_pcs:inst_av_pcs.out_pld_8g_full_tx
out_pld_8g_phystatus[0] <= av_pcs:inst_av_pcs.out_pld_8g_phystatus
out_pld_8g_rlv_lt[0] <= av_pcs:inst_av_pcs.out_pld_8g_rlv_lt
out_pld_8g_rx_clk_out[0] <= av_pcs:inst_av_pcs.out_pld_8g_rx_clk_out
out_pld_8g_rx_data_valid[0] <= av_pcs:inst_av_pcs.out_pld_8g_rx_data_valid
out_pld_8g_rx_data_valid[1] <= av_pcs:inst_av_pcs.out_pld_8g_rx_data_valid
out_pld_8g_rx_data_valid[2] <= av_pcs:inst_av_pcs.out_pld_8g_rx_data_valid
out_pld_8g_rx_data_valid[3] <= av_pcs:inst_av_pcs.out_pld_8g_rx_data_valid
out_pld_8g_rxelecidle[0] <= av_pcs:inst_av_pcs.out_pld_8g_rxelecidle
out_pld_8g_rxstatus[0] <= av_pcs:inst_av_pcs.out_pld_8g_rxstatus
out_pld_8g_rxstatus[1] <= av_pcs:inst_av_pcs.out_pld_8g_rxstatus
out_pld_8g_rxstatus[2] <= av_pcs:inst_av_pcs.out_pld_8g_rxstatus
out_pld_8g_rxvalid[0] <= av_pcs:inst_av_pcs.out_pld_8g_rxvalid
out_pld_8g_signal_detect_out[0] <= av_pcs:inst_av_pcs.out_pld_8g_signal_detect_out
out_pld_8g_tx_clk_out[0] <= av_pcs:inst_av_pcs.out_pld_8g_tx_clk_out
out_pld_8g_wa_boundary[0] <= av_pcs:inst_av_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[1] <= av_pcs:inst_av_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[2] <= av_pcs:inst_av_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[3] <= av_pcs:inst_av_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[4] <= av_pcs:inst_av_pcs.out_pld_8g_wa_boundary
out_pld_clklow[0] <= av_pcs:inst_av_pcs.out_pld_clklow
out_pld_fref[0] <= av_pcs:inst_av_pcs.out_pld_fref
out_pld_reserved_out[0] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[1] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[2] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[3] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[4] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[5] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[6] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[7] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[8] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[9] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_reserved_out[10] <= av_pcs:inst_av_pcs.out_pld_reserved_out
out_pld_rx_data[0] <= out_pld_rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[1] <= out_pld_rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[2] <= out_pld_rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[3] <= out_pld_rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[4] <= out_pld_rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[5] <= out_pld_rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[6] <= out_pld_rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[7] <= out_pld_rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[8] <= out_pld_rx_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[9] <= out_pld_rx_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[10] <= out_pld_rx_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[11] <= out_pld_rx_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[12] <= out_pld_rx_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[13] <= out_pld_rx_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[14] <= out_pld_rx_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[15] <= out_pld_rx_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[16] <= out_pld_rx_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[17] <= out_pld_rx_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[18] <= out_pld_rx_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[19] <= out_pld_rx_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[20] <= out_pld_rx_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[21] <= out_pld_rx_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[22] <= out_pld_rx_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[23] <= out_pld_rx_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[24] <= out_pld_rx_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[25] <= out_pld_rx_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[26] <= out_pld_rx_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[27] <= out_pld_rx_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[28] <= out_pld_rx_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[29] <= out_pld_rx_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[30] <= out_pld_rx_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[31] <= out_pld_rx_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[32] <= out_pld_rx_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[33] <= out_pld_rx_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[34] <= out_pld_rx_data[34].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[35] <= out_pld_rx_data[35].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[36] <= out_pld_rx_data[36].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[37] <= out_pld_rx_data[37].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[38] <= out_pld_rx_data[38].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[39] <= out_pld_rx_data[39].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[40] <= out_pld_rx_data[40].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[41] <= out_pld_rx_data[41].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[42] <= out_pld_rx_data[42].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[43] <= out_pld_rx_data[43].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[44] <= out_pld_rx_data[44].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[45] <= out_pld_rx_data[45].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[46] <= out_pld_rx_data[46].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[47] <= out_pld_rx_data[47].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[48] <= out_pld_rx_data[48].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[49] <= out_pld_rx_data[49].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[50] <= out_pld_rx_data[50].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[51] <= out_pld_rx_data[51].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[52] <= out_pld_rx_data[52].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[53] <= out_pld_rx_data[53].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[54] <= out_pld_rx_data[54].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[55] <= out_pld_rx_data[55].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[56] <= out_pld_rx_data[56].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[57] <= out_pld_rx_data[57].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[58] <= out_pld_rx_data[58].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[59] <= out_pld_rx_data[59].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[60] <= out_pld_rx_data[60].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[61] <= out_pld_rx_data[61].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[62] <= out_pld_rx_data[62].DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[63] <= out_pld_rx_data[63].DB_MAX_OUTPUT_PORT_TYPE
out_pld_test_data[0] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[1] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[2] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[3] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[4] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[5] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[6] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[7] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[8] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[9] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[10] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[11] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[12] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[13] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[14] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[15] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[16] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[17] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[18] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_data[19] <= av_pcs:inst_av_pcs.out_pld_test_data
out_pld_test_si_to_agg_out[0] <= av_pcs:inst_av_pcs.out_pld_test_si_to_agg_out
out_pma_current_coeff[0] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[1] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[2] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[3] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[4] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[5] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[6] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[7] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[8] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[9] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[10] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_current_coeff[11] <= av_pcs:inst_av_pcs.out_pma_current_coeff
out_pma_nfrzdrv[0] <= av_pcs:inst_av_pcs.out_pma_nfrzdrv
out_pma_partial_reconfig[0] <= av_pcs:inst_av_pcs.out_pma_partial_reconfig
out_pma_ppm_lock[0] <= out_pma_ppm_lock[0].DB_MAX_OUTPUT_PORT_TYPE
out_pma_reserved_out[0] <= av_pcs:inst_av_pcs.out_pma_reserved_out
out_pma_reserved_out[1] <= av_pcs:inst_av_pcs.out_pma_reserved_out
out_pma_reserved_out[2] <= av_pcs:inst_av_pcs.out_pma_reserved_out
out_pma_reserved_out[3] <= av_pcs:inst_av_pcs.out_pma_reserved_out
out_pma_reserved_out[4] <= av_pcs:inst_av_pcs.out_pma_reserved_out
out_pma_rx_clk_out[0] <= av_pcs:inst_av_pcs.out_pma_rx_clk_out
out_pma_tx_clk_out[0] <= av_pcs:inst_av_pcs.out_pma_tx_clk_out
reconfig_to_xcvr[0] => reconfig_to_xcvr[0].IN1
reconfig_to_xcvr[1] => reconfig_to_xcvr[1].IN1
reconfig_to_xcvr[2] => reconfig_to_xcvr[2].IN1
reconfig_to_xcvr[3] => reconfig_to_xcvr[3].IN1
reconfig_to_xcvr[4] => reconfig_to_xcvr[4].IN1
reconfig_to_xcvr[5] => reconfig_to_xcvr[5].IN1
reconfig_to_xcvr[6] => reconfig_to_xcvr[6].IN1
reconfig_to_xcvr[7] => reconfig_to_xcvr[7].IN1
reconfig_to_xcvr[8] => reconfig_to_xcvr[8].IN1
reconfig_to_xcvr[9] => reconfig_to_xcvr[9].IN1
reconfig_to_xcvr[10] => reconfig_to_xcvr[10].IN1
reconfig_to_xcvr[11] => reconfig_to_xcvr[11].IN1
reconfig_to_xcvr[12] => reconfig_to_xcvr[12].IN1
reconfig_to_xcvr[13] => reconfig_to_xcvr[13].IN1
reconfig_to_xcvr[14] => reconfig_to_xcvr[14].IN1
reconfig_to_xcvr[15] => reconfig_to_xcvr[15].IN1
reconfig_to_xcvr[16] => reconfig_to_xcvr[16].IN1
reconfig_to_xcvr[17] => reconfig_to_xcvr[17].IN1
reconfig_to_xcvr[18] => reconfig_to_xcvr[18].IN1
reconfig_to_xcvr[19] => reconfig_to_xcvr[19].IN1
reconfig_to_xcvr[20] => reconfig_to_xcvr[20].IN1
reconfig_to_xcvr[21] => reconfig_to_xcvr[21].IN1
reconfig_to_xcvr[22] => reconfig_to_xcvr[22].IN1
reconfig_to_xcvr[23] => reconfig_to_xcvr[23].IN1
reconfig_to_xcvr[24] => reconfig_to_xcvr[24].IN1
reconfig_to_xcvr[25] => reconfig_to_xcvr[25].IN1
reconfig_to_xcvr[26] => reconfig_to_xcvr[26].IN1
reconfig_to_xcvr[27] => reconfig_to_xcvr[27].IN1
reconfig_to_xcvr[28] => reconfig_to_xcvr[28].IN1
reconfig_to_xcvr[29] => reconfig_to_xcvr[29].IN1
reconfig_to_xcvr[30] => reconfig_to_xcvr[30].IN1
reconfig_to_xcvr[31] => reconfig_to_xcvr[31].IN1
reconfig_to_xcvr[32] => reconfig_to_xcvr[32].IN1
reconfig_to_xcvr[33] => reconfig_to_xcvr[33].IN1
reconfig_to_xcvr[34] => reconfig_to_xcvr[34].IN1
reconfig_to_xcvr[35] => reconfig_to_xcvr[35].IN1
reconfig_to_xcvr[36] => reconfig_to_xcvr[36].IN1
reconfig_to_xcvr[37] => reconfig_to_xcvr[37].IN1
reconfig_to_xcvr[38] => reconfig_to_xcvr[38].IN1
reconfig_to_xcvr[39] => reconfig_to_xcvr[39].IN1
reconfig_to_xcvr[40] => reconfig_to_xcvr[40].IN1
reconfig_to_xcvr[41] => reconfig_to_xcvr[41].IN1
reconfig_to_xcvr[42] => reconfig_to_xcvr[42].IN1
reconfig_to_xcvr[43] => reconfig_to_xcvr[43].IN1
reconfig_to_xcvr[44] => reconfig_to_xcvr[44].IN1
reconfig_to_xcvr[45] => reconfig_to_xcvr[45].IN1
reconfig_to_xcvr[46] => reconfig_to_xcvr[46].IN1
reconfig_to_xcvr[47] => reconfig_to_xcvr[47].IN1
reconfig_to_xcvr[48] => reconfig_to_xcvr[48].IN1
reconfig_to_xcvr[49] => reconfig_to_xcvr[49].IN1
reconfig_to_xcvr[50] => reconfig_to_xcvr[50].IN1
reconfig_to_xcvr[51] => reconfig_to_xcvr[51].IN1
reconfig_to_xcvr[52] => reconfig_to_xcvr[52].IN1
reconfig_to_xcvr[53] => reconfig_to_xcvr[53].IN1
reconfig_to_xcvr[54] => reconfig_to_xcvr[54].IN1
reconfig_to_xcvr[55] => reconfig_to_xcvr[55].IN1
reconfig_to_xcvr[56] => reconfig_to_xcvr[56].IN1
reconfig_to_xcvr[57] => reconfig_to_xcvr[57].IN1
reconfig_to_xcvr[58] => reconfig_to_xcvr[58].IN1
reconfig_to_xcvr[59] => reconfig_to_xcvr[59].IN1
reconfig_to_xcvr[60] => reconfig_to_xcvr[60].IN1
reconfig_to_xcvr[61] => reconfig_to_xcvr[61].IN1
reconfig_to_xcvr[62] => reconfig_to_xcvr[62].IN1
reconfig_to_xcvr[63] => reconfig_to_xcvr[63].IN1
reconfig_to_xcvr[64] => reconfig_to_xcvr[64].IN1
reconfig_to_xcvr[65] => reconfig_to_xcvr[65].IN1
reconfig_to_xcvr[66] => reconfig_to_xcvr[66].IN1
reconfig_to_xcvr[67] => reconfig_to_xcvr[67].IN1
reconfig_to_xcvr[68] => reconfig_to_xcvr[68].IN1
reconfig_to_xcvr[69] => reconfig_to_xcvr[69].IN1
reconfig_from_xcvr[0] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[1] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[2] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[3] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[4] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[5] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[6] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[7] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[8] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[9] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[10] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[11] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[12] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[13] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[14] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[15] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[16] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[17] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[18] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[19] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[20] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[21] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[22] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[23] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[24] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[25] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[26] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[27] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[28] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[29] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[30] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[31] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[32] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[33] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[34] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[35] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[36] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[37] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[38] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[39] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[40] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[41] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[42] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[43] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[44] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
reconfig_from_xcvr[45] <= av_xcvr_avmm:inst_av_xcvr_avmm.reconfig_from_xcvr
seriallpbken[0] => seriallpbken[0].IN1
in_pld_8g_pld_rx_clk[0] => in_pld_8g_pld_rx_clk[0].IN2
in_pld_8g_txurstpcs_n[0] => in_pld_8g_txurstpcs_n[0].IN1
in_pld_8g_rxurstpcs_n[0] => in_pld_8g_rxurstpcs_n[0].IN1
rx_crurstn[0] => rx_crurstn[0].IN1
in_pld_rxpma_rstb_in[0] => in_pld_rxpma_rstb_in[0].IN1
tx_cal_busy[0] <= av_xcvr_avmm:inst_av_xcvr_avmm.tx_cal_busy
rx_cal_busy[0] <= av_xcvr_avmm:inst_av_xcvr_avmm.rx_cal_busy
rx_sd[0] <= rx_sd[0].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma
calclk => calclk.IN1
seriallpbken[0] => ~NO_FANOUT~
pciesw[0] => ~NO_FANOUT~
rx_rstn[0] => ~NO_FANOUT~
rx_crurstn[0] => ~NO_FANOUT~
rx_datain[0] => ~NO_FANOUT~
rx_bslip[0] => ~NO_FANOUT~
rx_cdr_ref_clk[0] => ~NO_FANOUT~
rx_ltr[0] => ~NO_FANOUT~
rx_ltd[0] => ~NO_FANOUT~
rx_freqlock[0] => ~NO_FANOUT~
rx_earlyeios[0] => ~NO_FANOUT~
rx_hardoccalen[0] => ~NO_FANOUT~
rx_clkdivrx[0] <= <GND>
rx_dataout[0] <= <GND>
rx_dataout[1] <= <GND>
rx_dataout[2] <= <GND>
rx_dataout[3] <= <GND>
rx_dataout[4] <= <GND>
rx_dataout[5] <= <GND>
rx_dataout[6] <= <GND>
rx_dataout[7] <= <GND>
rx_dataout[8] <= <GND>
rx_dataout[9] <= <GND>
rx_dataout[10] <= <GND>
rx_dataout[11] <= <GND>
rx_dataout[12] <= <GND>
rx_dataout[13] <= <GND>
rx_dataout[14] <= <GND>
rx_dataout[15] <= <GND>
rx_dataout[16] <= <GND>
rx_dataout[17] <= <GND>
rx_dataout[18] <= <GND>
rx_dataout[19] <= <GND>
rx_sd[0] <= <GND>
rx_clklow[0] <= <GND>
rx_fref[0] <= <GND>
rx_is_lockedtodata[0] <= <GND>
rx_is_lockedtoref[0] <= <GND>
out_pcs_signal_ok[0] <= <GND>
out_pcs_rx_pll_phase_lock_out[0] <= <GND>
tx_datain[0] => tx_datain[0].IN1
tx_datain[1] => tx_datain[1].IN1
tx_datain[2] => tx_datain[2].IN1
tx_datain[3] => tx_datain[3].IN1
tx_datain[4] => tx_datain[4].IN1
tx_datain[5] => tx_datain[5].IN1
tx_datain[6] => tx_datain[6].IN1
tx_datain[7] => tx_datain[7].IN1
tx_datain[8] => tx_datain[8].IN1
tx_datain[9] => tx_datain[9].IN1
tx_datain[10] => tx_datain[10].IN1
tx_datain[11] => tx_datain[11].IN1
tx_datain[12] => tx_datain[12].IN1
tx_datain[13] => tx_datain[13].IN1
tx_datain[14] => tx_datain[14].IN1
tx_datain[15] => tx_datain[15].IN1
tx_datain[16] => tx_datain[16].IN1
tx_datain[17] => tx_datain[17].IN1
tx_datain[18] => tx_datain[18].IN1
tx_datain[19] => tx_datain[19].IN1
tx_txelecidl[0] => tx_txelecidl[0].IN1
tx_rxdetclk => tx_rxdetclk.IN1
tx_txdetrx[0] => tx_txdetrx[0].IN1
tx_dataout[0] <= av_tx_pma:av_tx_pma.dataout
tx_rxdetectvalid[0] <= av_tx_pma:av_tx_pma.rxdetectvalid
tx_rxfound[0] <= av_tx_pma:av_tx_pma.rxfound
tx_rstn => tx_rstn.IN1
tx_clkdivtx[0] <= av_tx_pma:av_tx_pma.clkdivtx
tx_ser_clk[0] => tx_ser_clk[0].IN1
tx_pcsrstn => tx_pcsrstn.IN1
tx_fref => tx_fref.IN1
tx_rstn_cgb_master[0] => tx_rstn_cgb_master[0].IN1
tx_cpulsein[0] => tx_cpulsein[0].IN1
tx_hclkin[0] => tx_hclkin[0].IN1
tx_lfclkin[0] => tx_lfclkin[0].IN1
tx_pclkin[0] => tx_pclkin[0].IN1
tx_pclkin[1] => tx_pclkin[1].IN1
tx_pclkin[2] => tx_pclkin[2].IN1
tx_pcieswdone[0] <= <GND>
pma_avmmrstn[0] => pma_avmmrstn[0].IN1
pma_avmmclk[0] => pma_avmmclk[0].IN1
pma_avmmwrite[0] => pma_avmmwrite[0].IN1
pma_avmmread[0] => pma_avmmread[0].IN1
pma_avmmbyteen[0] => pma_avmmbyteen[0].IN1
pma_avmmbyteen[1] => pma_avmmbyteen[1].IN1
pma_avmmaddress[0] => pma_avmmaddress[0].IN1
pma_avmmaddress[1] => pma_avmmaddress[1].IN1
pma_avmmaddress[2] => pma_avmmaddress[2].IN1
pma_avmmaddress[3] => pma_avmmaddress[3].IN1
pma_avmmaddress[4] => pma_avmmaddress[4].IN1
pma_avmmaddress[5] => pma_avmmaddress[5].IN1
pma_avmmaddress[6] => pma_avmmaddress[6].IN1
pma_avmmaddress[7] => pma_avmmaddress[7].IN1
pma_avmmaddress[8] => pma_avmmaddress[8].IN1
pma_avmmaddress[9] => pma_avmmaddress[9].IN1
pma_avmmaddress[10] => pma_avmmaddress[10].IN1
pma_avmmwritedata[0] => pma_avmmwritedata[0].IN1
pma_avmmwritedata[1] => pma_avmmwritedata[1].IN1
pma_avmmwritedata[2] => pma_avmmwritedata[2].IN1
pma_avmmwritedata[3] => pma_avmmwritedata[3].IN1
pma_avmmwritedata[4] => pma_avmmwritedata[4].IN1
pma_avmmwritedata[5] => pma_avmmwritedata[5].IN1
pma_avmmwritedata[6] => pma_avmmwritedata[6].IN1
pma_avmmwritedata[7] => pma_avmmwritedata[7].IN1
pma_avmmwritedata[8] => pma_avmmwritedata[8].IN1
pma_avmmwritedata[9] => pma_avmmwritedata[9].IN1
pma_avmmwritedata[10] => pma_avmmwritedata[10].IN1
pma_avmmwritedata[11] => pma_avmmwritedata[11].IN1
pma_avmmwritedata[12] => pma_avmmwritedata[12].IN1
pma_avmmwritedata[13] => pma_avmmwritedata[13].IN1
pma_avmmwritedata[14] => pma_avmmwritedata[14].IN1
pma_avmmwritedata[15] => pma_avmmwritedata[15].IN1
pma_avmmreaddata_tx_cgb[0] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[1] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[2] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[3] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[4] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[5] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[6] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[7] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[8] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[9] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[10] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[11] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[12] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[13] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[14] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_cgb[15] <= av_tx_pma:av_tx_pma.avmmreaddata_cgb
pma_avmmreaddata_tx_ser[0] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[1] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[2] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[3] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[4] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[5] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[6] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[7] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[8] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[9] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[10] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[11] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[12] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[13] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[14] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_ser[15] <= av_tx_pma:av_tx_pma.avmmreaddata_ser
pma_avmmreaddata_tx_buf[0] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[1] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[2] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[3] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[4] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[5] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[6] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[7] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[8] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[9] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[10] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[11] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[12] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[13] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[14] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_tx_buf[15] <= av_tx_pma:av_tx_pma.avmmreaddata_buf
pma_avmmreaddata_rx_ser[0] <= <GND>
pma_avmmreaddata_rx_ser[1] <= <GND>
pma_avmmreaddata_rx_ser[2] <= <GND>
pma_avmmreaddata_rx_ser[3] <= <GND>
pma_avmmreaddata_rx_ser[4] <= <GND>
pma_avmmreaddata_rx_ser[5] <= <GND>
pma_avmmreaddata_rx_ser[6] <= <GND>
pma_avmmreaddata_rx_ser[7] <= <GND>
pma_avmmreaddata_rx_ser[8] <= <GND>
pma_avmmreaddata_rx_ser[9] <= <GND>
pma_avmmreaddata_rx_ser[10] <= <GND>
pma_avmmreaddata_rx_ser[11] <= <GND>
pma_avmmreaddata_rx_ser[12] <= <GND>
pma_avmmreaddata_rx_ser[13] <= <GND>
pma_avmmreaddata_rx_ser[14] <= <GND>
pma_avmmreaddata_rx_ser[15] <= <GND>
pma_avmmreaddata_rx_buf[0] <= <GND>
pma_avmmreaddata_rx_buf[1] <= <GND>
pma_avmmreaddata_rx_buf[2] <= <GND>
pma_avmmreaddata_rx_buf[3] <= <GND>
pma_avmmreaddata_rx_buf[4] <= <GND>
pma_avmmreaddata_rx_buf[5] <= <GND>
pma_avmmreaddata_rx_buf[6] <= <GND>
pma_avmmreaddata_rx_buf[7] <= <GND>
pma_avmmreaddata_rx_buf[8] <= <GND>
pma_avmmreaddata_rx_buf[9] <= <GND>
pma_avmmreaddata_rx_buf[10] <= <GND>
pma_avmmreaddata_rx_buf[11] <= <GND>
pma_avmmreaddata_rx_buf[12] <= <GND>
pma_avmmreaddata_rx_buf[13] <= <GND>
pma_avmmreaddata_rx_buf[14] <= <GND>
pma_avmmreaddata_rx_buf[15] <= <GND>
pma_avmmreaddata_rx_cdr[0] <= <GND>
pma_avmmreaddata_rx_cdr[1] <= <GND>
pma_avmmreaddata_rx_cdr[2] <= <GND>
pma_avmmreaddata_rx_cdr[3] <= <GND>
pma_avmmreaddata_rx_cdr[4] <= <GND>
pma_avmmreaddata_rx_cdr[5] <= <GND>
pma_avmmreaddata_rx_cdr[6] <= <GND>
pma_avmmreaddata_rx_cdr[7] <= <GND>
pma_avmmreaddata_rx_cdr[8] <= <GND>
pma_avmmreaddata_rx_cdr[9] <= <GND>
pma_avmmreaddata_rx_cdr[10] <= <GND>
pma_avmmreaddata_rx_cdr[11] <= <GND>
pma_avmmreaddata_rx_cdr[12] <= <GND>
pma_avmmreaddata_rx_cdr[13] <= <GND>
pma_avmmreaddata_rx_cdr[14] <= <GND>
pma_avmmreaddata_rx_cdr[15] <= <GND>
pma_avmmreaddata_rx_mux[0] <= <GND>
pma_avmmreaddata_rx_mux[1] <= <GND>
pma_avmmreaddata_rx_mux[2] <= <GND>
pma_avmmreaddata_rx_mux[3] <= <GND>
pma_avmmreaddata_rx_mux[4] <= <GND>
pma_avmmreaddata_rx_mux[5] <= <GND>
pma_avmmreaddata_rx_mux[6] <= <GND>
pma_avmmreaddata_rx_mux[7] <= <GND>
pma_avmmreaddata_rx_mux[8] <= <GND>
pma_avmmreaddata_rx_mux[9] <= <GND>
pma_avmmreaddata_rx_mux[10] <= <GND>
pma_avmmreaddata_rx_mux[11] <= <GND>
pma_avmmreaddata_rx_mux[12] <= <GND>
pma_avmmreaddata_rx_mux[13] <= <GND>
pma_avmmreaddata_rx_mux[14] <= <GND>
pma_avmmreaddata_rx_mux[15] <= <GND>
pma_blockselect_tx_cgb[0] <= av_tx_pma:av_tx_pma.blockselect_cgb
pma_blockselect_tx_ser[0] <= av_tx_pma:av_tx_pma.blockselect_ser
pma_blockselect_tx_buf[0] <= av_tx_pma:av_tx_pma.blockselect_buf
pma_blockselect_rx_ser[0] <= <GND>
pma_blockselect_rx_buf[0] <= <GND>
pma_blockselect_rx_cdr[0] <= <GND>
pma_blockselect_rx_mux[0] <= <GND>
pll_aux_atb_comp_out[0] <= av_tx_pma:av_tx_pma.atb_comp_out


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma
calclk[0] => calclk[0].IN1
datain[0] => dadtain_padded[0].IN1
datain[1] => dadtain_padded[1].IN1
datain[2] => dadtain_padded[2].IN1
datain[3] => dadtain_padded[3].IN1
datain[4] => dadtain_padded[4].IN1
datain[5] => dadtain_padded[5].IN1
datain[6] => dadtain_padded[6].IN1
datain[7] => dadtain_padded[7].IN1
datain[8] => dadtain_padded[8].IN1
datain[9] => dadtain_padded[9].IN1
datain[10] => dadtain_padded[10].IN1
datain[11] => dadtain_padded[11].IN1
datain[12] => dadtain_padded[12].IN1
datain[13] => dadtain_padded[13].IN1
datain[14] => dadtain_padded[14].IN1
datain[15] => dadtain_padded[15].IN1
datain[16] => dadtain_padded[16].IN1
datain[17] => dadtain_padded[17].IN1
datain[18] => dadtain_padded[18].IN1
datain[19] => dadtain_padded[19].IN1
txelecidl[0] => txelecidl[0].IN1
rxdetclk => rxdetclk.IN1
txdetrx[0] => txdetrx[0].IN1
dataout[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.dataout
rxdetectvalid[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.rxdetectvalid
rxfound[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.rxfound
rstn => rstn.IN1
seriallpbken[0] => seriallpbken[0].IN1
clkdivtx[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.clkdivtx
seriallpbkout[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.seriallpbkout
clk[0] => clk[0].IN1
pciesw => pciesw.IN1
pcsrstn => pcsrstn.IN1
fref => fref.IN1
rstn_cgb_master[0] => rstn_cgb_master[0].IN1
cpulsein[0] => ~NO_FANOUT~
hclkin[0] => ~NO_FANOUT~
lfclkin[0] => ~NO_FANOUT~
pclkin[0] => ~NO_FANOUT~
pclkin[1] => ~NO_FANOUT~
pclkin[2] => ~NO_FANOUT~
pcieswdone[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.pcieswdone
avmmrstn[0] => avmmrstn[0].IN1
avmmclk[0] => avmmclk[0].IN1
avmmwrite[0] => avmmwrite[0].IN1
avmmread[0] => avmmread[0].IN1
avmmbyteen[0] => avmmbyteen[0].IN1
avmmbyteen[1] => avmmbyteen[1].IN1
avmmaddress[0] => avmmaddress[0].IN1
avmmaddress[1] => avmmaddress[1].IN1
avmmaddress[2] => avmmaddress[2].IN1
avmmaddress[3] => avmmaddress[3].IN1
avmmaddress[4] => avmmaddress[4].IN1
avmmaddress[5] => avmmaddress[5].IN1
avmmaddress[6] => avmmaddress[6].IN1
avmmaddress[7] => avmmaddress[7].IN1
avmmaddress[8] => avmmaddress[8].IN1
avmmaddress[9] => avmmaddress[9].IN1
avmmaddress[10] => avmmaddress[10].IN1
avmmwritedata[0] => avmmwritedata[0].IN1
avmmwritedata[1] => avmmwritedata[1].IN1
avmmwritedata[2] => avmmwritedata[2].IN1
avmmwritedata[3] => avmmwritedata[3].IN1
avmmwritedata[4] => avmmwritedata[4].IN1
avmmwritedata[5] => avmmwritedata[5].IN1
avmmwritedata[6] => avmmwritedata[6].IN1
avmmwritedata[7] => avmmwritedata[7].IN1
avmmwritedata[8] => avmmwritedata[8].IN1
avmmwritedata[9] => avmmwritedata[9].IN1
avmmwritedata[10] => avmmwritedata[10].IN1
avmmwritedata[11] => avmmwritedata[11].IN1
avmmwritedata[12] => avmmwritedata[12].IN1
avmmwritedata[13] => avmmwritedata[13].IN1
avmmwritedata[14] => avmmwritedata[14].IN1
avmmwritedata[15] => avmmwritedata[15].IN1
avmmreaddata_cgb[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[1] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[2] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[3] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[4] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[5] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[6] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[7] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[8] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[9] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[10] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[11] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[12] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[13] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[14] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_cgb[15] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_cgb
avmmreaddata_ser[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[1] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[2] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[3] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[4] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[5] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[6] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[7] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[8] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[9] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[10] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[11] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[12] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[13] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[14] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_ser[15] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_ser
avmmreaddata_buf[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[1] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[2] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[3] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[4] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[5] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[6] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[7] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[8] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[9] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[10] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[11] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[12] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[13] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[14] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
avmmreaddata_buf[15] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.avmmreaddata_buf
blockselect_cgb[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.blockselect_cgb
blockselect_ser[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.blockselect_ser
blockselect_buf[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.blockselect_buf
atb_comp_out[0] <= av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst.atb_comp_out
vrlpbkp[0] => vrlpbkp[0].IN1
vrlpbkn[0] => vrlpbkn[0].IN1


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst
calclk => tx_pma_ch.tx_pma_buf.tx_pma_aux.I_CALCLK
datain[0] => tx_pma_ch.tx_pma_ser.I_DATAIN
datain[1] => tx_pma_ch.tx_pma_ser.I_DATAIN1
datain[2] => tx_pma_ch.tx_pma_ser.I_DATAIN2
datain[3] => tx_pma_ch.tx_pma_ser.I_DATAIN3
datain[4] => tx_pma_ch.tx_pma_ser.I_DATAIN4
datain[5] => tx_pma_ch.tx_pma_ser.I_DATAIN5
datain[6] => tx_pma_ch.tx_pma_ser.I_DATAIN6
datain[7] => tx_pma_ch.tx_pma_ser.I_DATAIN7
datain[8] => tx_pma_ch.tx_pma_ser.I_DATAIN8
datain[9] => tx_pma_ch.tx_pma_ser.I_DATAIN9
datain[10] => tx_pma_ch.tx_pma_ser.I_DATAIN10
datain[11] => tx_pma_ch.tx_pma_ser.I_DATAIN11
datain[12] => tx_pma_ch.tx_pma_ser.I_DATAIN12
datain[13] => tx_pma_ch.tx_pma_ser.I_DATAIN13
datain[14] => tx_pma_ch.tx_pma_ser.I_DATAIN14
datain[15] => tx_pma_ch.tx_pma_ser.I_DATAIN15
datain[16] => tx_pma_ch.tx_pma_ser.I_DATAIN16
datain[17] => tx_pma_ch.tx_pma_ser.I_DATAIN17
datain[18] => tx_pma_ch.tx_pma_ser.I_DATAIN18
datain[19] => tx_pma_ch.tx_pma_ser.I_DATAIN19
datain[20] => tx_pma_ch.tx_pma_ser.I_DATAIN20
datain[21] => tx_pma_ch.tx_pma_ser.I_DATAIN21
datain[22] => tx_pma_ch.tx_pma_ser.I_DATAIN22
datain[23] => tx_pma_ch.tx_pma_ser.I_DATAIN23
datain[24] => tx_pma_ch.tx_pma_ser.I_DATAIN24
datain[25] => tx_pma_ch.tx_pma_ser.I_DATAIN25
datain[26] => tx_pma_ch.tx_pma_ser.I_DATAIN26
datain[27] => tx_pma_ch.tx_pma_ser.I_DATAIN27
datain[28] => tx_pma_ch.tx_pma_ser.I_DATAIN28
datain[29] => tx_pma_ch.tx_pma_ser.I_DATAIN29
datain[30] => tx_pma_ch.tx_pma_ser.I_DATAIN30
datain[31] => tx_pma_ch.tx_pma_ser.I_DATAIN31
datain[32] => tx_pma_ch.tx_pma_ser.I_DATAIN32
datain[33] => tx_pma_ch.tx_pma_ser.I_DATAIN33
datain[34] => tx_pma_ch.tx_pma_ser.I_DATAIN34
datain[35] => tx_pma_ch.tx_pma_ser.I_DATAIN35
datain[36] => tx_pma_ch.tx_pma_ser.I_DATAIN36
datain[37] => tx_pma_ch.tx_pma_ser.I_DATAIN37
datain[38] => tx_pma_ch.tx_pma_ser.I_DATAIN38
datain[39] => tx_pma_ch.tx_pma_ser.I_DATAIN39
datain[40] => tx_pma_ch.tx_pma_ser.I_DATAIN40
datain[41] => tx_pma_ch.tx_pma_ser.I_DATAIN41
datain[42] => tx_pma_ch.tx_pma_ser.I_DATAIN42
datain[43] => tx_pma_ch.tx_pma_ser.I_DATAIN43
datain[44] => tx_pma_ch.tx_pma_ser.I_DATAIN44
datain[45] => tx_pma_ch.tx_pma_ser.I_DATAIN45
datain[46] => tx_pma_ch.tx_pma_ser.I_DATAIN46
datain[47] => tx_pma_ch.tx_pma_ser.I_DATAIN47
datain[48] => tx_pma_ch.tx_pma_ser.I_DATAIN48
datain[49] => tx_pma_ch.tx_pma_ser.I_DATAIN49
datain[50] => tx_pma_ch.tx_pma_ser.I_DATAIN50
datain[51] => tx_pma_ch.tx_pma_ser.I_DATAIN51
datain[52] => tx_pma_ch.tx_pma_ser.I_DATAIN52
datain[53] => tx_pma_ch.tx_pma_ser.I_DATAIN53
datain[54] => tx_pma_ch.tx_pma_ser.I_DATAIN54
datain[55] => tx_pma_ch.tx_pma_ser.I_DATAIN55
datain[56] => tx_pma_ch.tx_pma_ser.I_DATAIN56
datain[57] => tx_pma_ch.tx_pma_ser.I_DATAIN57
datain[58] => tx_pma_ch.tx_pma_ser.I_DATAIN58
datain[59] => tx_pma_ch.tx_pma_ser.I_DATAIN59
datain[60] => tx_pma_ch.tx_pma_ser.I_DATAIN60
datain[61] => tx_pma_ch.tx_pma_ser.I_DATAIN61
datain[62] => tx_pma_ch.tx_pma_ser.I_DATAIN62
datain[63] => tx_pma_ch.tx_pma_ser.I_DATAIN63
datain[64] => tx_pma_ch.tx_pma_ser.I_DATAIN64
datain[65] => tx_pma_ch.tx_pma_ser.I_DATAIN65
datain[66] => tx_pma_ch.tx_pma_ser.I_DATAIN66
datain[67] => tx_pma_ch.tx_pma_ser.I_DATAIN67
datain[68] => tx_pma_ch.tx_pma_ser.I_DATAIN68
datain[69] => tx_pma_ch.tx_pma_ser.I_DATAIN69
datain[70] => tx_pma_ch.tx_pma_ser.I_DATAIN70
datain[71] => tx_pma_ch.tx_pma_ser.I_DATAIN71
datain[72] => tx_pma_ch.tx_pma_ser.I_DATAIN72
datain[73] => tx_pma_ch.tx_pma_ser.I_DATAIN73
datain[74] => tx_pma_ch.tx_pma_ser.I_DATAIN74
datain[75] => tx_pma_ch.tx_pma_ser.I_DATAIN75
datain[76] => tx_pma_ch.tx_pma_ser.I_DATAIN76
datain[77] => tx_pma_ch.tx_pma_ser.I_DATAIN77
datain[78] => tx_pma_ch.tx_pma_ser.I_DATAIN78
datain[79] => tx_pma_ch.tx_pma_ser.I_DATAIN79
txelecidl => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_TXELECIDL
rxdetclk => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_RXDETCLK
txdetrx => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_TXDETRX
dataout <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_DATAOUT
rxdetectvalid <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_RXDETECTVALID
rxfound <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_RXFOUND
rstn => tx_pma_ch.tx_cgb.I_RSTN
rstn => tx_pma_ch.tx_pma_ser.I_RSTN
seriallpbken => tx_pma_ch.tx_pma_ser.SLPBK
clkdivtx <= tx_pma_ch.tx_pma_ser.O_CLKDIVTX
seriallpbkout <= tx_pma_ch.tx_pma_ser.O_LBVOP
clk[0] => tx_pma_ch.tx_cgb.I_CLKCDRLOC
pciesw => ~NO_FANOUT~
pcsrstn => ~NO_FANOUT~
fref => tx_pma_ch.tx_cgb.I_FREF
rstn_cgb_master[0] => ~NO_FANOUT~
cpulsein => ~NO_FANOUT~
hfclkpin => ~NO_FANOUT~
lfclkpin => ~NO_FANOUT~
pclkin[0] => ~NO_FANOUT~
pclkin[1] => ~NO_FANOUT~
pclkin[2] => ~NO_FANOUT~
pcieswdone <= tx_pma_ch.tx_cgb.O_PCIESWDONE
hfclkpout <= <GND>
lfclkpout <= <GND>
cpulseout <= <GND>
pclkout[0] <= <GND>
pclkout[1] <= <GND>
pclkout[2] <= <GND>
avmmrstn => tx_pma_ch.tx_cgb.I_AVMMRSTN
avmmrstn => tx_pma_ch.tx_pma_ser.I_AVMMRSTN
avmmrstn => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMRSTN
avmmclk => tx_pma_ch.tx_cgb.I_AVMMCLK
avmmclk => tx_pma_ch.tx_pma_ser.I_AVMMCLK
avmmclk => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMCLK
avmmwrite => tx_pma_ch.tx_cgb.I_AVMMWRITE
avmmwrite => tx_pma_ch.tx_pma_ser.I_AVMMWRITE
avmmwrite => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITE
avmmread => tx_pma_ch.tx_cgb.I_AVMMREAD
avmmread => tx_pma_ch.tx_pma_ser.I_AVMMREAD
avmmread => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMREAD
avmmbyteen[0] => tx_pma_ch.tx_cgb.I_AVMMBYTEEN
avmmbyteen[0] => tx_pma_ch.tx_pma_ser.I_AVMMBYTEEN
avmmbyteen[0] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMBYTEEN
avmmbyteen[1] => tx_pma_ch.tx_cgb.I_AVMMBYTEEN1
avmmbyteen[1] => tx_pma_ch.tx_pma_ser.I_AVMMBYTEEN1
avmmbyteen[1] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMBYTEEN1
avmmaddress[0] => tx_pma_ch.tx_cgb.I_AVMMADDRESS
avmmaddress[0] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS
avmmaddress[0] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS
avmmaddress[1] => tx_pma_ch.tx_cgb.I_AVMMADDRESS1
avmmaddress[1] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS1
avmmaddress[1] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS1
avmmaddress[2] => tx_pma_ch.tx_cgb.I_AVMMADDRESS2
avmmaddress[2] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS2
avmmaddress[2] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS2
avmmaddress[3] => tx_pma_ch.tx_cgb.I_AVMMADDRESS3
avmmaddress[3] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS3
avmmaddress[3] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS3
avmmaddress[4] => tx_pma_ch.tx_cgb.I_AVMMADDRESS4
avmmaddress[4] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS4
avmmaddress[4] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS4
avmmaddress[5] => tx_pma_ch.tx_cgb.I_AVMMADDRESS5
avmmaddress[5] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS5
avmmaddress[5] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS5
avmmaddress[6] => tx_pma_ch.tx_cgb.I_AVMMADDRESS6
avmmaddress[6] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS6
avmmaddress[6] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS6
avmmaddress[7] => tx_pma_ch.tx_cgb.I_AVMMADDRESS7
avmmaddress[7] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS7
avmmaddress[7] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS7
avmmaddress[8] => tx_pma_ch.tx_cgb.I_AVMMADDRESS8
avmmaddress[8] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS8
avmmaddress[8] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS8
avmmaddress[9] => tx_pma_ch.tx_cgb.I_AVMMADDRESS9
avmmaddress[9] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS9
avmmaddress[9] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS9
avmmaddress[10] => tx_pma_ch.tx_cgb.I_AVMMADDRESS10
avmmaddress[10] => tx_pma_ch.tx_pma_ser.I_AVMMADDRESS10
avmmaddress[10] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMADDRESS10
avmmwritedata[0] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA
avmmwritedata[0] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA
avmmwritedata[0] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA
avmmwritedata[1] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA1
avmmwritedata[1] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA1
avmmwritedata[1] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA1
avmmwritedata[2] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA2
avmmwritedata[2] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA2
avmmwritedata[2] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA2
avmmwritedata[3] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA3
avmmwritedata[3] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA3
avmmwritedata[3] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA3
avmmwritedata[4] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA4
avmmwritedata[4] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA4
avmmwritedata[4] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA4
avmmwritedata[5] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA5
avmmwritedata[5] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA5
avmmwritedata[5] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA5
avmmwritedata[6] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA6
avmmwritedata[6] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA6
avmmwritedata[6] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA6
avmmwritedata[7] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA7
avmmwritedata[7] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA7
avmmwritedata[7] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA7
avmmwritedata[8] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA8
avmmwritedata[8] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA8
avmmwritedata[8] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA8
avmmwritedata[9] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA9
avmmwritedata[9] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA9
avmmwritedata[9] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA9
avmmwritedata[10] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA10
avmmwritedata[10] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA10
avmmwritedata[10] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA10
avmmwritedata[11] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA11
avmmwritedata[11] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA11
avmmwritedata[11] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA11
avmmwritedata[12] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA12
avmmwritedata[12] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA12
avmmwritedata[12] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA12
avmmwritedata[13] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA13
avmmwritedata[13] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA13
avmmwritedata[13] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA13
avmmwritedata[14] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA14
avmmwritedata[14] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA14
avmmwritedata[14] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA14
avmmwritedata[15] => tx_pma_ch.tx_cgb.I_AVMMWRITEDATA15
avmmwritedata[15] => tx_pma_ch.tx_pma_ser.I_AVMMWRITEDATA15
avmmwritedata[15] => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_AVMMWRITEDATA15
avmmreaddata_cgb[0] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA
avmmreaddata_cgb[1] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA1
avmmreaddata_cgb[2] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA2
avmmreaddata_cgb[3] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA3
avmmreaddata_cgb[4] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA4
avmmreaddata_cgb[5] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA5
avmmreaddata_cgb[6] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA6
avmmreaddata_cgb[7] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA7
avmmreaddata_cgb[8] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA8
avmmreaddata_cgb[9] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA9
avmmreaddata_cgb[10] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA10
avmmreaddata_cgb[11] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA11
avmmreaddata_cgb[12] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA12
avmmreaddata_cgb[13] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA13
avmmreaddata_cgb[14] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA14
avmmreaddata_cgb[15] <= tx_pma_ch.tx_cgb.O_AVMMREADDATA15
avmmreaddata_ser[0] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA
avmmreaddata_ser[1] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA1
avmmreaddata_ser[2] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA2
avmmreaddata_ser[3] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA3
avmmreaddata_ser[4] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA4
avmmreaddata_ser[5] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA5
avmmreaddata_ser[6] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA6
avmmreaddata_ser[7] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA7
avmmreaddata_ser[8] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA8
avmmreaddata_ser[9] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA9
avmmreaddata_ser[10] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA10
avmmreaddata_ser[11] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA11
avmmreaddata_ser[12] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA12
avmmreaddata_ser[13] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA13
avmmreaddata_ser[14] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA14
avmmreaddata_ser[15] <= tx_pma_ch.tx_pma_ser.O_AVMMREADDATA15
avmmreaddata_buf[0] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA
avmmreaddata_buf[1] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA1
avmmreaddata_buf[2] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA2
avmmreaddata_buf[3] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA3
avmmreaddata_buf[4] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA4
avmmreaddata_buf[5] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA5
avmmreaddata_buf[6] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA6
avmmreaddata_buf[7] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA7
avmmreaddata_buf[8] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA8
avmmreaddata_buf[9] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA9
avmmreaddata_buf[10] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA10
avmmreaddata_buf[11] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA11
avmmreaddata_buf[12] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA12
avmmreaddata_buf[13] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA13
avmmreaddata_buf[14] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA14
avmmreaddata_buf[15] <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_AVMMREADDATA15
blockselect_cgb <= tx_pma_ch.tx_cgb.O_BLOCKSELECT
blockselect_ser <= tx_pma_ch.tx_pma_ser.O_BLOCKSELECT
blockselect_buf <= tx_pma_ch.tx_pma_buf.tx_pma_buf.O_BLOCKSELECT
atb_comp_out <= tx_pma_ch.tx_pma_buf.pll_aux.O_ATBCOMPOUT
vrlpbkp => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_VRLPBKP
vrlpbkn => tx_pma_ch.tx_pma_buf.tx_pma_buf.I_VRLPBKN


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs
in_agg_align_status[0] => in_agg_align_status[0].IN1
in_agg_align_status_sync_0[0] => in_agg_align_status_sync_0[0].IN1
in_agg_align_status_sync_0_top_or_bot[0] => in_agg_align_status_sync_0_top_or_bot[0].IN1
in_agg_align_status_top_or_bot[0] => in_agg_align_status_top_or_bot[0].IN1
in_agg_cg_comp_rd_d_all[0] => in_agg_cg_comp_rd_d_all[0].IN1
in_agg_cg_comp_rd_d_all_top_or_bot[0] => in_agg_cg_comp_rd_d_all_top_or_bot[0].IN1
in_agg_cg_comp_wr_all[0] => in_agg_cg_comp_wr_all[0].IN1
in_agg_cg_comp_wr_all_top_or_bot[0] => in_agg_cg_comp_wr_all_top_or_bot[0].IN1
in_agg_del_cond_met_0[0] => in_agg_del_cond_met_0[0].IN1
in_agg_del_cond_met_0_top_or_bot[0] => in_agg_del_cond_met_0_top_or_bot[0].IN1
in_agg_en_dskw_qd[0] => in_agg_en_dskw_qd[0].IN1
in_agg_en_dskw_qd_top_or_bot[0] => in_agg_en_dskw_qd_top_or_bot[0].IN1
in_agg_en_dskw_rd_ptrs[0] => in_agg_en_dskw_rd_ptrs[0].IN1
in_agg_en_dskw_rd_ptrs_top_or_bot[0] => in_agg_en_dskw_rd_ptrs_top_or_bot[0].IN1
in_agg_fifo_ovr_0[0] => in_agg_fifo_ovr_0[0].IN1
in_agg_fifo_ovr_0_top_or_bot[0] => in_agg_fifo_ovr_0_top_or_bot[0].IN1
in_agg_fifo_rd_in_comp_0[0] => in_agg_fifo_rd_in_comp_0[0].IN1
in_agg_fifo_rd_in_comp_0_top_or_bot[0] => in_agg_fifo_rd_in_comp_0_top_or_bot[0].IN1
in_agg_fifo_rst_rd_qd[0] => in_agg_fifo_rst_rd_qd[0].IN1
in_agg_fifo_rst_rd_qd_top_or_bot[0] => in_agg_fifo_rst_rd_qd_top_or_bot[0].IN1
in_agg_insert_incomplete_0[0] => in_agg_insert_incomplete_0[0].IN1
in_agg_insert_incomplete_0_top_or_bot[0] => in_agg_insert_incomplete_0_top_or_bot[0].IN1
in_agg_latency_comp_0[0] => in_agg_latency_comp_0[0].IN1
in_agg_latency_comp_0_top_or_bot[0] => in_agg_latency_comp_0_top_or_bot[0].IN1
in_agg_rcvd_clk_agg[0] => in_agg_rcvd_clk_agg[0].IN1
in_agg_rcvd_clk_agg_top_or_bot[0] => in_agg_rcvd_clk_agg_top_or_bot[0].IN1
in_agg_rx_control_rs[0] => in_agg_rx_control_rs[0].IN1
in_agg_rx_control_rs_top_or_bot[0] => in_agg_rx_control_rs_top_or_bot[0].IN1
in_agg_rx_data_rs[0] => in_agg_rx_data_rs[0].IN1
in_agg_rx_data_rs[1] => in_agg_rx_data_rs[1].IN1
in_agg_rx_data_rs[2] => in_agg_rx_data_rs[2].IN1
in_agg_rx_data_rs[3] => in_agg_rx_data_rs[3].IN1
in_agg_rx_data_rs[4] => in_agg_rx_data_rs[4].IN1
in_agg_rx_data_rs[5] => in_agg_rx_data_rs[5].IN1
in_agg_rx_data_rs[6] => in_agg_rx_data_rs[6].IN1
in_agg_rx_data_rs[7] => in_agg_rx_data_rs[7].IN1
in_agg_rx_data_rs_top_or_bot[0] => in_agg_rx_data_rs_top_or_bot[0].IN1
in_agg_rx_data_rs_top_or_bot[1] => in_agg_rx_data_rs_top_or_bot[1].IN1
in_agg_rx_data_rs_top_or_bot[2] => in_agg_rx_data_rs_top_or_bot[2].IN1
in_agg_rx_data_rs_top_or_bot[3] => in_agg_rx_data_rs_top_or_bot[3].IN1
in_agg_rx_data_rs_top_or_bot[4] => in_agg_rx_data_rs_top_or_bot[4].IN1
in_agg_rx_data_rs_top_or_bot[5] => in_agg_rx_data_rs_top_or_bot[5].IN1
in_agg_rx_data_rs_top_or_bot[6] => in_agg_rx_data_rs_top_or_bot[6].IN1
in_agg_rx_data_rs_top_or_bot[7] => in_agg_rx_data_rs_top_or_bot[7].IN1
in_agg_test_so_to_pld_in[0] => in_agg_test_so_to_pld_in[0].IN1
in_agg_testbus[0] => in_agg_testbus[0].IN1
in_agg_testbus[1] => in_agg_testbus[1].IN1
in_agg_testbus[2] => in_agg_testbus[2].IN1
in_agg_testbus[3] => in_agg_testbus[3].IN1
in_agg_testbus[4] => in_agg_testbus[4].IN1
in_agg_testbus[5] => in_agg_testbus[5].IN1
in_agg_testbus[6] => in_agg_testbus[6].IN1
in_agg_testbus[7] => in_agg_testbus[7].IN1
in_agg_testbus[8] => in_agg_testbus[8].IN1
in_agg_testbus[9] => in_agg_testbus[9].IN1
in_agg_testbus[10] => in_agg_testbus[10].IN1
in_agg_testbus[11] => in_agg_testbus[11].IN1
in_agg_testbus[12] => in_agg_testbus[12].IN1
in_agg_testbus[13] => in_agg_testbus[13].IN1
in_agg_testbus[14] => in_agg_testbus[14].IN1
in_agg_testbus[15] => in_agg_testbus[15].IN1
in_agg_tx_ctl_ts[0] => in_agg_tx_ctl_ts[0].IN1
in_agg_tx_ctl_ts_top_or_bot[0] => in_agg_tx_ctl_ts_top_or_bot[0].IN1
in_agg_tx_data_ts[0] => in_agg_tx_data_ts[0].IN1
in_agg_tx_data_ts[1] => in_agg_tx_data_ts[1].IN1
in_agg_tx_data_ts[2] => in_agg_tx_data_ts[2].IN1
in_agg_tx_data_ts[3] => in_agg_tx_data_ts[3].IN1
in_agg_tx_data_ts[4] => in_agg_tx_data_ts[4].IN1
in_agg_tx_data_ts[5] => in_agg_tx_data_ts[5].IN1
in_agg_tx_data_ts[6] => in_agg_tx_data_ts[6].IN1
in_agg_tx_data_ts[7] => in_agg_tx_data_ts[7].IN1
in_agg_tx_data_ts_top_or_bot[0] => in_agg_tx_data_ts_top_or_bot[0].IN1
in_agg_tx_data_ts_top_or_bot[1] => in_agg_tx_data_ts_top_or_bot[1].IN1
in_agg_tx_data_ts_top_or_bot[2] => in_agg_tx_data_ts_top_or_bot[2].IN1
in_agg_tx_data_ts_top_or_bot[3] => in_agg_tx_data_ts_top_or_bot[3].IN1
in_agg_tx_data_ts_top_or_bot[4] => in_agg_tx_data_ts_top_or_bot[4].IN1
in_agg_tx_data_ts_top_or_bot[5] => in_agg_tx_data_ts_top_or_bot[5].IN1
in_agg_tx_data_ts_top_or_bot[6] => in_agg_tx_data_ts_top_or_bot[6].IN1
in_agg_tx_data_ts_top_or_bot[7] => in_agg_tx_data_ts_top_or_bot[7].IN1
in_avmmaddress[0] => in_avmmaddress[0].IN1
in_avmmaddress[1] => in_avmmaddress[1].IN1
in_avmmaddress[2] => in_avmmaddress[2].IN1
in_avmmaddress[3] => in_avmmaddress[3].IN1
in_avmmaddress[4] => in_avmmaddress[4].IN1
in_avmmaddress[5] => in_avmmaddress[5].IN1
in_avmmaddress[6] => in_avmmaddress[6].IN1
in_avmmaddress[7] => in_avmmaddress[7].IN1
in_avmmaddress[8] => in_avmmaddress[8].IN1
in_avmmaddress[9] => in_avmmaddress[9].IN1
in_avmmaddress[10] => in_avmmaddress[10].IN1
in_avmmbyteen[0] => in_avmmbyteen[0].IN1
in_avmmbyteen[1] => in_avmmbyteen[1].IN1
in_avmmclk[0] => in_avmmclk[0].IN1
in_avmmread[0] => in_avmmread[0].IN1
in_avmmrstn[0] => in_avmmrstn[0].IN1
in_avmmwrite[0] => in_avmmwrite[0].IN1
in_avmmwritedata[0] => in_avmmwritedata[0].IN1
in_avmmwritedata[1] => in_avmmwritedata[1].IN1
in_avmmwritedata[2] => in_avmmwritedata[2].IN1
in_avmmwritedata[3] => in_avmmwritedata[3].IN1
in_avmmwritedata[4] => in_avmmwritedata[4].IN1
in_avmmwritedata[5] => in_avmmwritedata[5].IN1
in_avmmwritedata[6] => in_avmmwritedata[6].IN1
in_avmmwritedata[7] => in_avmmwritedata[7].IN1
in_avmmwritedata[8] => in_avmmwritedata[8].IN1
in_avmmwritedata[9] => in_avmmwritedata[9].IN1
in_avmmwritedata[10] => in_avmmwritedata[10].IN1
in_avmmwritedata[11] => in_avmmwritedata[11].IN1
in_avmmwritedata[12] => in_avmmwritedata[12].IN1
in_avmmwritedata[13] => in_avmmwritedata[13].IN1
in_avmmwritedata[14] => in_avmmwritedata[14].IN1
in_avmmwritedata[15] => in_avmmwritedata[15].IN1
in_emsip_com_in[0] => in_emsip_com_in[0].IN1
in_emsip_com_in[1] => in_emsip_com_in[1].IN1
in_emsip_com_in[2] => in_emsip_com_in[2].IN1
in_emsip_com_in[3] => in_emsip_com_in[3].IN1
in_emsip_com_in[4] => in_emsip_com_in[4].IN1
in_emsip_com_in[5] => in_emsip_com_in[5].IN1
in_emsip_com_in[6] => in_emsip_com_in[6].IN1
in_emsip_com_in[7] => in_emsip_com_in[7].IN1
in_emsip_com_in[8] => in_emsip_com_in[8].IN1
in_emsip_com_in[9] => in_emsip_com_in[9].IN1
in_emsip_com_in[10] => in_emsip_com_in[10].IN1
in_emsip_com_in[11] => in_emsip_com_in[11].IN1
in_emsip_com_in[12] => in_emsip_com_in[12].IN1
in_emsip_com_in[13] => in_emsip_com_in[13].IN1
in_emsip_com_in[14] => in_emsip_com_in[14].IN1
in_emsip_com_in[15] => in_emsip_com_in[15].IN1
in_emsip_com_in[16] => in_emsip_com_in[16].IN1
in_emsip_com_in[17] => in_emsip_com_in[17].IN1
in_emsip_com_in[18] => in_emsip_com_in[18].IN1
in_emsip_com_in[19] => in_emsip_com_in[19].IN1
in_emsip_com_in[20] => in_emsip_com_in[20].IN1
in_emsip_com_in[21] => in_emsip_com_in[21].IN1
in_emsip_com_in[22] => in_emsip_com_in[22].IN1
in_emsip_com_in[23] => in_emsip_com_in[23].IN1
in_emsip_com_in[24] => in_emsip_com_in[24].IN1
in_emsip_com_in[25] => in_emsip_com_in[25].IN1
in_emsip_com_in[26] => in_emsip_com_in[26].IN1
in_emsip_com_in[27] => in_emsip_com_in[27].IN1
in_emsip_com_in[28] => in_emsip_com_in[28].IN1
in_emsip_com_in[29] => in_emsip_com_in[29].IN1
in_emsip_com_in[30] => in_emsip_com_in[30].IN1
in_emsip_com_in[31] => in_emsip_com_in[31].IN1
in_emsip_com_in[32] => in_emsip_com_in[32].IN1
in_emsip_com_in[33] => in_emsip_com_in[33].IN1
in_emsip_com_in[34] => in_emsip_com_in[34].IN1
in_emsip_com_in[35] => in_emsip_com_in[35].IN1
in_emsip_com_in[36] => in_emsip_com_in[36].IN1
in_emsip_com_in[37] => in_emsip_com_in[37].IN1
in_emsip_rx_special_in[0] => in_emsip_rx_special_in[0].IN1
in_emsip_rx_special_in[1] => in_emsip_rx_special_in[1].IN1
in_emsip_rx_special_in[2] => in_emsip_rx_special_in[2].IN1
in_emsip_rx_special_in[3] => in_emsip_rx_special_in[3].IN1
in_emsip_rx_special_in[4] => in_emsip_rx_special_in[4].IN1
in_emsip_rx_special_in[5] => in_emsip_rx_special_in[5].IN1
in_emsip_rx_special_in[6] => in_emsip_rx_special_in[6].IN1
in_emsip_rx_special_in[7] => in_emsip_rx_special_in[7].IN1
in_emsip_rx_special_in[8] => in_emsip_rx_special_in[8].IN1
in_emsip_rx_special_in[9] => in_emsip_rx_special_in[9].IN1
in_emsip_rx_special_in[10] => in_emsip_rx_special_in[10].IN1
in_emsip_rx_special_in[11] => in_emsip_rx_special_in[11].IN1
in_emsip_rx_special_in[12] => in_emsip_rx_special_in[12].IN1
in_emsip_tx_in[0] => in_emsip_tx_in[0].IN1
in_emsip_tx_in[1] => in_emsip_tx_in[1].IN1
in_emsip_tx_in[2] => in_emsip_tx_in[2].IN1
in_emsip_tx_in[3] => in_emsip_tx_in[3].IN1
in_emsip_tx_in[4] => in_emsip_tx_in[4].IN1
in_emsip_tx_in[5] => in_emsip_tx_in[5].IN1
in_emsip_tx_in[6] => in_emsip_tx_in[6].IN1
in_emsip_tx_in[7] => in_emsip_tx_in[7].IN1
in_emsip_tx_in[8] => in_emsip_tx_in[8].IN1
in_emsip_tx_in[9] => in_emsip_tx_in[9].IN1
in_emsip_tx_in[10] => in_emsip_tx_in[10].IN1
in_emsip_tx_in[11] => in_emsip_tx_in[11].IN1
in_emsip_tx_in[12] => in_emsip_tx_in[12].IN1
in_emsip_tx_in[13] => in_emsip_tx_in[13].IN1
in_emsip_tx_in[14] => in_emsip_tx_in[14].IN1
in_emsip_tx_in[15] => in_emsip_tx_in[15].IN1
in_emsip_tx_in[16] => in_emsip_tx_in[16].IN1
in_emsip_tx_in[17] => in_emsip_tx_in[17].IN1
in_emsip_tx_in[18] => in_emsip_tx_in[18].IN1
in_emsip_tx_in[19] => in_emsip_tx_in[19].IN1
in_emsip_tx_in[20] => in_emsip_tx_in[20].IN1
in_emsip_tx_in[21] => in_emsip_tx_in[21].IN1
in_emsip_tx_in[22] => in_emsip_tx_in[22].IN1
in_emsip_tx_in[23] => in_emsip_tx_in[23].IN1
in_emsip_tx_in[24] => in_emsip_tx_in[24].IN1
in_emsip_tx_in[25] => in_emsip_tx_in[25].IN1
in_emsip_tx_in[26] => in_emsip_tx_in[26].IN1
in_emsip_tx_in[27] => in_emsip_tx_in[27].IN1
in_emsip_tx_in[28] => in_emsip_tx_in[28].IN1
in_emsip_tx_in[29] => in_emsip_tx_in[29].IN1
in_emsip_tx_in[30] => in_emsip_tx_in[30].IN1
in_emsip_tx_in[31] => in_emsip_tx_in[31].IN1
in_emsip_tx_in[32] => in_emsip_tx_in[32].IN1
in_emsip_tx_in[33] => in_emsip_tx_in[33].IN1
in_emsip_tx_in[34] => in_emsip_tx_in[34].IN1
in_emsip_tx_in[35] => in_emsip_tx_in[35].IN1
in_emsip_tx_in[36] => in_emsip_tx_in[36].IN1
in_emsip_tx_in[37] => in_emsip_tx_in[37].IN1
in_emsip_tx_in[38] => in_emsip_tx_in[38].IN1
in_emsip_tx_in[39] => in_emsip_tx_in[39].IN1
in_emsip_tx_in[40] => in_emsip_tx_in[40].IN1
in_emsip_tx_in[41] => in_emsip_tx_in[41].IN1
in_emsip_tx_in[42] => in_emsip_tx_in[42].IN1
in_emsip_tx_in[43] => in_emsip_tx_in[43].IN1
in_emsip_tx_in[44] => in_emsip_tx_in[44].IN1
in_emsip_tx_in[45] => in_emsip_tx_in[45].IN1
in_emsip_tx_in[46] => in_emsip_tx_in[46].IN1
in_emsip_tx_in[47] => in_emsip_tx_in[47].IN1
in_emsip_tx_in[48] => in_emsip_tx_in[48].IN1
in_emsip_tx_in[49] => in_emsip_tx_in[49].IN1
in_emsip_tx_in[50] => in_emsip_tx_in[50].IN1
in_emsip_tx_in[51] => in_emsip_tx_in[51].IN1
in_emsip_tx_in[52] => in_emsip_tx_in[52].IN1
in_emsip_tx_in[53] => in_emsip_tx_in[53].IN1
in_emsip_tx_in[54] => in_emsip_tx_in[54].IN1
in_emsip_tx_in[55] => in_emsip_tx_in[55].IN1
in_emsip_tx_in[56] => in_emsip_tx_in[56].IN1
in_emsip_tx_in[57] => in_emsip_tx_in[57].IN1
in_emsip_tx_in[58] => in_emsip_tx_in[58].IN1
in_emsip_tx_in[59] => in_emsip_tx_in[59].IN1
in_emsip_tx_in[60] => in_emsip_tx_in[60].IN1
in_emsip_tx_in[61] => in_emsip_tx_in[61].IN1
in_emsip_tx_in[62] => in_emsip_tx_in[62].IN1
in_emsip_tx_in[63] => in_emsip_tx_in[63].IN1
in_emsip_tx_in[64] => in_emsip_tx_in[64].IN1
in_emsip_tx_in[65] => in_emsip_tx_in[65].IN1
in_emsip_tx_in[66] => in_emsip_tx_in[66].IN1
in_emsip_tx_in[67] => in_emsip_tx_in[67].IN1
in_emsip_tx_in[68] => in_emsip_tx_in[68].IN1
in_emsip_tx_in[69] => in_emsip_tx_in[69].IN1
in_emsip_tx_in[70] => in_emsip_tx_in[70].IN1
in_emsip_tx_in[71] => in_emsip_tx_in[71].IN1
in_emsip_tx_in[72] => in_emsip_tx_in[72].IN1
in_emsip_tx_in[73] => in_emsip_tx_in[73].IN1
in_emsip_tx_in[74] => in_emsip_tx_in[74].IN1
in_emsip_tx_in[75] => in_emsip_tx_in[75].IN1
in_emsip_tx_in[76] => in_emsip_tx_in[76].IN1
in_emsip_tx_in[77] => in_emsip_tx_in[77].IN1
in_emsip_tx_in[78] => in_emsip_tx_in[78].IN1
in_emsip_tx_in[79] => in_emsip_tx_in[79].IN1
in_emsip_tx_in[80] => in_emsip_tx_in[80].IN1
in_emsip_tx_in[81] => in_emsip_tx_in[81].IN1
in_emsip_tx_in[82] => in_emsip_tx_in[82].IN1
in_emsip_tx_in[83] => in_emsip_tx_in[83].IN1
in_emsip_tx_in[84] => in_emsip_tx_in[84].IN1
in_emsip_tx_in[85] => in_emsip_tx_in[85].IN1
in_emsip_tx_in[86] => in_emsip_tx_in[86].IN1
in_emsip_tx_in[87] => in_emsip_tx_in[87].IN1
in_emsip_tx_in[88] => in_emsip_tx_in[88].IN1
in_emsip_tx_in[89] => in_emsip_tx_in[89].IN1
in_emsip_tx_in[90] => in_emsip_tx_in[90].IN1
in_emsip_tx_in[91] => in_emsip_tx_in[91].IN1
in_emsip_tx_in[92] => in_emsip_tx_in[92].IN1
in_emsip_tx_in[93] => in_emsip_tx_in[93].IN1
in_emsip_tx_in[94] => in_emsip_tx_in[94].IN1
in_emsip_tx_in[95] => in_emsip_tx_in[95].IN1
in_emsip_tx_in[96] => in_emsip_tx_in[96].IN1
in_emsip_tx_in[97] => in_emsip_tx_in[97].IN1
in_emsip_tx_in[98] => in_emsip_tx_in[98].IN1
in_emsip_tx_in[99] => in_emsip_tx_in[99].IN1
in_emsip_tx_in[100] => in_emsip_tx_in[100].IN1
in_emsip_tx_in[101] => in_emsip_tx_in[101].IN1
in_emsip_tx_in[102] => in_emsip_tx_in[102].IN1
in_emsip_tx_in[103] => in_emsip_tx_in[103].IN1
in_emsip_tx_special_in[0] => in_emsip_tx_special_in[0].IN1
in_emsip_tx_special_in[1] => in_emsip_tx_special_in[1].IN1
in_emsip_tx_special_in[2] => in_emsip_tx_special_in[2].IN1
in_emsip_tx_special_in[3] => in_emsip_tx_special_in[3].IN1
in_emsip_tx_special_in[4] => in_emsip_tx_special_in[4].IN1
in_emsip_tx_special_in[5] => in_emsip_tx_special_in[5].IN1
in_emsip_tx_special_in[6] => in_emsip_tx_special_in[6].IN1
in_emsip_tx_special_in[7] => in_emsip_tx_special_in[7].IN1
in_emsip_tx_special_in[8] => in_emsip_tx_special_in[8].IN1
in_emsip_tx_special_in[9] => in_emsip_tx_special_in[9].IN1
in_emsip_tx_special_in[10] => in_emsip_tx_special_in[10].IN1
in_emsip_tx_special_in[11] => in_emsip_tx_special_in[11].IN1
in_emsip_tx_special_in[12] => in_emsip_tx_special_in[12].IN1
in_pld_8g_a1a2_size[0] => in_pld_8g_a1a2_size[0].IN1
in_pld_8g_bitloc_rev_en[0] => in_pld_8g_bitloc_rev_en[0].IN1
in_pld_8g_bitslip[0] => in_pld_8g_bitslip[0].IN1
in_pld_8g_byte_rev_en[0] => in_pld_8g_byte_rev_en[0].IN1
in_pld_8g_bytordpld[0] => in_pld_8g_bytordpld[0].IN1
in_pld_8g_cmpfifourst_n[0] => in_pld_8g_cmpfifourst_n[0].IN1
in_pld_8g_encdt[0] => in_pld_8g_encdt[0].IN1
in_pld_8g_phfifourst_rx_n[0] => in_pld_8g_phfifourst_rx_n[0].IN1
in_pld_8g_phfifourst_tx_n[0] => in_pld_8g_phfifourst_tx_n[0].IN1
in_pld_8g_pld_rx_clk[0] => in_pld_8g_pld_rx_clk[0].IN1
in_pld_8g_pld_tx_clk[0] => in_pld_8g_pld_tx_clk[0].IN1
in_pld_8g_polinv_rx[0] => in_pld_8g_polinv_rx[0].IN1
in_pld_8g_polinv_tx[0] => in_pld_8g_polinv_tx[0].IN1
in_pld_8g_powerdown[0] => in_pld_8g_powerdown[0].IN1
in_pld_8g_powerdown[1] => in_pld_8g_powerdown[1].IN1
in_pld_8g_prbs_cid_en[0] => in_pld_8g_prbs_cid_en[0].IN1
in_pld_8g_rddisable_tx[0] => in_pld_8g_rddisable_tx[0].IN1
in_pld_8g_rdenable_rmf[0] => in_pld_8g_rdenable_rmf[0].IN1
in_pld_8g_rdenable_rx[0] => in_pld_8g_rdenable_rx[0].IN1
in_pld_8g_refclk_dig[0] => in_pld_8g_refclk_dig[0].IN1
in_pld_8g_refclk_dig2[0] => in_pld_8g_refclk_dig2[0].IN1
in_pld_8g_rev_loopbk[0] => in_pld_8g_rev_loopbk[0].IN1
in_pld_8g_rxpolarity[0] => in_pld_8g_rxpolarity[0].IN1
in_pld_8g_rxurstpcs_n[0] => in_pld_8g_rxurstpcs_n[0].IN1
in_pld_8g_tx_boundary_sel[0] => in_pld_8g_tx_boundary_sel[0].IN1
in_pld_8g_tx_boundary_sel[1] => in_pld_8g_tx_boundary_sel[1].IN1
in_pld_8g_tx_boundary_sel[2] => in_pld_8g_tx_boundary_sel[2].IN1
in_pld_8g_tx_boundary_sel[3] => in_pld_8g_tx_boundary_sel[3].IN1
in_pld_8g_tx_boundary_sel[4] => in_pld_8g_tx_boundary_sel[4].IN1
in_pld_8g_tx_data_valid[0] => in_pld_8g_tx_data_valid[0].IN1
in_pld_8g_tx_data_valid[1] => in_pld_8g_tx_data_valid[1].IN1
in_pld_8g_tx_data_valid[2] => in_pld_8g_tx_data_valid[2].IN1
in_pld_8g_tx_data_valid[3] => in_pld_8g_tx_data_valid[3].IN1
in_pld_8g_txdeemph[0] => in_pld_8g_txdeemph[0].IN1
in_pld_8g_txdetectrxloopback[0] => in_pld_8g_txdetectrxloopback[0].IN1
in_pld_8g_txelecidle[0] => in_pld_8g_txelecidle[0].IN1
in_pld_8g_txmargin[0] => in_pld_8g_txmargin[0].IN1
in_pld_8g_txmargin[1] => in_pld_8g_txmargin[1].IN1
in_pld_8g_txmargin[2] => in_pld_8g_txmargin[2].IN1
in_pld_8g_txswing[0] => in_pld_8g_txswing[0].IN1
in_pld_8g_txurstpcs_n[0] => in_pld_8g_txurstpcs_n[0].IN1
in_pld_8g_wrdisable_rx[0] => in_pld_8g_wrdisable_rx[0].IN1
in_pld_8g_wrenable_rmf[0] => in_pld_8g_wrenable_rmf[0].IN1
in_pld_8g_wrenable_tx[0] => in_pld_8g_wrenable_tx[0].IN1
in_pld_agg_refclk_dig[0] => in_pld_agg_refclk_dig[0].IN1
in_pld_eidleinfersel[0] => in_pld_eidleinfersel[0].IN1
in_pld_eidleinfersel[1] => in_pld_eidleinfersel[1].IN1
in_pld_eidleinfersel[2] => in_pld_eidleinfersel[2].IN1
in_pld_ltr[0] => in_pld_ltr[0].IN1
in_pld_partial_reconfig_in[0] => in_pld_partial_reconfig_in[0].IN1
in_pld_pcs_pma_if_refclk_dig[0] => in_pld_pcs_pma_if_refclk_dig[0].IN1
in_pld_rate[0] => in_pld_rate[0].IN1
in_pld_reserved_in[0] => in_pld_reserved_in[0].IN1
in_pld_reserved_in[1] => in_pld_reserved_in[1].IN1
in_pld_reserved_in[2] => in_pld_reserved_in[2].IN1
in_pld_reserved_in[3] => in_pld_reserved_in[3].IN1
in_pld_reserved_in[4] => in_pld_reserved_in[4].IN1
in_pld_reserved_in[5] => in_pld_reserved_in[5].IN1
in_pld_reserved_in[6] => in_pld_reserved_in[6].IN1
in_pld_reserved_in[7] => in_pld_reserved_in[7].IN1
in_pld_reserved_in[8] => in_pld_reserved_in[8].IN1
in_pld_reserved_in[9] => in_pld_reserved_in[9].IN1
in_pld_reserved_in[10] => in_pld_reserved_in[10].IN1
in_pld_reserved_in[11] => in_pld_reserved_in[11].IN1
in_pld_rx_clk_slip_in[0] => in_pld_rx_clk_slip_in[0].IN1
in_pld_rxpma_rstb_in[0] => in_pld_rxpma_rstb_in[0].IN1
in_pld_scan_mode_n[0] => in_pld_scan_mode_n[0].IN1
in_pld_scan_shift_n[0] => in_pld_scan_shift_n[0].IN1
in_pld_sync_sm_en[0] => in_pld_sync_sm_en[0].IN1
in_pld_tx_data[0] => in_pld_tx_data[0].IN1
in_pld_tx_data[1] => in_pld_tx_data[1].IN1
in_pld_tx_data[2] => in_pld_tx_data[2].IN1
in_pld_tx_data[3] => in_pld_tx_data[3].IN1
in_pld_tx_data[4] => in_pld_tx_data[4].IN1
in_pld_tx_data[5] => in_pld_tx_data[5].IN1
in_pld_tx_data[6] => in_pld_tx_data[6].IN1
in_pld_tx_data[7] => in_pld_tx_data[7].IN1
in_pld_tx_data[8] => in_pld_tx_data[8].IN1
in_pld_tx_data[9] => in_pld_tx_data[9].IN1
in_pld_tx_data[10] => in_pld_tx_data[10].IN1
in_pld_tx_data[11] => in_pld_tx_data[11].IN1
in_pld_tx_data[12] => in_pld_tx_data[12].IN1
in_pld_tx_data[13] => in_pld_tx_data[13].IN1
in_pld_tx_data[14] => in_pld_tx_data[14].IN1
in_pld_tx_data[15] => in_pld_tx_data[15].IN1
in_pld_tx_data[16] => in_pld_tx_data[16].IN1
in_pld_tx_data[17] => in_pld_tx_data[17].IN1
in_pld_tx_data[18] => in_pld_tx_data[18].IN1
in_pld_tx_data[19] => in_pld_tx_data[19].IN1
in_pld_tx_data[20] => in_pld_tx_data[20].IN1
in_pld_tx_data[21] => in_pld_tx_data[21].IN1
in_pld_tx_data[22] => in_pld_tx_data[22].IN1
in_pld_tx_data[23] => in_pld_tx_data[23].IN1
in_pld_tx_data[24] => in_pld_tx_data[24].IN1
in_pld_tx_data[25] => in_pld_tx_data[25].IN1
in_pld_tx_data[26] => in_pld_tx_data[26].IN1
in_pld_tx_data[27] => in_pld_tx_data[27].IN1
in_pld_tx_data[28] => in_pld_tx_data[28].IN1
in_pld_tx_data[29] => in_pld_tx_data[29].IN1
in_pld_tx_data[30] => in_pld_tx_data[30].IN1
in_pld_tx_data[31] => in_pld_tx_data[31].IN1
in_pld_tx_data[32] => in_pld_tx_data[32].IN1
in_pld_tx_data[33] => in_pld_tx_data[33].IN1
in_pld_tx_data[34] => in_pld_tx_data[34].IN1
in_pld_tx_data[35] => in_pld_tx_data[35].IN1
in_pld_tx_data[36] => in_pld_tx_data[36].IN1
in_pld_tx_data[37] => in_pld_tx_data[37].IN1
in_pld_tx_data[38] => in_pld_tx_data[38].IN1
in_pld_tx_data[39] => in_pld_tx_data[39].IN1
in_pld_tx_data[40] => in_pld_tx_data[40].IN1
in_pld_tx_data[41] => in_pld_tx_data[41].IN1
in_pld_tx_data[42] => in_pld_tx_data[42].IN1
in_pld_tx_data[43] => in_pld_tx_data[43].IN1
in_pma_clklow_in[0] => in_pma_clklow_in[0].IN1
in_pma_fref_in[0] => in_pma_fref_in[0].IN1
in_pma_hclk[0] => in_pma_hclk[0].IN1
in_pma_pcie_sw_done[0] => in_pma_pcie_sw_done[0].IN1
in_pma_reserved_in[0] => in_pma_reserved_in[0].IN1
in_pma_reserved_in[1] => in_pma_reserved_in[1].IN1
in_pma_reserved_in[2] => in_pma_reserved_in[2].IN1
in_pma_reserved_in[3] => in_pma_reserved_in[3].IN1
in_pma_reserved_in[4] => in_pma_reserved_in[4].IN1
in_pma_rx_data[0] => in_pma_rx_data[0].IN1
in_pma_rx_data[1] => in_pma_rx_data[1].IN1
in_pma_rx_data[2] => in_pma_rx_data[2].IN1
in_pma_rx_data[3] => in_pma_rx_data[3].IN1
in_pma_rx_data[4] => in_pma_rx_data[4].IN1
in_pma_rx_data[5] => in_pma_rx_data[5].IN1
in_pma_rx_data[6] => in_pma_rx_data[6].IN1
in_pma_rx_data[7] => in_pma_rx_data[7].IN1
in_pma_rx_data[8] => in_pma_rx_data[8].IN1
in_pma_rx_data[9] => in_pma_rx_data[9].IN1
in_pma_rx_data[10] => in_pma_rx_data[10].IN1
in_pma_rx_data[11] => in_pma_rx_data[11].IN1
in_pma_rx_data[12] => in_pma_rx_data[12].IN1
in_pma_rx_data[13] => in_pma_rx_data[13].IN1
in_pma_rx_data[14] => in_pma_rx_data[14].IN1
in_pma_rx_data[15] => in_pma_rx_data[15].IN1
in_pma_rx_data[16] => in_pma_rx_data[16].IN1
in_pma_rx_data[17] => in_pma_rx_data[17].IN1
in_pma_rx_data[18] => in_pma_rx_data[18].IN1
in_pma_rx_data[19] => in_pma_rx_data[19].IN1
in_pma_rx_detect_valid[0] => in_pma_rx_detect_valid[0].IN1
in_pma_rx_found[0] => in_pma_rx_found[0].IN1
in_pma_rx_freq_tx_cmu_pll_lock_in[0] => in_pma_rx_freq_tx_cmu_pll_lock_in[0].IN1
in_pma_rx_pll_phase_lock_in[0] => in_pma_rx_pll_phase_lock_in[0].IN1
in_pma_rx_pma_clk[0] => in_pma_rx_pma_clk[0].IN1
in_pma_sigdet[0] => in_pma_sigdet[0].IN1
in_pma_tx_pma_clk[0] => in_pma_tx_pma_clk[0].IN1
out_agg_align_det_sync[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_align_det_sync
out_agg_align_det_sync[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_align_det_sync
out_agg_align_status_sync[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_align_status_sync
out_agg_cg_comp_rd_d_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_cg_comp_rd_d_out
out_agg_cg_comp_rd_d_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_cg_comp_rd_d_out
out_agg_cg_comp_wr_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_cg_comp_wr_out
out_agg_cg_comp_wr_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_cg_comp_wr_out
out_agg_dec_ctl[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_ctl
out_agg_dec_data[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_data
out_agg_dec_data[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_data
out_agg_dec_data[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_data
out_agg_dec_data[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_data
out_agg_dec_data[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_data
out_agg_dec_data[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_data
out_agg_dec_data[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_data
out_agg_dec_data[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_data
out_agg_dec_data_valid[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_dec_data_valid
out_agg_del_cond_met_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_del_cond_met_out
out_agg_fifo_ovr_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_fifo_ovr_out
out_agg_fifo_rd_out_comp[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_fifo_rd_out_comp
out_agg_insert_incomplete_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_insert_incomplete_out
out_agg_latency_comp_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_latency_comp_out
out_agg_rd_align[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_rd_align
out_agg_rd_align[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_rd_align
out_agg_rd_enable_sync[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_rd_enable_sync
out_agg_refclk_dig[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_refclk_dig
out_agg_running_disp[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_running_disp
out_agg_running_disp[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_running_disp
out_agg_rxpcs_rst[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_rxpcs_rst
out_agg_scan_mode_n[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_scan_mode_n
out_agg_scan_shift_n[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_scan_shift_n
out_agg_sync_status[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_sync_status
out_agg_tx_ctl_tc[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_tx_ctl_tc
out_agg_tx_data_tc[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_tx_data_tc
out_agg_tx_data_tc[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_tx_data_tc
out_agg_tx_data_tc[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_tx_data_tc
out_agg_tx_data_tc[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_tx_data_tc
out_agg_tx_data_tc[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_tx_data_tc
out_agg_tx_data_tc[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_tx_data_tc
out_agg_tx_data_tc[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_tx_data_tc
out_agg_tx_data_tc[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_tx_data_tc
out_agg_txpcs_rst[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_agg_txpcs_rst
out_avmmreaddata_com_pcs_pma_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pcs_pma_if[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pcs_pma_if
out_avmmreaddata_com_pld_pcs_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_com_pld_pcs_if[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_com_pld_pcs_if
out_avmmreaddata_pcs8g_rx[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_rx[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_rx
out_avmmreaddata_pcs8g_tx[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pcs8g_tx[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pcs8g_tx
out_avmmreaddata_pipe12[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_pipe12[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_pipe12
out_avmmreaddata_rx_pcs_pma_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pcs_pma_if[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pcs_pma_if
out_avmmreaddata_rx_pld_pcs_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_rx_pld_pcs_if[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_rx_pld_pcs_if
out_avmmreaddata_tx_pcs_pma_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pcs_pma_if[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pcs_pma_if
out_avmmreaddata_tx_pld_pcs_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_avmmreaddata_tx_pld_pcs_if[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_avmmreaddata_tx_pld_pcs_if
out_blockselect_com_pcs_pma_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_blockselect_com_pcs_pma_if
out_blockselect_com_pld_pcs_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_blockselect_com_pld_pcs_if
out_blockselect_pcs8g_rx[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_blockselect_pcs8g_rx
out_blockselect_pcs8g_tx[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_blockselect_pcs8g_tx
out_blockselect_pipe12[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_blockselect_pipe12
out_blockselect_rx_pcs_pma_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_blockselect_rx_pcs_pma_if
out_blockselect_rx_pld_pcs_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_blockselect_rx_pld_pcs_if
out_blockselect_tx_pcs_pma_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_blockselect_tx_pcs_pma_if
out_blockselect_tx_pld_pcs_if[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_blockselect_tx_pld_pcs_if
out_emsip_com_clk_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_clk_out
out_emsip_com_clk_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_clk_out
out_emsip_com_clk_out[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_clk_out
out_emsip_com_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[16] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[17] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[18] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[19] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[20] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[21] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[22] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[23] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[24] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[25] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_com_out[26] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_com_out
out_emsip_rx_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[16] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[17] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[18] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[19] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[20] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[21] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[22] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[23] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[24] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[25] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[26] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[27] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[28] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[29] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[30] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[31] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[32] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[33] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[34] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[35] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[36] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[37] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[38] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[39] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[40] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[41] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[42] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[43] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[44] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[45] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[46] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[47] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[48] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[49] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[50] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[51] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[52] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[53] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[54] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[55] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[56] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[57] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[58] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[59] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[60] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[61] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[62] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[63] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[64] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[65] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[66] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[67] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[68] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[69] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[70] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[71] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[72] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[73] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[74] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[75] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[76] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[77] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[78] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[79] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[80] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[81] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[82] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[83] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[84] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[85] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[86] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[87] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[88] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[89] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[90] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[91] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[92] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[93] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[94] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[95] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[96] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[97] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[98] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[99] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[100] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[101] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[102] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[103] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[104] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[105] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[106] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[107] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[108] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[109] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[110] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[111] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[112] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[113] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[114] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[115] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[116] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[117] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[118] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[119] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[120] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[121] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[122] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[123] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[124] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[125] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[126] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[127] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_out[128] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_out
out_emsip_rx_special_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_rx_special_out[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_rx_special_out
out_emsip_tx_clk_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_clk_out
out_emsip_tx_clk_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_clk_out
out_emsip_tx_clk_out[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_clk_out
out_emsip_tx_special_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_emsip_tx_special_out[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_emsip_tx_special_out
out_pld_8g_a1a2_k1k2_flag[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_align_status[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_align_status
out_pld_8g_bistdone[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_bistdone
out_pld_8g_bisterr[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_bisterr
out_pld_8g_byteord_flag[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_byteord_flag
out_pld_8g_empty_rmf[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_empty_rmf
out_pld_8g_empty_rx[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_empty_rx
out_pld_8g_empty_tx[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_empty_tx
out_pld_8g_full_rmf[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_full_rmf
out_pld_8g_full_rx[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_full_rx
out_pld_8g_full_tx[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_full_tx
out_pld_8g_phystatus[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_phystatus
out_pld_8g_rlv_lt[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rlv_lt
out_pld_8g_rx_clk_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rx_clk_out
out_pld_8g_rx_data_valid[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rx_data_valid
out_pld_8g_rx_data_valid[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rx_data_valid
out_pld_8g_rx_data_valid[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rx_data_valid
out_pld_8g_rx_data_valid[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rx_data_valid
out_pld_8g_rxelecidle[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rxelecidle
out_pld_8g_rxstatus[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rxstatus
out_pld_8g_rxstatus[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rxstatus
out_pld_8g_rxstatus[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rxstatus
out_pld_8g_rxvalid[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_rxvalid
out_pld_8g_signal_detect_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_signal_detect_out
out_pld_8g_tx_clk_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_tx_clk_out
out_pld_8g_wa_boundary[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_8g_wa_boundary
out_pld_clklow[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_clklow
out_pld_fref[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_fref
out_pld_reserved_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_reserved_out[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_reserved_out
out_pld_rx_data[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[16] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[17] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[18] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[19] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[20] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[21] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[22] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[23] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[24] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[25] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[26] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[27] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[28] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[29] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[30] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[31] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[32] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[33] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[34] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[35] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[36] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[37] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[38] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[39] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[40] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[41] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[42] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[43] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[44] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[45] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[46] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[47] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[48] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[49] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[50] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[51] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[52] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[53] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[54] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[55] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[56] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[57] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[58] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[59] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[60] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[61] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[62] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_rx_data[63] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_rx_data
out_pld_test_data[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[16] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[17] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[18] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_data[19] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_data
out_pld_test_si_to_agg_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pld_test_si_to_agg_out
out_pma_current_coeff[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_current_coeff[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_current_coeff
out_pma_early_eios[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_early_eios
out_pma_ltr[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_ltr
out_pma_nfrzdrv[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_nfrzdrv
out_pma_partial_reconfig[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_partial_reconfig
out_pma_pcie_switch[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_pcie_switch
out_pma_ppm_lock[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_ppm_lock
out_pma_reserved_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_reserved_out
out_pma_reserved_out[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_reserved_out
out_pma_reserved_out[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_reserved_out
out_pma_reserved_out[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_reserved_out
out_pma_reserved_out[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_reserved_out
out_pma_rx_clk_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_rx_clk_out
out_pma_rxclkslip[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_rxclkslip
out_pma_rxpma_rstb[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_rxpma_rstb
out_pma_tx_clk_out[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_clk_out
out_pma_tx_data[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[1] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[2] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[3] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[4] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[5] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[6] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[7] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[8] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[9] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[10] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[11] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[12] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[13] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[14] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[15] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[16] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[17] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[18] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_data[19] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_data
out_pma_tx_elec_idle[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_tx_elec_idle
out_pma_txdetectrx[0] <= av_pcs_ch:ch[0].inst_av_pcs_ch.out_pma_txdetectrx


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch
in_agg_align_status => ~NO_FANOUT~
in_agg_align_status_sync_0 => ~NO_FANOUT~
in_agg_align_status_sync_0_top_or_bot => ~NO_FANOUT~
in_agg_align_status_top_or_bot => ~NO_FANOUT~
in_agg_cg_comp_rd_d_all => ~NO_FANOUT~
in_agg_cg_comp_rd_d_all_top_or_bot => ~NO_FANOUT~
in_agg_cg_comp_wr_all => ~NO_FANOUT~
in_agg_cg_comp_wr_all_top_or_bot => ~NO_FANOUT~
in_agg_del_cond_met_0 => ~NO_FANOUT~
in_agg_del_cond_met_0_top_or_bot => ~NO_FANOUT~
in_agg_en_dskw_qd => ~NO_FANOUT~
in_agg_en_dskw_qd_top_or_bot => ~NO_FANOUT~
in_agg_en_dskw_rd_ptrs => ~NO_FANOUT~
in_agg_en_dskw_rd_ptrs_top_or_bot => ~NO_FANOUT~
in_agg_fifo_ovr_0 => ~NO_FANOUT~
in_agg_fifo_ovr_0_top_or_bot => ~NO_FANOUT~
in_agg_fifo_rd_in_comp_0 => ~NO_FANOUT~
in_agg_fifo_rd_in_comp_0_top_or_bot => ~NO_FANOUT~
in_agg_fifo_rst_rd_qd => ~NO_FANOUT~
in_agg_fifo_rst_rd_qd_top_or_bot => ~NO_FANOUT~
in_agg_insert_incomplete_0 => ~NO_FANOUT~
in_agg_insert_incomplete_0_top_or_bot => ~NO_FANOUT~
in_agg_latency_comp_0 => ~NO_FANOUT~
in_agg_latency_comp_0_top_or_bot => ~NO_FANOUT~
in_agg_rcvd_clk_agg => ~NO_FANOUT~
in_agg_rcvd_clk_agg_top_or_bot => ~NO_FANOUT~
in_agg_rx_control_rs => ~NO_FANOUT~
in_agg_rx_control_rs_top_or_bot => ~NO_FANOUT~
in_agg_rx_data_rs[0] => ~NO_FANOUT~
in_agg_rx_data_rs[1] => ~NO_FANOUT~
in_agg_rx_data_rs[2] => ~NO_FANOUT~
in_agg_rx_data_rs[3] => ~NO_FANOUT~
in_agg_rx_data_rs[4] => ~NO_FANOUT~
in_agg_rx_data_rs[5] => ~NO_FANOUT~
in_agg_rx_data_rs[6] => ~NO_FANOUT~
in_agg_rx_data_rs[7] => ~NO_FANOUT~
in_agg_rx_data_rs_top_or_bot[0] => ~NO_FANOUT~
in_agg_rx_data_rs_top_or_bot[1] => ~NO_FANOUT~
in_agg_rx_data_rs_top_or_bot[2] => ~NO_FANOUT~
in_agg_rx_data_rs_top_or_bot[3] => ~NO_FANOUT~
in_agg_rx_data_rs_top_or_bot[4] => ~NO_FANOUT~
in_agg_rx_data_rs_top_or_bot[5] => ~NO_FANOUT~
in_agg_rx_data_rs_top_or_bot[6] => ~NO_FANOUT~
in_agg_rx_data_rs_top_or_bot[7] => ~NO_FANOUT~
in_agg_test_so_to_pld_in => ~NO_FANOUT~
in_agg_testbus[0] => ~NO_FANOUT~
in_agg_testbus[1] => ~NO_FANOUT~
in_agg_testbus[2] => ~NO_FANOUT~
in_agg_testbus[3] => ~NO_FANOUT~
in_agg_testbus[4] => ~NO_FANOUT~
in_agg_testbus[5] => ~NO_FANOUT~
in_agg_testbus[6] => ~NO_FANOUT~
in_agg_testbus[7] => ~NO_FANOUT~
in_agg_testbus[8] => ~NO_FANOUT~
in_agg_testbus[9] => ~NO_FANOUT~
in_agg_testbus[10] => ~NO_FANOUT~
in_agg_testbus[11] => ~NO_FANOUT~
in_agg_testbus[12] => ~NO_FANOUT~
in_agg_testbus[13] => ~NO_FANOUT~
in_agg_testbus[14] => ~NO_FANOUT~
in_agg_testbus[15] => ~NO_FANOUT~
in_agg_tx_ctl_ts => ~NO_FANOUT~
in_agg_tx_ctl_ts_top_or_bot => ~NO_FANOUT~
in_agg_tx_data_ts[0] => ~NO_FANOUT~
in_agg_tx_data_ts[1] => ~NO_FANOUT~
in_agg_tx_data_ts[2] => ~NO_FANOUT~
in_agg_tx_data_ts[3] => ~NO_FANOUT~
in_agg_tx_data_ts[4] => ~NO_FANOUT~
in_agg_tx_data_ts[5] => ~NO_FANOUT~
in_agg_tx_data_ts[6] => ~NO_FANOUT~
in_agg_tx_data_ts[7] => ~NO_FANOUT~
in_agg_tx_data_ts_top_or_bot[0] => ~NO_FANOUT~
in_agg_tx_data_ts_top_or_bot[1] => ~NO_FANOUT~
in_agg_tx_data_ts_top_or_bot[2] => ~NO_FANOUT~
in_agg_tx_data_ts_top_or_bot[3] => ~NO_FANOUT~
in_agg_tx_data_ts_top_or_bot[4] => ~NO_FANOUT~
in_agg_tx_data_ts_top_or_bot[5] => ~NO_FANOUT~
in_agg_tx_data_ts_top_or_bot[6] => ~NO_FANOUT~
in_agg_tx_data_ts_top_or_bot[7] => ~NO_FANOUT~
in_avmmaddress[0] => in_avmmaddress[0].IN3
in_avmmaddress[1] => in_avmmaddress[1].IN3
in_avmmaddress[2] => in_avmmaddress[2].IN3
in_avmmaddress[3] => in_avmmaddress[3].IN3
in_avmmaddress[4] => in_avmmaddress[4].IN3
in_avmmaddress[5] => in_avmmaddress[5].IN3
in_avmmaddress[6] => in_avmmaddress[6].IN3
in_avmmaddress[7] => in_avmmaddress[7].IN3
in_avmmaddress[8] => in_avmmaddress[8].IN3
in_avmmaddress[9] => in_avmmaddress[9].IN3
in_avmmaddress[10] => in_avmmaddress[10].IN3
in_avmmbyteen[0] => in_avmmbyteen[0].IN3
in_avmmbyteen[1] => in_avmmbyteen[1].IN3
in_avmmclk => in_avmmclk.IN3
in_avmmread => in_avmmread.IN3
in_avmmrstn => in_avmmrstn.IN3
in_avmmwrite => in_avmmwrite.IN3
in_avmmwritedata[0] => in_avmmwritedata[0].IN3
in_avmmwritedata[1] => in_avmmwritedata[1].IN3
in_avmmwritedata[2] => in_avmmwritedata[2].IN3
in_avmmwritedata[3] => in_avmmwritedata[3].IN3
in_avmmwritedata[4] => in_avmmwritedata[4].IN3
in_avmmwritedata[5] => in_avmmwritedata[5].IN3
in_avmmwritedata[6] => in_avmmwritedata[6].IN3
in_avmmwritedata[7] => in_avmmwritedata[7].IN3
in_avmmwritedata[8] => in_avmmwritedata[8].IN3
in_avmmwritedata[9] => in_avmmwritedata[9].IN3
in_avmmwritedata[10] => in_avmmwritedata[10].IN3
in_avmmwritedata[11] => in_avmmwritedata[11].IN3
in_avmmwritedata[12] => in_avmmwritedata[12].IN3
in_avmmwritedata[13] => in_avmmwritedata[13].IN3
in_avmmwritedata[14] => in_avmmwritedata[14].IN3
in_avmmwritedata[15] => in_avmmwritedata[15].IN3
in_config_sel_in_chnl_down => ~NO_FANOUT~
in_config_sel_in_chnl_up => ~NO_FANOUT~
in_emsip_com_in[0] => ~NO_FANOUT~
in_emsip_com_in[1] => ~NO_FANOUT~
in_emsip_com_in[2] => ~NO_FANOUT~
in_emsip_com_in[3] => ~NO_FANOUT~
in_emsip_com_in[4] => ~NO_FANOUT~
in_emsip_com_in[5] => ~NO_FANOUT~
in_emsip_com_in[6] => ~NO_FANOUT~
in_emsip_com_in[7] => ~NO_FANOUT~
in_emsip_com_in[8] => ~NO_FANOUT~
in_emsip_com_in[9] => ~NO_FANOUT~
in_emsip_com_in[10] => ~NO_FANOUT~
in_emsip_com_in[11] => ~NO_FANOUT~
in_emsip_com_in[12] => ~NO_FANOUT~
in_emsip_com_in[13] => ~NO_FANOUT~
in_emsip_com_in[14] => ~NO_FANOUT~
in_emsip_com_in[15] => ~NO_FANOUT~
in_emsip_com_in[16] => ~NO_FANOUT~
in_emsip_com_in[17] => ~NO_FANOUT~
in_emsip_com_in[18] => ~NO_FANOUT~
in_emsip_com_in[19] => ~NO_FANOUT~
in_emsip_com_in[20] => ~NO_FANOUT~
in_emsip_com_in[21] => ~NO_FANOUT~
in_emsip_com_in[22] => ~NO_FANOUT~
in_emsip_com_in[23] => ~NO_FANOUT~
in_emsip_com_in[24] => ~NO_FANOUT~
in_emsip_com_in[25] => ~NO_FANOUT~
in_emsip_com_in[26] => ~NO_FANOUT~
in_emsip_com_in[27] => ~NO_FANOUT~
in_emsip_com_in[28] => ~NO_FANOUT~
in_emsip_com_in[29] => ~NO_FANOUT~
in_emsip_com_in[30] => ~NO_FANOUT~
in_emsip_com_in[31] => ~NO_FANOUT~
in_emsip_com_in[32] => ~NO_FANOUT~
in_emsip_com_in[33] => ~NO_FANOUT~
in_emsip_com_in[34] => ~NO_FANOUT~
in_emsip_com_in[35] => ~NO_FANOUT~
in_emsip_com_in[36] => ~NO_FANOUT~
in_emsip_com_in[37] => ~NO_FANOUT~
in_emsip_rx_special_in[0] => ~NO_FANOUT~
in_emsip_rx_special_in[1] => ~NO_FANOUT~
in_emsip_rx_special_in[2] => ~NO_FANOUT~
in_emsip_rx_special_in[3] => ~NO_FANOUT~
in_emsip_rx_special_in[4] => ~NO_FANOUT~
in_emsip_rx_special_in[5] => ~NO_FANOUT~
in_emsip_rx_special_in[6] => ~NO_FANOUT~
in_emsip_rx_special_in[7] => ~NO_FANOUT~
in_emsip_rx_special_in[8] => ~NO_FANOUT~
in_emsip_rx_special_in[9] => ~NO_FANOUT~
in_emsip_rx_special_in[10] => ~NO_FANOUT~
in_emsip_rx_special_in[11] => ~NO_FANOUT~
in_emsip_rx_special_in[12] => ~NO_FANOUT~
in_emsip_tx_in[0] => in_emsip_tx_in[0].IN1
in_emsip_tx_in[1] => in_emsip_tx_in[1].IN1
in_emsip_tx_in[2] => in_emsip_tx_in[2].IN1
in_emsip_tx_in[3] => in_emsip_tx_in[3].IN1
in_emsip_tx_in[4] => in_emsip_tx_in[4].IN1
in_emsip_tx_in[5] => in_emsip_tx_in[5].IN1
in_emsip_tx_in[6] => in_emsip_tx_in[6].IN1
in_emsip_tx_in[7] => in_emsip_tx_in[7].IN1
in_emsip_tx_in[8] => in_emsip_tx_in[8].IN1
in_emsip_tx_in[9] => in_emsip_tx_in[9].IN1
in_emsip_tx_in[10] => in_emsip_tx_in[10].IN1
in_emsip_tx_in[11] => in_emsip_tx_in[11].IN1
in_emsip_tx_in[12] => in_emsip_tx_in[12].IN1
in_emsip_tx_in[13] => in_emsip_tx_in[13].IN1
in_emsip_tx_in[14] => in_emsip_tx_in[14].IN1
in_emsip_tx_in[15] => in_emsip_tx_in[15].IN1
in_emsip_tx_in[16] => in_emsip_tx_in[16].IN1
in_emsip_tx_in[17] => in_emsip_tx_in[17].IN1
in_emsip_tx_in[18] => in_emsip_tx_in[18].IN1
in_emsip_tx_in[19] => in_emsip_tx_in[19].IN1
in_emsip_tx_in[20] => in_emsip_tx_in[20].IN1
in_emsip_tx_in[21] => in_emsip_tx_in[21].IN1
in_emsip_tx_in[22] => in_emsip_tx_in[22].IN1
in_emsip_tx_in[23] => in_emsip_tx_in[23].IN1
in_emsip_tx_in[24] => in_emsip_tx_in[24].IN1
in_emsip_tx_in[25] => in_emsip_tx_in[25].IN1
in_emsip_tx_in[26] => in_emsip_tx_in[26].IN1
in_emsip_tx_in[27] => in_emsip_tx_in[27].IN1
in_emsip_tx_in[28] => in_emsip_tx_in[28].IN1
in_emsip_tx_in[29] => in_emsip_tx_in[29].IN1
in_emsip_tx_in[30] => in_emsip_tx_in[30].IN1
in_emsip_tx_in[31] => in_emsip_tx_in[31].IN1
in_emsip_tx_in[32] => in_emsip_tx_in[32].IN1
in_emsip_tx_in[33] => in_emsip_tx_in[33].IN1
in_emsip_tx_in[34] => in_emsip_tx_in[34].IN1
in_emsip_tx_in[35] => in_emsip_tx_in[35].IN1
in_emsip_tx_in[36] => in_emsip_tx_in[36].IN1
in_emsip_tx_in[37] => in_emsip_tx_in[37].IN1
in_emsip_tx_in[38] => in_emsip_tx_in[38].IN1
in_emsip_tx_in[39] => in_emsip_tx_in[39].IN1
in_emsip_tx_in[40] => in_emsip_tx_in[40].IN1
in_emsip_tx_in[41] => in_emsip_tx_in[41].IN1
in_emsip_tx_in[42] => in_emsip_tx_in[42].IN1
in_emsip_tx_in[43] => in_emsip_tx_in[43].IN1
in_emsip_tx_in[44] => in_emsip_tx_in[44].IN1
in_emsip_tx_in[45] => in_emsip_tx_in[45].IN1
in_emsip_tx_in[46] => in_emsip_tx_in[46].IN1
in_emsip_tx_in[47] => in_emsip_tx_in[47].IN1
in_emsip_tx_in[48] => in_emsip_tx_in[48].IN1
in_emsip_tx_in[49] => in_emsip_tx_in[49].IN1
in_emsip_tx_in[50] => in_emsip_tx_in[50].IN1
in_emsip_tx_in[51] => in_emsip_tx_in[51].IN1
in_emsip_tx_in[52] => in_emsip_tx_in[52].IN1
in_emsip_tx_in[53] => in_emsip_tx_in[53].IN1
in_emsip_tx_in[54] => in_emsip_tx_in[54].IN1
in_emsip_tx_in[55] => in_emsip_tx_in[55].IN1
in_emsip_tx_in[56] => in_emsip_tx_in[56].IN1
in_emsip_tx_in[57] => in_emsip_tx_in[57].IN1
in_emsip_tx_in[58] => in_emsip_tx_in[58].IN1
in_emsip_tx_in[59] => in_emsip_tx_in[59].IN1
in_emsip_tx_in[60] => in_emsip_tx_in[60].IN1
in_emsip_tx_in[61] => in_emsip_tx_in[61].IN1
in_emsip_tx_in[62] => in_emsip_tx_in[62].IN1
in_emsip_tx_in[63] => in_emsip_tx_in[63].IN1
in_emsip_tx_in[64] => in_emsip_tx_in[64].IN1
in_emsip_tx_in[65] => in_emsip_tx_in[65].IN1
in_emsip_tx_in[66] => in_emsip_tx_in[66].IN1
in_emsip_tx_in[67] => in_emsip_tx_in[67].IN1
in_emsip_tx_in[68] => in_emsip_tx_in[68].IN1
in_emsip_tx_in[69] => in_emsip_tx_in[69].IN1
in_emsip_tx_in[70] => in_emsip_tx_in[70].IN1
in_emsip_tx_in[71] => in_emsip_tx_in[71].IN1
in_emsip_tx_in[72] => in_emsip_tx_in[72].IN1
in_emsip_tx_in[73] => in_emsip_tx_in[73].IN1
in_emsip_tx_in[74] => in_emsip_tx_in[74].IN1
in_emsip_tx_in[75] => in_emsip_tx_in[75].IN1
in_emsip_tx_in[76] => in_emsip_tx_in[76].IN1
in_emsip_tx_in[77] => in_emsip_tx_in[77].IN1
in_emsip_tx_in[78] => in_emsip_tx_in[78].IN1
in_emsip_tx_in[79] => in_emsip_tx_in[79].IN1
in_emsip_tx_in[80] => in_emsip_tx_in[80].IN1
in_emsip_tx_in[81] => in_emsip_tx_in[81].IN1
in_emsip_tx_in[82] => in_emsip_tx_in[82].IN1
in_emsip_tx_in[83] => in_emsip_tx_in[83].IN1
in_emsip_tx_in[84] => in_emsip_tx_in[84].IN1
in_emsip_tx_in[85] => in_emsip_tx_in[85].IN1
in_emsip_tx_in[86] => in_emsip_tx_in[86].IN1
in_emsip_tx_in[87] => in_emsip_tx_in[87].IN1
in_emsip_tx_in[88] => in_emsip_tx_in[88].IN1
in_emsip_tx_in[89] => in_emsip_tx_in[89].IN1
in_emsip_tx_in[90] => in_emsip_tx_in[90].IN1
in_emsip_tx_in[91] => in_emsip_tx_in[91].IN1
in_emsip_tx_in[92] => in_emsip_tx_in[92].IN1
in_emsip_tx_in[93] => in_emsip_tx_in[93].IN1
in_emsip_tx_in[94] => in_emsip_tx_in[94].IN1
in_emsip_tx_in[95] => in_emsip_tx_in[95].IN1
in_emsip_tx_in[96] => in_emsip_tx_in[96].IN1
in_emsip_tx_in[97] => in_emsip_tx_in[97].IN1
in_emsip_tx_in[98] => in_emsip_tx_in[98].IN1
in_emsip_tx_in[99] => in_emsip_tx_in[99].IN1
in_emsip_tx_in[100] => in_emsip_tx_in[100].IN1
in_emsip_tx_in[101] => in_emsip_tx_in[101].IN1
in_emsip_tx_in[102] => in_emsip_tx_in[102].IN1
in_emsip_tx_in[103] => in_emsip_tx_in[103].IN1
in_emsip_tx_special_in[0] => in_emsip_tx_special_in[0].IN1
in_emsip_tx_special_in[1] => in_emsip_tx_special_in[1].IN1
in_emsip_tx_special_in[2] => in_emsip_tx_special_in[2].IN1
in_emsip_tx_special_in[3] => in_emsip_tx_special_in[3].IN1
in_emsip_tx_special_in[4] => in_emsip_tx_special_in[4].IN1
in_emsip_tx_special_in[5] => in_emsip_tx_special_in[5].IN1
in_emsip_tx_special_in[6] => in_emsip_tx_special_in[6].IN1
in_emsip_tx_special_in[7] => in_emsip_tx_special_in[7].IN1
in_emsip_tx_special_in[8] => in_emsip_tx_special_in[8].IN1
in_emsip_tx_special_in[9] => in_emsip_tx_special_in[9].IN1
in_emsip_tx_special_in[10] => in_emsip_tx_special_in[10].IN1
in_emsip_tx_special_in[11] => in_emsip_tx_special_in[11].IN1
in_emsip_tx_special_in[12] => in_emsip_tx_special_in[12].IN1
in_fifo_select_in_chnl_down[0] => in_fifo_select_in_chnl_down[0].IN1
in_fifo_select_in_chnl_down[1] => in_fifo_select_in_chnl_down[1].IN1
in_fifo_select_in_chnl_up[0] => in_fifo_select_in_chnl_up[0].IN1
in_fifo_select_in_chnl_up[1] => in_fifo_select_in_chnl_up[1].IN1
in_pld_8g_a1a2_size => ~NO_FANOUT~
in_pld_8g_bitloc_rev_en => ~NO_FANOUT~
in_pld_8g_bitslip => ~NO_FANOUT~
in_pld_8g_byte_rev_en => ~NO_FANOUT~
in_pld_8g_bytordpld => ~NO_FANOUT~
in_pld_8g_cmpfifourst_n => ~NO_FANOUT~
in_pld_8g_encdt => ~NO_FANOUT~
in_pld_8g_phfifourst_rx_n => ~NO_FANOUT~
in_pld_8g_phfifourst_tx_n => in_pld_8g_phfifourst_tx_n.IN1
in_pld_8g_pld_rx_clk => ~NO_FANOUT~
in_pld_8g_pld_tx_clk => in_pld_8g_pld_tx_clk.IN1
in_pld_8g_polinv_rx => ~NO_FANOUT~
in_pld_8g_polinv_tx => in_pld_8g_polinv_tx.IN1
in_pld_8g_powerdown[0] => ~NO_FANOUT~
in_pld_8g_powerdown[1] => ~NO_FANOUT~
in_pld_8g_prbs_cid_en => ~NO_FANOUT~
in_pld_8g_rddisable_tx => in_pld_8g_rddisable_tx.IN1
in_pld_8g_rdenable_rmf => ~NO_FANOUT~
in_pld_8g_rdenable_rx => ~NO_FANOUT~
in_pld_8g_refclk_dig => ~NO_FANOUT~
in_pld_8g_refclk_dig2 => ~NO_FANOUT~
in_pld_8g_rev_loopbk => in_pld_8g_rev_loopbk.IN1
in_pld_8g_rxpolarity => ~NO_FANOUT~
in_pld_8g_rxurstpcs_n => ~NO_FANOUT~
in_pld_8g_tx_boundary_sel[0] => in_pld_8g_tx_boundary_sel[0].IN1
in_pld_8g_tx_boundary_sel[1] => in_pld_8g_tx_boundary_sel[1].IN1
in_pld_8g_tx_boundary_sel[2] => in_pld_8g_tx_boundary_sel[2].IN1
in_pld_8g_tx_boundary_sel[3] => in_pld_8g_tx_boundary_sel[3].IN1
in_pld_8g_tx_boundary_sel[4] => in_pld_8g_tx_boundary_sel[4].IN1
in_pld_8g_tx_data_valid[0] => in_pld_8g_tx_data_valid[0].IN1
in_pld_8g_tx_data_valid[1] => in_pld_8g_tx_data_valid[1].IN1
in_pld_8g_tx_data_valid[2] => in_pld_8g_tx_data_valid[2].IN1
in_pld_8g_tx_data_valid[3] => in_pld_8g_tx_data_valid[3].IN1
in_pld_8g_txdeemph => ~NO_FANOUT~
in_pld_8g_txdetectrxloopback => ~NO_FANOUT~
in_pld_8g_txelecidle => ~NO_FANOUT~
in_pld_8g_txmargin[0] => ~NO_FANOUT~
in_pld_8g_txmargin[1] => ~NO_FANOUT~
in_pld_8g_txmargin[2] => ~NO_FANOUT~
in_pld_8g_txswing => ~NO_FANOUT~
in_pld_8g_txurstpcs_n => in_pld_8g_txurstpcs_n.IN1
in_pld_8g_wrdisable_rx => ~NO_FANOUT~
in_pld_8g_wrenable_rmf => ~NO_FANOUT~
in_pld_8g_wrenable_tx => in_pld_8g_wrenable_tx.IN1
in_pld_agg_refclk_dig => ~NO_FANOUT~
in_pld_eidleinfersel[0] => ~NO_FANOUT~
in_pld_eidleinfersel[1] => ~NO_FANOUT~
in_pld_eidleinfersel[2] => ~NO_FANOUT~
in_pld_ltr => ~NO_FANOUT~
in_pld_partial_reconfig_in => ~NO_FANOUT~
in_pld_pcs_pma_if_refclk_dig => ~NO_FANOUT~
in_pld_rate => ~NO_FANOUT~
in_pld_reserved_in[0] => ~NO_FANOUT~
in_pld_reserved_in[1] => ~NO_FANOUT~
in_pld_reserved_in[2] => ~NO_FANOUT~
in_pld_reserved_in[3] => ~NO_FANOUT~
in_pld_reserved_in[4] => ~NO_FANOUT~
in_pld_reserved_in[5] => ~NO_FANOUT~
in_pld_reserved_in[6] => ~NO_FANOUT~
in_pld_reserved_in[7] => ~NO_FANOUT~
in_pld_reserved_in[8] => ~NO_FANOUT~
in_pld_reserved_in[9] => ~NO_FANOUT~
in_pld_reserved_in[10] => ~NO_FANOUT~
in_pld_reserved_in[11] => ~NO_FANOUT~
in_pld_rx_clk_slip_in => ~NO_FANOUT~
in_pld_rxpma_rstb_in => ~NO_FANOUT~
in_pld_scan_mode_n => ~NO_FANOUT~
in_pld_scan_shift_n => ~NO_FANOUT~
in_pld_sync_sm_en => ~NO_FANOUT~
in_pld_tx_data[0] => in_pld_tx_data[0].IN1
in_pld_tx_data[1] => in_pld_tx_data[1].IN1
in_pld_tx_data[2] => in_pld_tx_data[2].IN1
in_pld_tx_data[3] => in_pld_tx_data[3].IN1
in_pld_tx_data[4] => in_pld_tx_data[4].IN1
in_pld_tx_data[5] => in_pld_tx_data[5].IN1
in_pld_tx_data[6] => in_pld_tx_data[6].IN1
in_pld_tx_data[7] => in_pld_tx_data[7].IN1
in_pld_tx_data[8] => in_pld_tx_data[8].IN1
in_pld_tx_data[9] => in_pld_tx_data[9].IN1
in_pld_tx_data[10] => in_pld_tx_data[10].IN1
in_pld_tx_data[11] => in_pld_tx_data[11].IN1
in_pld_tx_data[12] => in_pld_tx_data[12].IN1
in_pld_tx_data[13] => in_pld_tx_data[13].IN1
in_pld_tx_data[14] => in_pld_tx_data[14].IN1
in_pld_tx_data[15] => in_pld_tx_data[15].IN1
in_pld_tx_data[16] => in_pld_tx_data[16].IN1
in_pld_tx_data[17] => in_pld_tx_data[17].IN1
in_pld_tx_data[18] => in_pld_tx_data[18].IN1
in_pld_tx_data[19] => in_pld_tx_data[19].IN1
in_pld_tx_data[20] => in_pld_tx_data[20].IN1
in_pld_tx_data[21] => in_pld_tx_data[21].IN1
in_pld_tx_data[22] => in_pld_tx_data[22].IN1
in_pld_tx_data[23] => in_pld_tx_data[23].IN1
in_pld_tx_data[24] => in_pld_tx_data[24].IN1
in_pld_tx_data[25] => in_pld_tx_data[25].IN1
in_pld_tx_data[26] => in_pld_tx_data[26].IN1
in_pld_tx_data[27] => in_pld_tx_data[27].IN1
in_pld_tx_data[28] => in_pld_tx_data[28].IN1
in_pld_tx_data[29] => in_pld_tx_data[29].IN1
in_pld_tx_data[30] => in_pld_tx_data[30].IN1
in_pld_tx_data[31] => in_pld_tx_data[31].IN1
in_pld_tx_data[32] => in_pld_tx_data[32].IN1
in_pld_tx_data[33] => in_pld_tx_data[33].IN1
in_pld_tx_data[34] => in_pld_tx_data[34].IN1
in_pld_tx_data[35] => in_pld_tx_data[35].IN1
in_pld_tx_data[36] => in_pld_tx_data[36].IN1
in_pld_tx_data[37] => in_pld_tx_data[37].IN1
in_pld_tx_data[38] => in_pld_tx_data[38].IN1
in_pld_tx_data[39] => in_pld_tx_data[39].IN1
in_pld_tx_data[40] => in_pld_tx_data[40].IN1
in_pld_tx_data[41] => in_pld_tx_data[41].IN1
in_pld_tx_data[42] => in_pld_tx_data[42].IN1
in_pld_tx_data[43] => in_pld_tx_data[43].IN1
in_pma_clklow_in => ~NO_FANOUT~
in_pma_fref_in => ~NO_FANOUT~
in_pma_hclk => ~NO_FANOUT~
in_pma_pcie_sw_done => ~NO_FANOUT~
in_pma_reserved_in[0] => ~NO_FANOUT~
in_pma_reserved_in[1] => ~NO_FANOUT~
in_pma_reserved_in[2] => ~NO_FANOUT~
in_pma_reserved_in[3] => ~NO_FANOUT~
in_pma_reserved_in[4] => ~NO_FANOUT~
in_pma_rx_data[0] => ~NO_FANOUT~
in_pma_rx_data[1] => ~NO_FANOUT~
in_pma_rx_data[2] => ~NO_FANOUT~
in_pma_rx_data[3] => ~NO_FANOUT~
in_pma_rx_data[4] => ~NO_FANOUT~
in_pma_rx_data[5] => ~NO_FANOUT~
in_pma_rx_data[6] => ~NO_FANOUT~
in_pma_rx_data[7] => ~NO_FANOUT~
in_pma_rx_data[8] => ~NO_FANOUT~
in_pma_rx_data[9] => ~NO_FANOUT~
in_pma_rx_data[10] => ~NO_FANOUT~
in_pma_rx_data[11] => ~NO_FANOUT~
in_pma_rx_data[12] => ~NO_FANOUT~
in_pma_rx_data[13] => ~NO_FANOUT~
in_pma_rx_data[14] => ~NO_FANOUT~
in_pma_rx_data[15] => ~NO_FANOUT~
in_pma_rx_data[16] => ~NO_FANOUT~
in_pma_rx_data[17] => ~NO_FANOUT~
in_pma_rx_data[18] => ~NO_FANOUT~
in_pma_rx_data[19] => ~NO_FANOUT~
in_pma_rx_detect_valid => ~NO_FANOUT~
in_pma_rx_found => ~NO_FANOUT~
in_pma_rx_freq_tx_cmu_pll_lock_in => in_pma_rx_freq_tx_cmu_pll_lock_in.IN1
in_pma_rx_pll_phase_lock_in => ~NO_FANOUT~
in_pma_rx_pma_clk => ~NO_FANOUT~
in_pma_sigdet => ~NO_FANOUT~
in_pma_tx_pma_clk => in_pma_tx_pma_clk.IN1
in_reset_pc_ptrs_in_chnl_down => ~NO_FANOUT~
in_reset_pc_ptrs_in_chnl_up => ~NO_FANOUT~
in_reset_ppm_cntrs_in_chnl_down => ~NO_FANOUT~
in_reset_ppm_cntrs_in_chnl_up => ~NO_FANOUT~
in_rx_div_sync_in_chnl_down[0] => ~NO_FANOUT~
in_rx_div_sync_in_chnl_down[1] => ~NO_FANOUT~
in_rx_div_sync_in_chnl_up[0] => ~NO_FANOUT~
in_rx_div_sync_in_chnl_up[1] => ~NO_FANOUT~
in_rx_rd_enable_in_chnl_down => ~NO_FANOUT~
in_rx_rd_enable_in_chnl_up => ~NO_FANOUT~
in_rx_we_in_chnl_down[0] => ~NO_FANOUT~
in_rx_we_in_chnl_down[1] => ~NO_FANOUT~
in_rx_we_in_chnl_up[0] => ~NO_FANOUT~
in_rx_we_in_chnl_up[1] => ~NO_FANOUT~
in_rx_wr_enable_in_chnl_down => ~NO_FANOUT~
in_rx_wr_enable_in_chnl_up => ~NO_FANOUT~
in_speed_change_in_chnl_down => ~NO_FANOUT~
in_speed_change_in_chnl_up => ~NO_FANOUT~
in_tx_div_sync_in_chnl_down[0] => in_tx_div_sync_in_chnl_down[0].IN1
in_tx_div_sync_in_chnl_down[1] => in_tx_div_sync_in_chnl_down[1].IN1
in_tx_div_sync_in_chnl_up[0] => in_tx_div_sync_in_chnl_up[0].IN1
in_tx_div_sync_in_chnl_up[1] => in_tx_div_sync_in_chnl_up[1].IN1
in_tx_rd_enable_in_chnl_down => in_tx_rd_enable_in_chnl_down.IN1
in_tx_rd_enable_in_chnl_up => in_tx_rd_enable_in_chnl_up.IN1
in_tx_wr_enable_in_chnl_down => in_tx_wr_enable_in_chnl_down.IN1
in_tx_wr_enable_in_chnl_up => in_tx_wr_enable_in_chnl_up.IN1
out_agg_align_det_sync[0] <= <GND>
out_agg_align_det_sync[1] <= <GND>
out_agg_align_status_sync <= <GND>
out_agg_cg_comp_rd_d_out[0] <= <GND>
out_agg_cg_comp_rd_d_out[1] <= <GND>
out_agg_cg_comp_wr_out[0] <= <GND>
out_agg_cg_comp_wr_out[1] <= <GND>
out_agg_dec_ctl <= <GND>
out_agg_dec_data[0] <= <GND>
out_agg_dec_data[1] <= <GND>
out_agg_dec_data[2] <= <GND>
out_agg_dec_data[3] <= <GND>
out_agg_dec_data[4] <= <GND>
out_agg_dec_data[5] <= <GND>
out_agg_dec_data[6] <= <GND>
out_agg_dec_data[7] <= <GND>
out_agg_dec_data_valid <= <GND>
out_agg_del_cond_met_out <= <GND>
out_agg_fifo_ovr_out <= <GND>
out_agg_fifo_rd_out_comp <= <GND>
out_agg_insert_incomplete_out <= <GND>
out_agg_latency_comp_out <= <GND>
out_agg_rd_align[0] <= <GND>
out_agg_rd_align[1] <= <GND>
out_agg_rd_enable_sync <= <GND>
out_agg_refclk_dig <= <GND>
out_agg_running_disp[0] <= <GND>
out_agg_running_disp[1] <= <GND>
out_agg_rxpcs_rst <= <GND>
out_agg_scan_mode_n <= <GND>
out_agg_scan_shift_n <= <GND>
out_agg_sync_status <= <GND>
out_agg_tx_ctl_tc <= <GND>
out_agg_tx_data_tc[0] <= <GND>
out_agg_tx_data_tc[1] <= <GND>
out_agg_tx_data_tc[2] <= <GND>
out_agg_tx_data_tc[3] <= <GND>
out_agg_tx_data_tc[4] <= <GND>
out_agg_tx_data_tc[5] <= <GND>
out_agg_tx_data_tc[6] <= <GND>
out_agg_tx_data_tc[7] <= <GND>
out_agg_txpcs_rst <= <GND>
out_avmmreaddata_com_pcs_pma_if[0] <= <GND>
out_avmmreaddata_com_pcs_pma_if[1] <= <GND>
out_avmmreaddata_com_pcs_pma_if[2] <= <GND>
out_avmmreaddata_com_pcs_pma_if[3] <= <GND>
out_avmmreaddata_com_pcs_pma_if[4] <= <GND>
out_avmmreaddata_com_pcs_pma_if[5] <= <GND>
out_avmmreaddata_com_pcs_pma_if[6] <= <GND>
out_avmmreaddata_com_pcs_pma_if[7] <= <GND>
out_avmmreaddata_com_pcs_pma_if[8] <= <GND>
out_avmmreaddata_com_pcs_pma_if[9] <= <GND>
out_avmmreaddata_com_pcs_pma_if[10] <= <GND>
out_avmmreaddata_com_pcs_pma_if[11] <= <GND>
out_avmmreaddata_com_pcs_pma_if[12] <= <GND>
out_avmmreaddata_com_pcs_pma_if[13] <= <GND>
out_avmmreaddata_com_pcs_pma_if[14] <= <GND>
out_avmmreaddata_com_pcs_pma_if[15] <= <GND>
out_avmmreaddata_com_pld_pcs_if[0] <= <GND>
out_avmmreaddata_com_pld_pcs_if[1] <= <GND>
out_avmmreaddata_com_pld_pcs_if[2] <= <GND>
out_avmmreaddata_com_pld_pcs_if[3] <= <GND>
out_avmmreaddata_com_pld_pcs_if[4] <= <GND>
out_avmmreaddata_com_pld_pcs_if[5] <= <GND>
out_avmmreaddata_com_pld_pcs_if[6] <= <GND>
out_avmmreaddata_com_pld_pcs_if[7] <= <GND>
out_avmmreaddata_com_pld_pcs_if[8] <= <GND>
out_avmmreaddata_com_pld_pcs_if[9] <= <GND>
out_avmmreaddata_com_pld_pcs_if[10] <= <GND>
out_avmmreaddata_com_pld_pcs_if[11] <= <GND>
out_avmmreaddata_com_pld_pcs_if[12] <= <GND>
out_avmmreaddata_com_pld_pcs_if[13] <= <GND>
out_avmmreaddata_com_pld_pcs_if[14] <= <GND>
out_avmmreaddata_com_pld_pcs_if[15] <= <GND>
out_avmmreaddata_pcs8g_rx[0] <= <GND>
out_avmmreaddata_pcs8g_rx[1] <= <GND>
out_avmmreaddata_pcs8g_rx[2] <= <GND>
out_avmmreaddata_pcs8g_rx[3] <= <GND>
out_avmmreaddata_pcs8g_rx[4] <= <GND>
out_avmmreaddata_pcs8g_rx[5] <= <GND>
out_avmmreaddata_pcs8g_rx[6] <= <GND>
out_avmmreaddata_pcs8g_rx[7] <= <GND>
out_avmmreaddata_pcs8g_rx[8] <= <GND>
out_avmmreaddata_pcs8g_rx[9] <= <GND>
out_avmmreaddata_pcs8g_rx[10] <= <GND>
out_avmmreaddata_pcs8g_rx[11] <= <GND>
out_avmmreaddata_pcs8g_rx[12] <= <GND>
out_avmmreaddata_pcs8g_rx[13] <= <GND>
out_avmmreaddata_pcs8g_rx[14] <= <GND>
out_avmmreaddata_pcs8g_rx[15] <= <GND>
out_avmmreaddata_pcs8g_tx[0] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[1] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[2] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[3] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[4] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[5] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[6] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[7] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[8] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[9] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[10] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[11] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[12] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[13] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[14] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pcs8g_tx[15] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.avmmreaddata
out_avmmreaddata_pipe12[0] <= <GND>
out_avmmreaddata_pipe12[1] <= <GND>
out_avmmreaddata_pipe12[2] <= <GND>
out_avmmreaddata_pipe12[3] <= <GND>
out_avmmreaddata_pipe12[4] <= <GND>
out_avmmreaddata_pipe12[5] <= <GND>
out_avmmreaddata_pipe12[6] <= <GND>
out_avmmreaddata_pipe12[7] <= <GND>
out_avmmreaddata_pipe12[8] <= <GND>
out_avmmreaddata_pipe12[9] <= <GND>
out_avmmreaddata_pipe12[10] <= <GND>
out_avmmreaddata_pipe12[11] <= <GND>
out_avmmreaddata_pipe12[12] <= <GND>
out_avmmreaddata_pipe12[13] <= <GND>
out_avmmreaddata_pipe12[14] <= <GND>
out_avmmreaddata_pipe12[15] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[0] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[1] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[2] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[3] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[4] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[5] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[6] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[7] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[8] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[9] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[10] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[11] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[12] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[13] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[14] <= <GND>
out_avmmreaddata_rx_pcs_pma_if[15] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[0] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[1] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[2] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[3] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[4] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[5] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[6] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[7] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[8] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[9] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[10] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[11] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[12] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[13] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[14] <= <GND>
out_avmmreaddata_rx_pld_pcs_if[15] <= <GND>
out_avmmreaddata_tx_pcs_pma_if[0] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[1] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[2] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[3] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[4] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[5] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[6] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[7] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[8] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[9] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[10] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[11] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[12] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[13] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[14] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pcs_pma_if[15] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[0] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[1] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[2] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[3] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[4] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[5] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[6] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[7] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[8] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[9] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[10] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[11] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[12] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[13] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[14] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_avmmreaddata_tx_pld_pcs_if[15] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.avmmreaddata
out_blockselect_com_pcs_pma_if <= <GND>
out_blockselect_com_pld_pcs_if <= <GND>
out_blockselect_pcs8g_rx <= <GND>
out_blockselect_pcs8g_tx <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.blockselect
out_blockselect_pipe12 <= <GND>
out_blockselect_rx_pcs_pma_if <= <GND>
out_blockselect_rx_pld_pcs_if <= <GND>
out_blockselect_tx_pcs_pma_if <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.blockselect
out_blockselect_tx_pld_pcs_if <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.blockselect
out_config_sel_out_chnl_down <= <GND>
out_config_sel_out_chnl_up <= <GND>
out_emsip_com_clk_out[0] <= <GND>
out_emsip_com_clk_out[1] <= <GND>
out_emsip_com_clk_out[2] <= <GND>
out_emsip_com_out[0] <= <GND>
out_emsip_com_out[1] <= <GND>
out_emsip_com_out[2] <= <GND>
out_emsip_com_out[3] <= <GND>
out_emsip_com_out[4] <= <GND>
out_emsip_com_out[5] <= <GND>
out_emsip_com_out[6] <= <GND>
out_emsip_com_out[7] <= <GND>
out_emsip_com_out[8] <= <GND>
out_emsip_com_out[9] <= <GND>
out_emsip_com_out[10] <= <GND>
out_emsip_com_out[11] <= <GND>
out_emsip_com_out[12] <= <GND>
out_emsip_com_out[13] <= <GND>
out_emsip_com_out[14] <= <GND>
out_emsip_com_out[15] <= <GND>
out_emsip_com_out[16] <= <GND>
out_emsip_com_out[17] <= <GND>
out_emsip_com_out[18] <= <GND>
out_emsip_com_out[19] <= <GND>
out_emsip_com_out[20] <= <GND>
out_emsip_com_out[21] <= <GND>
out_emsip_com_out[22] <= <GND>
out_emsip_com_out[23] <= <GND>
out_emsip_com_out[24] <= <GND>
out_emsip_com_out[25] <= <GND>
out_emsip_com_out[26] <= <GND>
out_emsip_rx_out[0] <= <GND>
out_emsip_rx_out[1] <= <GND>
out_emsip_rx_out[2] <= <GND>
out_emsip_rx_out[3] <= <GND>
out_emsip_rx_out[4] <= <GND>
out_emsip_rx_out[5] <= <GND>
out_emsip_rx_out[6] <= <GND>
out_emsip_rx_out[7] <= <GND>
out_emsip_rx_out[8] <= <GND>
out_emsip_rx_out[9] <= <GND>
out_emsip_rx_out[10] <= <GND>
out_emsip_rx_out[11] <= <GND>
out_emsip_rx_out[12] <= <GND>
out_emsip_rx_out[13] <= <GND>
out_emsip_rx_out[14] <= <GND>
out_emsip_rx_out[15] <= <GND>
out_emsip_rx_out[16] <= <GND>
out_emsip_rx_out[17] <= <GND>
out_emsip_rx_out[18] <= <GND>
out_emsip_rx_out[19] <= <GND>
out_emsip_rx_out[20] <= <GND>
out_emsip_rx_out[21] <= <GND>
out_emsip_rx_out[22] <= <GND>
out_emsip_rx_out[23] <= <GND>
out_emsip_rx_out[24] <= <GND>
out_emsip_rx_out[25] <= <GND>
out_emsip_rx_out[26] <= <GND>
out_emsip_rx_out[27] <= <GND>
out_emsip_rx_out[28] <= <GND>
out_emsip_rx_out[29] <= <GND>
out_emsip_rx_out[30] <= <GND>
out_emsip_rx_out[31] <= <GND>
out_emsip_rx_out[32] <= <GND>
out_emsip_rx_out[33] <= <GND>
out_emsip_rx_out[34] <= <GND>
out_emsip_rx_out[35] <= <GND>
out_emsip_rx_out[36] <= <GND>
out_emsip_rx_out[37] <= <GND>
out_emsip_rx_out[38] <= <GND>
out_emsip_rx_out[39] <= <GND>
out_emsip_rx_out[40] <= <GND>
out_emsip_rx_out[41] <= <GND>
out_emsip_rx_out[42] <= <GND>
out_emsip_rx_out[43] <= <GND>
out_emsip_rx_out[44] <= <GND>
out_emsip_rx_out[45] <= <GND>
out_emsip_rx_out[46] <= <GND>
out_emsip_rx_out[47] <= <GND>
out_emsip_rx_out[48] <= <GND>
out_emsip_rx_out[49] <= <GND>
out_emsip_rx_out[50] <= <GND>
out_emsip_rx_out[51] <= <GND>
out_emsip_rx_out[52] <= <GND>
out_emsip_rx_out[53] <= <GND>
out_emsip_rx_out[54] <= <GND>
out_emsip_rx_out[55] <= <GND>
out_emsip_rx_out[56] <= <GND>
out_emsip_rx_out[57] <= <GND>
out_emsip_rx_out[58] <= <GND>
out_emsip_rx_out[59] <= <GND>
out_emsip_rx_out[60] <= <GND>
out_emsip_rx_out[61] <= <GND>
out_emsip_rx_out[62] <= <GND>
out_emsip_rx_out[63] <= <GND>
out_emsip_rx_out[64] <= <GND>
out_emsip_rx_out[65] <= <GND>
out_emsip_rx_out[66] <= <GND>
out_emsip_rx_out[67] <= <GND>
out_emsip_rx_out[68] <= <GND>
out_emsip_rx_out[69] <= <GND>
out_emsip_rx_out[70] <= <GND>
out_emsip_rx_out[71] <= <GND>
out_emsip_rx_out[72] <= <GND>
out_emsip_rx_out[73] <= <GND>
out_emsip_rx_out[74] <= <GND>
out_emsip_rx_out[75] <= <GND>
out_emsip_rx_out[76] <= <GND>
out_emsip_rx_out[77] <= <GND>
out_emsip_rx_out[78] <= <GND>
out_emsip_rx_out[79] <= <GND>
out_emsip_rx_out[80] <= <GND>
out_emsip_rx_out[81] <= <GND>
out_emsip_rx_out[82] <= <GND>
out_emsip_rx_out[83] <= <GND>
out_emsip_rx_out[84] <= <GND>
out_emsip_rx_out[85] <= <GND>
out_emsip_rx_out[86] <= <GND>
out_emsip_rx_out[87] <= <GND>
out_emsip_rx_out[88] <= <GND>
out_emsip_rx_out[89] <= <GND>
out_emsip_rx_out[90] <= <GND>
out_emsip_rx_out[91] <= <GND>
out_emsip_rx_out[92] <= <GND>
out_emsip_rx_out[93] <= <GND>
out_emsip_rx_out[94] <= <GND>
out_emsip_rx_out[95] <= <GND>
out_emsip_rx_out[96] <= <GND>
out_emsip_rx_out[97] <= <GND>
out_emsip_rx_out[98] <= <GND>
out_emsip_rx_out[99] <= <GND>
out_emsip_rx_out[100] <= <GND>
out_emsip_rx_out[101] <= <GND>
out_emsip_rx_out[102] <= <GND>
out_emsip_rx_out[103] <= <GND>
out_emsip_rx_out[104] <= <GND>
out_emsip_rx_out[105] <= <GND>
out_emsip_rx_out[106] <= <GND>
out_emsip_rx_out[107] <= <GND>
out_emsip_rx_out[108] <= <GND>
out_emsip_rx_out[109] <= <GND>
out_emsip_rx_out[110] <= <GND>
out_emsip_rx_out[111] <= <GND>
out_emsip_rx_out[112] <= <GND>
out_emsip_rx_out[113] <= <GND>
out_emsip_rx_out[114] <= <GND>
out_emsip_rx_out[115] <= <GND>
out_emsip_rx_out[116] <= <GND>
out_emsip_rx_out[117] <= <GND>
out_emsip_rx_out[118] <= <GND>
out_emsip_rx_out[119] <= <GND>
out_emsip_rx_out[120] <= <GND>
out_emsip_rx_out[121] <= <GND>
out_emsip_rx_out[122] <= <GND>
out_emsip_rx_out[123] <= <GND>
out_emsip_rx_out[124] <= <GND>
out_emsip_rx_out[125] <= <GND>
out_emsip_rx_out[126] <= <GND>
out_emsip_rx_out[127] <= <GND>
out_emsip_rx_out[128] <= <GND>
out_emsip_rx_special_out[0] <= <GND>
out_emsip_rx_special_out[1] <= <GND>
out_emsip_rx_special_out[2] <= <GND>
out_emsip_rx_special_out[3] <= <GND>
out_emsip_rx_special_out[4] <= <GND>
out_emsip_rx_special_out[5] <= <GND>
out_emsip_rx_special_out[6] <= <GND>
out_emsip_rx_special_out[7] <= <GND>
out_emsip_rx_special_out[8] <= <GND>
out_emsip_rx_special_out[9] <= <GND>
out_emsip_rx_special_out[10] <= <GND>
out_emsip_rx_special_out[11] <= <GND>
out_emsip_rx_special_out[12] <= <GND>
out_emsip_rx_special_out[13] <= <GND>
out_emsip_rx_special_out[14] <= <GND>
out_emsip_rx_special_out[15] <= <GND>
out_emsip_tx_clk_out[0] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsippcstxclkout
out_emsip_tx_clk_out[1] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsippcstxclkout
out_emsip_tx_clk_out[2] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsippcstxclkout
out_emsip_tx_special_out[0] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[1] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[2] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[3] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[4] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[5] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[6] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[7] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[8] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[9] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[10] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[11] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[12] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[13] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[14] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_emsip_tx_special_out[15] <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.emsiptxspecialout
out_fifo_select_out_chnl_down[0] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.fifoselectoutchnldown
out_fifo_select_out_chnl_down[1] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.fifoselectoutchnldown
out_fifo_select_out_chnl_up[0] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.fifoselectoutchnlup
out_fifo_select_out_chnl_up[1] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.fifoselectoutchnlup
out_pld_8g_a1a2_k1k2_flag[0] <= <GND>
out_pld_8g_a1a2_k1k2_flag[1] <= <GND>
out_pld_8g_a1a2_k1k2_flag[2] <= <GND>
out_pld_8g_a1a2_k1k2_flag[3] <= <GND>
out_pld_8g_align_status <= <GND>
out_pld_8g_bistdone <= <GND>
out_pld_8g_bisterr <= <GND>
out_pld_8g_byteord_flag <= <GND>
out_pld_8g_empty_rmf <= <GND>
out_pld_8g_empty_rx <= <GND>
out_pld_8g_empty_tx <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.pld8gemptytx
out_pld_8g_full_rmf <= <GND>
out_pld_8g_full_rx <= <GND>
out_pld_8g_full_tx <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.pld8gfulltx
out_pld_8g_phystatus <= <GND>
out_pld_8g_rlv_lt <= <GND>
out_pld_8g_rx_clk_out <= <GND>
out_pld_8g_rx_data_valid[0] <= <GND>
out_pld_8g_rx_data_valid[1] <= <GND>
out_pld_8g_rx_data_valid[2] <= <GND>
out_pld_8g_rx_data_valid[3] <= <GND>
out_pld_8g_rxelecidle <= <GND>
out_pld_8g_rxstatus[0] <= <GND>
out_pld_8g_rxstatus[1] <= <GND>
out_pld_8g_rxstatus[2] <= <GND>
out_pld_8g_rxvalid <= <GND>
out_pld_8g_signal_detect_out <= <GND>
out_pld_8g_tx_clk_out <= av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface.pld8gtxclkout
out_pld_8g_wa_boundary[0] <= <GND>
out_pld_8g_wa_boundary[1] <= <GND>
out_pld_8g_wa_boundary[2] <= <GND>
out_pld_8g_wa_boundary[3] <= <GND>
out_pld_8g_wa_boundary[4] <= <GND>
out_pld_clklow <= <GND>
out_pld_fref <= <GND>
out_pld_reserved_out[0] <= <GND>
out_pld_reserved_out[1] <= <GND>
out_pld_reserved_out[2] <= <GND>
out_pld_reserved_out[3] <= <GND>
out_pld_reserved_out[4] <= <GND>
out_pld_reserved_out[5] <= <GND>
out_pld_reserved_out[6] <= <GND>
out_pld_reserved_out[7] <= <GND>
out_pld_reserved_out[8] <= <GND>
out_pld_reserved_out[9] <= <GND>
out_pld_reserved_out[10] <= <GND>
out_pld_rx_data[0] <= <GND>
out_pld_rx_data[1] <= <GND>
out_pld_rx_data[2] <= <GND>
out_pld_rx_data[3] <= <GND>
out_pld_rx_data[4] <= <GND>
out_pld_rx_data[5] <= <GND>
out_pld_rx_data[6] <= <GND>
out_pld_rx_data[7] <= <GND>
out_pld_rx_data[8] <= <GND>
out_pld_rx_data[9] <= <GND>
out_pld_rx_data[10] <= <GND>
out_pld_rx_data[11] <= <GND>
out_pld_rx_data[12] <= <GND>
out_pld_rx_data[13] <= <GND>
out_pld_rx_data[14] <= <GND>
out_pld_rx_data[15] <= <GND>
out_pld_rx_data[16] <= <GND>
out_pld_rx_data[17] <= <GND>
out_pld_rx_data[18] <= <GND>
out_pld_rx_data[19] <= <GND>
out_pld_rx_data[20] <= <GND>
out_pld_rx_data[21] <= <GND>
out_pld_rx_data[22] <= <GND>
out_pld_rx_data[23] <= <GND>
out_pld_rx_data[24] <= <GND>
out_pld_rx_data[25] <= <GND>
out_pld_rx_data[26] <= <GND>
out_pld_rx_data[27] <= <GND>
out_pld_rx_data[28] <= <GND>
out_pld_rx_data[29] <= <GND>
out_pld_rx_data[30] <= <GND>
out_pld_rx_data[31] <= <GND>
out_pld_rx_data[32] <= <GND>
out_pld_rx_data[33] <= <GND>
out_pld_rx_data[34] <= <GND>
out_pld_rx_data[35] <= <GND>
out_pld_rx_data[36] <= <GND>
out_pld_rx_data[37] <= <GND>
out_pld_rx_data[38] <= <GND>
out_pld_rx_data[39] <= <GND>
out_pld_rx_data[40] <= <GND>
out_pld_rx_data[41] <= <GND>
out_pld_rx_data[42] <= <GND>
out_pld_rx_data[43] <= <GND>
out_pld_rx_data[44] <= <GND>
out_pld_rx_data[45] <= <GND>
out_pld_rx_data[46] <= <GND>
out_pld_rx_data[47] <= <GND>
out_pld_rx_data[48] <= <GND>
out_pld_rx_data[49] <= <GND>
out_pld_rx_data[50] <= <GND>
out_pld_rx_data[51] <= <GND>
out_pld_rx_data[52] <= <GND>
out_pld_rx_data[53] <= <GND>
out_pld_rx_data[54] <= <GND>
out_pld_rx_data[55] <= <GND>
out_pld_rx_data[56] <= <GND>
out_pld_rx_data[57] <= <GND>
out_pld_rx_data[58] <= <GND>
out_pld_rx_data[59] <= <GND>
out_pld_rx_data[60] <= <GND>
out_pld_rx_data[61] <= <GND>
out_pld_rx_data[62] <= <GND>
out_pld_rx_data[63] <= <GND>
out_pld_test_data[0] <= <GND>
out_pld_test_data[1] <= <GND>
out_pld_test_data[2] <= <GND>
out_pld_test_data[3] <= <GND>
out_pld_test_data[4] <= <GND>
out_pld_test_data[5] <= <GND>
out_pld_test_data[6] <= <GND>
out_pld_test_data[7] <= <GND>
out_pld_test_data[8] <= <GND>
out_pld_test_data[9] <= <GND>
out_pld_test_data[10] <= <GND>
out_pld_test_data[11] <= <GND>
out_pld_test_data[12] <= <GND>
out_pld_test_data[13] <= <GND>
out_pld_test_data[14] <= <GND>
out_pld_test_data[15] <= <GND>
out_pld_test_data[16] <= <GND>
out_pld_test_data[17] <= <GND>
out_pld_test_data[18] <= <GND>
out_pld_test_data[19] <= <GND>
out_pld_test_si_to_agg_out <= <GND>
out_pma_current_coeff[0] <= <GND>
out_pma_current_coeff[1] <= <GND>
out_pma_current_coeff[2] <= <GND>
out_pma_current_coeff[3] <= <GND>
out_pma_current_coeff[4] <= <GND>
out_pma_current_coeff[5] <= <GND>
out_pma_current_coeff[6] <= <GND>
out_pma_current_coeff[7] <= <GND>
out_pma_current_coeff[8] <= <GND>
out_pma_current_coeff[9] <= <GND>
out_pma_current_coeff[10] <= <GND>
out_pma_current_coeff[11] <= <GND>
out_pma_early_eios <= <GND>
out_pma_ltr <= <GND>
out_pma_nfrzdrv <= <GND>
out_pma_partial_reconfig <= <GND>
out_pma_pcie_switch <= <GND>
out_pma_ppm_lock <= <GND>
out_pma_reserved_out[0] <= <GND>
out_pma_reserved_out[1] <= <GND>
out_pma_reserved_out[2] <= <GND>
out_pma_reserved_out[3] <= <GND>
out_pma_reserved_out[4] <= <GND>
out_pma_rx_clk_out <= <GND>
out_pma_rxclkslip <= <GND>
out_pma_rxpma_rstb <= <GND>
out_pma_tx_clk_out <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.pmatxclkout
out_pma_tx_data[0] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[1] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[2] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[3] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[4] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[5] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[6] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[7] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[8] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[9] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[10] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[11] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[12] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[13] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[14] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[15] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[16] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[17] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[18] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_data[19] <= av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface.dataouttopma
out_pma_tx_elec_idle <= <GND>
out_pma_txdetectrx <= <GND>
out_reset_pc_ptrs_out_chnl_down <= <GND>
out_reset_pc_ptrs_out_chnl_up <= <GND>
out_reset_ppm_cntrs_out_chnl_down <= <GND>
out_reset_ppm_cntrs_out_chnl_up <= <GND>
out_rx_div_sync_out_chnl_down[0] <= <GND>
out_rx_div_sync_out_chnl_down[1] <= <GND>
out_rx_div_sync_out_chnl_up[0] <= <GND>
out_rx_div_sync_out_chnl_up[1] <= <GND>
out_rx_rd_enable_out_chnl_down <= <GND>
out_rx_rd_enable_out_chnl_up <= <GND>
out_rx_we_out_chnl_down[0] <= <GND>
out_rx_we_out_chnl_down[1] <= <GND>
out_rx_we_out_chnl_up[0] <= <GND>
out_rx_we_out_chnl_up[1] <= <GND>
out_rx_wr_enable_out_chnl_down <= <GND>
out_rx_wr_enable_out_chnl_up <= <GND>
out_speed_change_out_chnl_down <= <GND>
out_speed_change_out_chnl_up <= <GND>
out_tx_div_sync_out_chnl_down[0] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.txdivsyncoutchnldown
out_tx_div_sync_out_chnl_down[1] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.txdivsyncoutchnldown
out_tx_div_sync_out_chnl_up[0] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.txdivsyncoutchnlup
out_tx_div_sync_out_chnl_up[1] <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.txdivsyncoutchnlup
out_tx_rd_enable_out_chnl_down <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.rdenableoutchnldown
out_tx_rd_enable_out_chnl_up <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.rdenableoutchnlup
out_tx_wr_enable_out_chnl_down <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.wrenableoutchnldown
out_tx_wr_enable_out_chnl_up <= av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs.wrenableoutchnlup


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface
asynchdatain <= wys.O_ASYNCHDATAIN
avmmaddress[0] => wys.I_AVMMADDRESS
avmmaddress[1] => wys.I_AVMMADDRESS1
avmmaddress[2] => wys.I_AVMMADDRESS2
avmmaddress[3] => wys.I_AVMMADDRESS3
avmmaddress[4] => wys.I_AVMMADDRESS4
avmmaddress[5] => wys.I_AVMMADDRESS5
avmmaddress[6] => wys.I_AVMMADDRESS6
avmmaddress[7] => wys.I_AVMMADDRESS7
avmmaddress[8] => wys.I_AVMMADDRESS8
avmmaddress[9] => wys.I_AVMMADDRESS9
avmmaddress[10] => wys.I_AVMMADDRESS10
avmmbyteen[0] => wys.I_AVMMBYTEEN
avmmbyteen[1] => wys.I_AVMMBYTEEN1
avmmclk => wys.I_AVMMCLK
avmmread => wys.I_AVMMREAD
avmmreaddata[0] <= wys.O_AVMMREADDATA
avmmreaddata[1] <= wys.O_AVMMREADDATA1
avmmreaddata[2] <= wys.O_AVMMREADDATA2
avmmreaddata[3] <= wys.O_AVMMREADDATA3
avmmreaddata[4] <= wys.O_AVMMREADDATA4
avmmreaddata[5] <= wys.O_AVMMREADDATA5
avmmreaddata[6] <= wys.O_AVMMREADDATA6
avmmreaddata[7] <= wys.O_AVMMREADDATA7
avmmreaddata[8] <= wys.O_AVMMREADDATA8
avmmreaddata[9] <= wys.O_AVMMREADDATA9
avmmreaddata[10] <= wys.O_AVMMREADDATA10
avmmreaddata[11] <= wys.O_AVMMREADDATA11
avmmreaddata[12] <= wys.O_AVMMREADDATA12
avmmreaddata[13] <= wys.O_AVMMREADDATA13
avmmreaddata[14] <= wys.O_AVMMREADDATA14
avmmreaddata[15] <= wys.O_AVMMREADDATA15
avmmrstn => wys.I_AVMMRSTN
avmmwrite => wys.I_AVMMWRITE
avmmwritedata[0] => wys.I_AVMMWRITEDATA
avmmwritedata[1] => wys.I_AVMMWRITEDATA1
avmmwritedata[2] => wys.I_AVMMWRITEDATA2
avmmwritedata[3] => wys.I_AVMMWRITEDATA3
avmmwritedata[4] => wys.I_AVMMWRITEDATA4
avmmwritedata[5] => wys.I_AVMMWRITEDATA5
avmmwritedata[6] => wys.I_AVMMWRITEDATA6
avmmwritedata[7] => wys.I_AVMMWRITEDATA7
avmmwritedata[8] => wys.I_AVMMWRITEDATA8
avmmwritedata[9] => wys.I_AVMMWRITEDATA9
avmmwritedata[10] => wys.I_AVMMWRITEDATA10
avmmwritedata[11] => wys.I_AVMMWRITEDATA11
avmmwritedata[12] => wys.I_AVMMWRITEDATA12
avmmwritedata[13] => wys.I_AVMMWRITEDATA13
avmmwritedata[14] => wys.I_AVMMWRITEDATA14
avmmwritedata[15] => wys.I_AVMMWRITEDATA15
blockselect <= wys.O_BLOCKSELECT
clockinfrompma => wys.I_CLOCKINFROMPMA
clockoutto8gpcs <= wys.O_CLOCKOUTTO8GPCS
datainfrom8gpcs[0] => wys.I_DATAINFROM8GPCS
datainfrom8gpcs[1] => wys.I_DATAINFROM8GPCS1
datainfrom8gpcs[2] => wys.I_DATAINFROM8GPCS2
datainfrom8gpcs[3] => wys.I_DATAINFROM8GPCS3
datainfrom8gpcs[4] => wys.I_DATAINFROM8GPCS4
datainfrom8gpcs[5] => wys.I_DATAINFROM8GPCS5
datainfrom8gpcs[6] => wys.I_DATAINFROM8GPCS6
datainfrom8gpcs[7] => wys.I_DATAINFROM8GPCS7
datainfrom8gpcs[8] => wys.I_DATAINFROM8GPCS8
datainfrom8gpcs[9] => wys.I_DATAINFROM8GPCS9
datainfrom8gpcs[10] => wys.I_DATAINFROM8GPCS10
datainfrom8gpcs[11] => wys.I_DATAINFROM8GPCS11
datainfrom8gpcs[12] => wys.I_DATAINFROM8GPCS12
datainfrom8gpcs[13] => wys.I_DATAINFROM8GPCS13
datainfrom8gpcs[14] => wys.I_DATAINFROM8GPCS14
datainfrom8gpcs[15] => wys.I_DATAINFROM8GPCS15
datainfrom8gpcs[16] => wys.I_DATAINFROM8GPCS16
datainfrom8gpcs[17] => wys.I_DATAINFROM8GPCS17
datainfrom8gpcs[18] => wys.I_DATAINFROM8GPCS18
datainfrom8gpcs[19] => wys.I_DATAINFROM8GPCS19
dataouttopma[0] <= wys.O_DATAOUTTOPMA
dataouttopma[1] <= wys.O_DATAOUTTOPMA1
dataouttopma[2] <= wys.O_DATAOUTTOPMA2
dataouttopma[3] <= wys.O_DATAOUTTOPMA3
dataouttopma[4] <= wys.O_DATAOUTTOPMA4
dataouttopma[5] <= wys.O_DATAOUTTOPMA5
dataouttopma[6] <= wys.O_DATAOUTTOPMA6
dataouttopma[7] <= wys.O_DATAOUTTOPMA7
dataouttopma[8] <= wys.O_DATAOUTTOPMA8
dataouttopma[9] <= wys.O_DATAOUTTOPMA9
dataouttopma[10] <= wys.O_DATAOUTTOPMA10
dataouttopma[11] <= wys.O_DATAOUTTOPMA11
dataouttopma[12] <= wys.O_DATAOUTTOPMA12
dataouttopma[13] <= wys.O_DATAOUTTOPMA13
dataouttopma[14] <= wys.O_DATAOUTTOPMA14
dataouttopma[15] <= wys.O_DATAOUTTOPMA15
dataouttopma[16] <= wys.O_DATAOUTTOPMA16
dataouttopma[17] <= wys.O_DATAOUTTOPMA17
dataouttopma[18] <= wys.O_DATAOUTTOPMA18
dataouttopma[19] <= wys.O_DATAOUTTOPMA19
dataouttopma[20] <= wys.O_DATAOUTTOPMA20
dataouttopma[21] <= wys.O_DATAOUTTOPMA21
dataouttopma[22] <= wys.O_DATAOUTTOPMA22
dataouttopma[23] <= wys.O_DATAOUTTOPMA23
dataouttopma[24] <= wys.O_DATAOUTTOPMA24
dataouttopma[25] <= wys.O_DATAOUTTOPMA25
dataouttopma[26] <= wys.O_DATAOUTTOPMA26
dataouttopma[27] <= wys.O_DATAOUTTOPMA27
dataouttopma[28] <= wys.O_DATAOUTTOPMA28
dataouttopma[29] <= wys.O_DATAOUTTOPMA29
dataouttopma[30] <= wys.O_DATAOUTTOPMA30
dataouttopma[31] <= wys.O_DATAOUTTOPMA31
dataouttopma[32] <= wys.O_DATAOUTTOPMA32
dataouttopma[33] <= wys.O_DATAOUTTOPMA33
dataouttopma[34] <= wys.O_DATAOUTTOPMA34
dataouttopma[35] <= wys.O_DATAOUTTOPMA35
dataouttopma[36] <= wys.O_DATAOUTTOPMA36
dataouttopma[37] <= wys.O_DATAOUTTOPMA37
dataouttopma[38] <= wys.O_DATAOUTTOPMA38
dataouttopma[39] <= wys.O_DATAOUTTOPMA39
dataouttopma[40] <= wys.O_DATAOUTTOPMA40
dataouttopma[41] <= wys.O_DATAOUTTOPMA41
dataouttopma[42] <= wys.O_DATAOUTTOPMA42
dataouttopma[43] <= wys.O_DATAOUTTOPMA43
dataouttopma[44] <= wys.O_DATAOUTTOPMA44
dataouttopma[45] <= wys.O_DATAOUTTOPMA45
dataouttopma[46] <= wys.O_DATAOUTTOPMA46
dataouttopma[47] <= wys.O_DATAOUTTOPMA47
dataouttopma[48] <= wys.O_DATAOUTTOPMA48
dataouttopma[49] <= wys.O_DATAOUTTOPMA49
dataouttopma[50] <= wys.O_DATAOUTTOPMA50
dataouttopma[51] <= wys.O_DATAOUTTOPMA51
dataouttopma[52] <= wys.O_DATAOUTTOPMA52
dataouttopma[53] <= wys.O_DATAOUTTOPMA53
dataouttopma[54] <= wys.O_DATAOUTTOPMA54
dataouttopma[55] <= wys.O_DATAOUTTOPMA55
dataouttopma[56] <= wys.O_DATAOUTTOPMA56
dataouttopma[57] <= wys.O_DATAOUTTOPMA57
dataouttopma[58] <= wys.O_DATAOUTTOPMA58
dataouttopma[59] <= wys.O_DATAOUTTOPMA59
dataouttopma[60] <= wys.O_DATAOUTTOPMA60
dataouttopma[61] <= wys.O_DATAOUTTOPMA61
dataouttopma[62] <= wys.O_DATAOUTTOPMA62
dataouttopma[63] <= wys.O_DATAOUTTOPMA63
dataouttopma[64] <= wys.O_DATAOUTTOPMA64
dataouttopma[65] <= wys.O_DATAOUTTOPMA65
dataouttopma[66] <= wys.O_DATAOUTTOPMA66
dataouttopma[67] <= wys.O_DATAOUTTOPMA67
dataouttopma[68] <= wys.O_DATAOUTTOPMA68
dataouttopma[69] <= wys.O_DATAOUTTOPMA69
dataouttopma[70] <= wys.O_DATAOUTTOPMA70
dataouttopma[71] <= wys.O_DATAOUTTOPMA71
dataouttopma[72] <= wys.O_DATAOUTTOPMA72
dataouttopma[73] <= wys.O_DATAOUTTOPMA73
dataouttopma[74] <= wys.O_DATAOUTTOPMA74
dataouttopma[75] <= wys.O_DATAOUTTOPMA75
dataouttopma[76] <= wys.O_DATAOUTTOPMA76
dataouttopma[77] <= wys.O_DATAOUTTOPMA77
dataouttopma[78] <= wys.O_DATAOUTTOPMA78
dataouttopma[79] <= wys.O_DATAOUTTOPMA79
pcs8gtxclkiqout => wys.I_PCS8GTXCLKIQOUT
pmarxfreqtxcmuplllockin => wys.I_PMARXFREQTXCMUPLLLOCKIN
pmarxfreqtxcmuplllockout <= wys.O_PMARXFREQTXCMUPLLLOCKOUT
pmatxclkout <= wys.O_PMATXCLKOUT
reset <= wys.O_RESET


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs
aggtxpcsrst <= wys.O_AGGTXPCSRST
avmmaddress[0] => wys.I_AVMMADDRESS
avmmaddress[1] => wys.I_AVMMADDRESS1
avmmaddress[2] => wys.I_AVMMADDRESS2
avmmaddress[3] => wys.I_AVMMADDRESS3
avmmaddress[4] => wys.I_AVMMADDRESS4
avmmaddress[5] => wys.I_AVMMADDRESS5
avmmaddress[6] => wys.I_AVMMADDRESS6
avmmaddress[7] => wys.I_AVMMADDRESS7
avmmaddress[8] => wys.I_AVMMADDRESS8
avmmaddress[9] => wys.I_AVMMADDRESS9
avmmaddress[10] => wys.I_AVMMADDRESS10
avmmbyteen[0] => wys.I_AVMMBYTEEN
avmmbyteen[1] => wys.I_AVMMBYTEEN1
avmmclk => wys.I_AVMMCLK
avmmread => wys.I_AVMMREAD
avmmreaddata[0] <= wys.O_AVMMREADDATA
avmmreaddata[1] <= wys.O_AVMMREADDATA1
avmmreaddata[2] <= wys.O_AVMMREADDATA2
avmmreaddata[3] <= wys.O_AVMMREADDATA3
avmmreaddata[4] <= wys.O_AVMMREADDATA4
avmmreaddata[5] <= wys.O_AVMMREADDATA5
avmmreaddata[6] <= wys.O_AVMMREADDATA6
avmmreaddata[7] <= wys.O_AVMMREADDATA7
avmmreaddata[8] <= wys.O_AVMMREADDATA8
avmmreaddata[9] <= wys.O_AVMMREADDATA9
avmmreaddata[10] <= wys.O_AVMMREADDATA10
avmmreaddata[11] <= wys.O_AVMMREADDATA11
avmmreaddata[12] <= wys.O_AVMMREADDATA12
avmmreaddata[13] <= wys.O_AVMMREADDATA13
avmmreaddata[14] <= wys.O_AVMMREADDATA14
avmmreaddata[15] <= wys.O_AVMMREADDATA15
avmmrstn => wys.I_AVMMRSTN
avmmwrite => wys.I_AVMMWRITE
avmmwritedata[0] => wys.I_AVMMWRITEDATA
avmmwritedata[1] => wys.I_AVMMWRITEDATA1
avmmwritedata[2] => wys.I_AVMMWRITEDATA2
avmmwritedata[3] => wys.I_AVMMWRITEDATA3
avmmwritedata[4] => wys.I_AVMMWRITEDATA4
avmmwritedata[5] => wys.I_AVMMWRITEDATA5
avmmwritedata[6] => wys.I_AVMMWRITEDATA6
avmmwritedata[7] => wys.I_AVMMWRITEDATA7
avmmwritedata[8] => wys.I_AVMMWRITEDATA8
avmmwritedata[9] => wys.I_AVMMWRITEDATA9
avmmwritedata[10] => wys.I_AVMMWRITEDATA10
avmmwritedata[11] => wys.I_AVMMWRITEDATA11
avmmwritedata[12] => wys.I_AVMMWRITEDATA12
avmmwritedata[13] => wys.I_AVMMWRITEDATA13
avmmwritedata[14] => wys.I_AVMMWRITEDATA14
avmmwritedata[15] => wys.I_AVMMWRITEDATA15
bitslipboundaryselect[0] => wys.I_BITSLIPBOUNDARYSELECT
bitslipboundaryselect[1] => wys.I_BITSLIPBOUNDARYSELECT1
bitslipboundaryselect[2] => wys.I_BITSLIPBOUNDARYSELECT2
bitslipboundaryselect[3] => wys.I_BITSLIPBOUNDARYSELECT3
bitslipboundaryselect[4] => wys.I_BITSLIPBOUNDARYSELECT4
blockselect <= wys.O_BLOCKSELECT
clkout <= wys.O_CLKOUT
coreclk => wys.I_CORECLK
datain[0] => wys.I_DATAIN
datain[1] => wys.I_DATAIN1
datain[2] => wys.I_DATAIN2
datain[3] => wys.I_DATAIN3
datain[4] => wys.I_DATAIN4
datain[5] => wys.I_DATAIN5
datain[6] => wys.I_DATAIN6
datain[7] => wys.I_DATAIN7
datain[8] => wys.I_DATAIN8
datain[9] => wys.I_DATAIN9
datain[10] => wys.I_DATAIN10
datain[11] => wys.I_DATAIN11
datain[12] => wys.I_DATAIN12
datain[13] => wys.I_DATAIN13
datain[14] => wys.I_DATAIN14
datain[15] => wys.I_DATAIN15
datain[16] => wys.I_DATAIN16
datain[17] => wys.I_DATAIN17
datain[18] => wys.I_DATAIN18
datain[19] => wys.I_DATAIN19
datain[20] => wys.I_DATAIN20
datain[21] => wys.I_DATAIN21
datain[22] => wys.I_DATAIN22
datain[23] => wys.I_DATAIN23
datain[24] => wys.I_DATAIN24
datain[25] => wys.I_DATAIN25
datain[26] => wys.I_DATAIN26
datain[27] => wys.I_DATAIN27
datain[28] => wys.I_DATAIN28
datain[29] => wys.I_DATAIN29
datain[30] => wys.I_DATAIN30
datain[31] => wys.I_DATAIN31
datain[32] => wys.I_DATAIN32
datain[33] => wys.I_DATAIN33
datain[34] => wys.I_DATAIN34
datain[35] => wys.I_DATAIN35
datain[36] => wys.I_DATAIN36
datain[37] => wys.I_DATAIN37
datain[38] => wys.I_DATAIN38
datain[39] => wys.I_DATAIN39
datain[40] => wys.I_DATAIN40
datain[41] => wys.I_DATAIN41
datain[42] => wys.I_DATAIN42
datain[43] => wys.I_DATAIN43
dataout[0] <= wys.O_DATAOUT
dataout[1] <= wys.O_DATAOUT1
dataout[2] <= wys.O_DATAOUT2
dataout[3] <= wys.O_DATAOUT3
dataout[4] <= wys.O_DATAOUT4
dataout[5] <= wys.O_DATAOUT5
dataout[6] <= wys.O_DATAOUT6
dataout[7] <= wys.O_DATAOUT7
dataout[8] <= wys.O_DATAOUT8
dataout[9] <= wys.O_DATAOUT9
dataout[10] <= wys.O_DATAOUT10
dataout[11] <= wys.O_DATAOUT11
dataout[12] <= wys.O_DATAOUT12
dataout[13] <= wys.O_DATAOUT13
dataout[14] <= wys.O_DATAOUT14
dataout[15] <= wys.O_DATAOUT15
dataout[16] <= wys.O_DATAOUT16
dataout[17] <= wys.O_DATAOUT17
dataout[18] <= wys.O_DATAOUT18
dataout[19] <= wys.O_DATAOUT19
detectrxloopin => wys.I_DETECTRXLOOPIN
detectrxloopout <= wys.O_DETECTRXLOOPOUT
dispcbyte => wys.I_DISPCBYTE
dynclkswitchn <= wys.O_DYNCLKSWITCHN
elecidleinfersel[0] => wys.I_ELECIDLEINFERSEL
elecidleinfersel[1] => wys.I_ELECIDLEINFERSEL1
elecidleinfersel[2] => wys.I_ELECIDLEINFERSEL2
enrevparallellpbk => wys.I_ENREVPARALLELLPBK
fifoselectinchnldown[0] => wys.I_FIFOSELECTINCHNLDOWN
fifoselectinchnldown[1] => wys.I_FIFOSELECTINCHNLDOWN1
fifoselectinchnlup[0] => wys.I_FIFOSELECTINCHNLUP
fifoselectinchnlup[1] => wys.I_FIFOSELECTINCHNLUP1
fifoselectoutchnldown[0] <= wys.O_FIFOSELECTOUTCHNLDOWN
fifoselectoutchnldown[1] <= wys.O_FIFOSELECTOUTCHNLDOWN1
fifoselectoutchnlup[0] <= wys.O_FIFOSELECTOUTCHNLUP
fifoselectoutchnlup[1] <= wys.O_FIFOSELECTOUTCHNLUP1
grayelecidleinferselout[0] <= wys.O_GRAYELECIDLEINFERSELOUT
grayelecidleinferselout[1] <= wys.O_GRAYELECIDLEINFERSELOUT1
grayelecidleinferselout[2] <= wys.O_GRAYELECIDLEINFERSELOUT2
hrdrst => wys.I_HRDRST
invpol => wys.I_INVPOL
observablebyteserdesclock <= wys.O_OBSERVABLEBYTESERDESCLOCK
parallelfdbkout[0] <= wys.O_PARALLELFDBKOUT
parallelfdbkout[1] <= wys.O_PARALLELFDBKOUT1
parallelfdbkout[2] <= wys.O_PARALLELFDBKOUT2
parallelfdbkout[3] <= wys.O_PARALLELFDBKOUT3
parallelfdbkout[4] <= wys.O_PARALLELFDBKOUT4
parallelfdbkout[5] <= wys.O_PARALLELFDBKOUT5
parallelfdbkout[6] <= wys.O_PARALLELFDBKOUT6
parallelfdbkout[7] <= wys.O_PARALLELFDBKOUT7
parallelfdbkout[8] <= wys.O_PARALLELFDBKOUT8
parallelfdbkout[9] <= wys.O_PARALLELFDBKOUT9
parallelfdbkout[10] <= wys.O_PARALLELFDBKOUT10
parallelfdbkout[11] <= wys.O_PARALLELFDBKOUT11
parallelfdbkout[12] <= wys.O_PARALLELFDBKOUT12
parallelfdbkout[13] <= wys.O_PARALLELFDBKOUT13
parallelfdbkout[14] <= wys.O_PARALLELFDBKOUT14
parallelfdbkout[15] <= wys.O_PARALLELFDBKOUT15
parallelfdbkout[16] <= wys.O_PARALLELFDBKOUT16
parallelfdbkout[17] <= wys.O_PARALLELFDBKOUT17
parallelfdbkout[18] <= wys.O_PARALLELFDBKOUT18
parallelfdbkout[19] <= wys.O_PARALLELFDBKOUT19
phfifooverflow <= wys.O_PHFIFOOVERFLOW
phfiforddisable => wys.I_PHFIFORDDISABLE
phfiforeset => wys.I_PHFIFORESET
phfifotxdeemph <= wys.O_PHFIFOTXDEEMPH
phfifotxmargin[0] <= wys.O_PHFIFOTXMARGIN
phfifotxmargin[1] <= wys.O_PHFIFOTXMARGIN1
phfifotxmargin[2] <= wys.O_PHFIFOTXMARGIN2
phfifotxswing <= wys.O_PHFIFOTXSWING
phfifounderflow <= wys.O_PHFIFOUNDERFLOW
phfifowrenable => wys.I_PHFIFOWRENABLE
pipeenrevparallellpbkin => wys.I_PIPEENREVPARALLELLPBKIN
pipeenrevparallellpbkout <= wys.O_PIPEENREVPARALLELLPBKOUT
pipepowerdownout[0] <= wys.O_PIPEPOWERDOWNOUT
pipepowerdownout[1] <= wys.O_PIPEPOWERDOWNOUT1
pipetxdeemph => wys.I_PIPETXDEEMPH
pipetxmargin[0] => wys.I_PIPETXMARGIN
pipetxmargin[1] => wys.I_PIPETXMARGIN1
pipetxmargin[2] => wys.I_PIPETXMARGIN2
pipetxswing => wys.I_PIPETXSWING
polinvrxin => wys.I_POLINVRXIN
polinvrxout <= wys.O_POLINVRXOUT
powerdn[0] => wys.I_POWERDN
powerdn[1] => wys.I_POWERDN1
prbscidenable => wys.I_PRBSCIDENABLE
rateswitch => wys.I_RATESWITCH
rdenableinchnldown => wys.I_RDENABLEINCHNLDOWN
rdenableinchnlup => wys.I_RDENABLEINCHNLUP
rdenableoutchnldown <= wys.O_RDENABLEOUTCHNLDOWN
rdenableoutchnlup <= wys.O_RDENABLEOUTCHNLUP
rdenablesync <= wys.O_RDENABLESYNC
refclkb <= wys.O_REFCLKB
refclkbreset <= wys.O_REFCLKBRESET
refclkdig => wys.I_REFCLKDIG
resetpcptrs => wys.I_RESETPCPTRS
resetpcptrsinchnldown => wys.I_RESETPCPTRSINCHNLDOWN
resetpcptrsinchnlup => wys.I_RESETPCPTRSINCHNLUP
revparallellpbkdata[0] => wys.I_REVPARALLELLPBKDATA
revparallellpbkdata[1] => wys.I_REVPARALLELLPBKDATA1
revparallellpbkdata[2] => wys.I_REVPARALLELLPBKDATA2
revparallellpbkdata[3] => wys.I_REVPARALLELLPBKDATA3
revparallellpbkdata[4] => wys.I_REVPARALLELLPBKDATA4
revparallellpbkdata[5] => wys.I_REVPARALLELLPBKDATA5
revparallellpbkdata[6] => wys.I_REVPARALLELLPBKDATA6
revparallellpbkdata[7] => wys.I_REVPARALLELLPBKDATA7
revparallellpbkdata[8] => wys.I_REVPARALLELLPBKDATA8
revparallellpbkdata[9] => wys.I_REVPARALLELLPBKDATA9
revparallellpbkdata[10] => wys.I_REVPARALLELLPBKDATA10
revparallellpbkdata[11] => wys.I_REVPARALLELLPBKDATA11
revparallellpbkdata[12] => wys.I_REVPARALLELLPBKDATA12
revparallellpbkdata[13] => wys.I_REVPARALLELLPBKDATA13
revparallellpbkdata[14] => wys.I_REVPARALLELLPBKDATA14
revparallellpbkdata[15] => wys.I_REVPARALLELLPBKDATA15
revparallellpbkdata[16] => wys.I_REVPARALLELLPBKDATA16
revparallellpbkdata[17] => wys.I_REVPARALLELLPBKDATA17
revparallellpbkdata[18] => wys.I_REVPARALLELLPBKDATA18
revparallellpbkdata[19] => wys.I_REVPARALLELLPBKDATA19
rxpolarityin => wys.I_RXPOLARITYIN
rxpolarityout <= wys.O_RXPOLARITYOUT
scanmode => wys.I_SCANMODE
syncdatain <= wys.O_SYNCDATAIN
txblkstart[0] => wys.I_TXBLKSTART
txblkstart[1] => wys.I_TXBLKSTART1
txblkstart[2] => wys.I_TXBLKSTART2
txblkstart[3] => wys.I_TXBLKSTART3
txblkstartout[0] <= wys.O_TXBLKSTARTOUT
txblkstartout[1] <= wys.O_TXBLKSTARTOUT1
txblkstartout[2] <= wys.O_TXBLKSTARTOUT2
txblkstartout[3] <= wys.O_TXBLKSTARTOUT3
txcomplianceout <= wys.O_TXCOMPLIANCEOUT
txctrlplanetestbus[0] <= wys.O_TXCTRLPLANETESTBUS
txctrlplanetestbus[1] <= wys.O_TXCTRLPLANETESTBUS1
txctrlplanetestbus[2] <= wys.O_TXCTRLPLANETESTBUS2
txctrlplanetestbus[3] <= wys.O_TXCTRLPLANETESTBUS3
txctrlplanetestbus[4] <= wys.O_TXCTRLPLANETESTBUS4
txctrlplanetestbus[5] <= wys.O_TXCTRLPLANETESTBUS5
txctrlplanetestbus[6] <= wys.O_TXCTRLPLANETESTBUS6
txctrlplanetestbus[7] <= wys.O_TXCTRLPLANETESTBUS7
txctrlplanetestbus[8] <= wys.O_TXCTRLPLANETESTBUS8
txctrlplanetestbus[9] <= wys.O_TXCTRLPLANETESTBUS9
txctrlplanetestbus[10] <= wys.O_TXCTRLPLANETESTBUS10
txctrlplanetestbus[11] <= wys.O_TXCTRLPLANETESTBUS11
txctrlplanetestbus[12] <= wys.O_TXCTRLPLANETESTBUS12
txctrlplanetestbus[13] <= wys.O_TXCTRLPLANETESTBUS13
txctrlplanetestbus[14] <= wys.O_TXCTRLPLANETESTBUS14
txctrlplanetestbus[15] <= wys.O_TXCTRLPLANETESTBUS15
txctrlplanetestbus[16] <= wys.O_TXCTRLPLANETESTBUS16
txctrlplanetestbus[17] <= wys.O_TXCTRLPLANETESTBUS17
txctrlplanetestbus[18] <= wys.O_TXCTRLPLANETESTBUS18
txctrlplanetestbus[19] <= wys.O_TXCTRLPLANETESTBUS19
txdatakouttogen3[0] <= wys.O_TXDATAKOUTTOGEN3
txdatakouttogen3[1] <= wys.O_TXDATAKOUTTOGEN31
txdatakouttogen3[2] <= wys.O_TXDATAKOUTTOGEN32
txdatakouttogen3[3] <= wys.O_TXDATAKOUTTOGEN33
txdataouttogen3[0] <= wys.O_TXDATAOUTTOGEN3
txdataouttogen3[1] <= wys.O_TXDATAOUTTOGEN31
txdataouttogen3[2] <= wys.O_TXDATAOUTTOGEN32
txdataouttogen3[3] <= wys.O_TXDATAOUTTOGEN33
txdataouttogen3[4] <= wys.O_TXDATAOUTTOGEN34
txdataouttogen3[5] <= wys.O_TXDATAOUTTOGEN35
txdataouttogen3[6] <= wys.O_TXDATAOUTTOGEN36
txdataouttogen3[7] <= wys.O_TXDATAOUTTOGEN37
txdataouttogen3[8] <= wys.O_TXDATAOUTTOGEN38
txdataouttogen3[9] <= wys.O_TXDATAOUTTOGEN39
txdataouttogen3[10] <= wys.O_TXDATAOUTTOGEN310
txdataouttogen3[11] <= wys.O_TXDATAOUTTOGEN311
txdataouttogen3[12] <= wys.O_TXDATAOUTTOGEN312
txdataouttogen3[13] <= wys.O_TXDATAOUTTOGEN313
txdataouttogen3[14] <= wys.O_TXDATAOUTTOGEN314
txdataouttogen3[15] <= wys.O_TXDATAOUTTOGEN315
txdataouttogen3[16] <= wys.O_TXDATAOUTTOGEN316
txdataouttogen3[17] <= wys.O_TXDATAOUTTOGEN317
txdataouttogen3[18] <= wys.O_TXDATAOUTTOGEN318
txdataouttogen3[19] <= wys.O_TXDATAOUTTOGEN319
txdataouttogen3[20] <= wys.O_TXDATAOUTTOGEN320
txdataouttogen3[21] <= wys.O_TXDATAOUTTOGEN321
txdataouttogen3[22] <= wys.O_TXDATAOUTTOGEN322
txdataouttogen3[23] <= wys.O_TXDATAOUTTOGEN323
txdataouttogen3[24] <= wys.O_TXDATAOUTTOGEN324
txdataouttogen3[25] <= wys.O_TXDATAOUTTOGEN325
txdataouttogen3[26] <= wys.O_TXDATAOUTTOGEN326
txdataouttogen3[27] <= wys.O_TXDATAOUTTOGEN327
txdataouttogen3[28] <= wys.O_TXDATAOUTTOGEN328
txdataouttogen3[29] <= wys.O_TXDATAOUTTOGEN329
txdataouttogen3[30] <= wys.O_TXDATAOUTTOGEN330
txdataouttogen3[31] <= wys.O_TXDATAOUTTOGEN331
txdatavalid[0] => wys.I_TXDATAVALID
txdatavalid[1] => wys.I_TXDATAVALID1
txdatavalid[2] => wys.I_TXDATAVALID2
txdatavalid[3] => wys.I_TXDATAVALID3
txdatavalidouttogen3[0] <= wys.O_TXDATAVALIDOUTTOGEN3
txdatavalidouttogen3[1] <= wys.O_TXDATAVALIDOUTTOGEN31
txdatavalidouttogen3[2] <= wys.O_TXDATAVALIDOUTTOGEN32
txdatavalidouttogen3[3] <= wys.O_TXDATAVALIDOUTTOGEN33
txdivsync[0] <= wys.O_TXDIVSYNC
txdivsync[1] <= wys.O_TXDIVSYNC1
txdivsyncinchnldown[0] => wys.I_TXDIVSYNCINCHNLDOWN
txdivsyncinchnldown[1] => wys.I_TXDIVSYNCINCHNLDOWN1
txdivsyncinchnlup[0] => wys.I_TXDIVSYNCINCHNLUP
txdivsyncinchnlup[1] => wys.I_TXDIVSYNCINCHNLUP1
txdivsyncoutchnldown[0] <= wys.O_TXDIVSYNCOUTCHNLDOWN
txdivsyncoutchnldown[1] <= wys.O_TXDIVSYNCOUTCHNLDOWN1
txdivsyncoutchnlup[0] <= wys.O_TXDIVSYNCOUTCHNLUP
txdivsyncoutchnlup[1] <= wys.O_TXDIVSYNCOUTCHNLUP1
txelecidleout <= wys.O_TXELECIDLEOUT
txpcsreset => wys.I_TXPCSRESET
txpipeclk <= wys.O_TXPIPECLK
txpipeelectidle <= wys.O_TXPIPEELECTIDLE
txpipesoftreset <= wys.O_TXPIPESOFTRESET
txpmalocalclk => wys.I_TXPMALOCALCLK
txsynchdr[0] => wys.I_TXSYNCHDR
txsynchdr[1] => wys.I_TXSYNCHDR1
txsynchdrout[0] <= wys.O_TXSYNCHDROUT
txsynchdrout[1] <= wys.O_TXSYNCHDROUT1
txtestbus[0] <= wys.O_TXTESTBUS
txtestbus[1] <= wys.O_TXTESTBUS1
txtestbus[2] <= wys.O_TXTESTBUS2
txtestbus[3] <= wys.O_TXTESTBUS3
txtestbus[4] <= wys.O_TXTESTBUS4
txtestbus[5] <= wys.O_TXTESTBUS5
txtestbus[6] <= wys.O_TXTESTBUS6
txtestbus[7] <= wys.O_TXTESTBUS7
txtestbus[8] <= wys.O_TXTESTBUS8
txtestbus[9] <= wys.O_TXTESTBUS9
txtestbus[10] <= wys.O_TXTESTBUS10
txtestbus[11] <= wys.O_TXTESTBUS11
txtestbus[12] <= wys.O_TXTESTBUS12
txtestbus[13] <= wys.O_TXTESTBUS13
txtestbus[14] <= wys.O_TXTESTBUS14
txtestbus[15] <= wys.O_TXTESTBUS15
txtestbus[16] <= wys.O_TXTESTBUS16
txtestbus[17] <= wys.O_TXTESTBUS17
txtestbus[18] <= wys.O_TXTESTBUS18
txtestbus[19] <= wys.O_TXTESTBUS19
wrenableinchnldown => wys.I_WRENABLEINCHNLDOWN
wrenableinchnlup => wys.I_WRENABLEINCHNLUP
wrenableoutchnldown <= wys.O_WRENABLEOUTCHNLDOWN
wrenableoutchnlup <= wys.O_WRENABLEOUTCHNLUP
xgmctrl => wys.I_XGMCTRL
xgmctrlenable <= wys.O_XGMCTRLENABLE
xgmctrltoporbottom => wys.I_XGMCTRLTOPORBOTTOM
xgmdatain[0] => wys.I_XGMDATAIN
xgmdatain[1] => wys.I_XGMDATAIN1
xgmdatain[2] => wys.I_XGMDATAIN2
xgmdatain[3] => wys.I_XGMDATAIN3
xgmdatain[4] => wys.I_XGMDATAIN4
xgmdatain[5] => wys.I_XGMDATAIN5
xgmdatain[6] => wys.I_XGMDATAIN6
xgmdatain[7] => wys.I_XGMDATAIN7
xgmdataintoporbottom[0] => wys.I_XGMDATAINTOPORBOTTOM
xgmdataintoporbottom[1] => wys.I_XGMDATAINTOPORBOTTOM1
xgmdataintoporbottom[2] => wys.I_XGMDATAINTOPORBOTTOM2
xgmdataintoporbottom[3] => wys.I_XGMDATAINTOPORBOTTOM3
xgmdataintoporbottom[4] => wys.I_XGMDATAINTOPORBOTTOM4
xgmdataintoporbottom[5] => wys.I_XGMDATAINTOPORBOTTOM5
xgmdataintoporbottom[6] => wys.I_XGMDATAINTOPORBOTTOM6
xgmdataintoporbottom[7] => wys.I_XGMDATAINTOPORBOTTOM7
xgmdataout[0] <= wys.O_XGMDATAOUT
xgmdataout[1] <= wys.O_XGMDATAOUT1
xgmdataout[2] <= wys.O_XGMDATAOUT2
xgmdataout[3] <= wys.O_XGMDATAOUT3
xgmdataout[4] <= wys.O_XGMDATAOUT4
xgmdataout[5] <= wys.O_XGMDATAOUT5
xgmdataout[6] <= wys.O_XGMDATAOUT6
xgmdataout[7] <= wys.O_XGMDATAOUT7


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface
asynchdatain <= wys.O_ASYNCHDATAIN
avmmaddress[0] => wys.I_AVMMADDRESS
avmmaddress[1] => wys.I_AVMMADDRESS1
avmmaddress[2] => wys.I_AVMMADDRESS2
avmmaddress[3] => wys.I_AVMMADDRESS3
avmmaddress[4] => wys.I_AVMMADDRESS4
avmmaddress[5] => wys.I_AVMMADDRESS5
avmmaddress[6] => wys.I_AVMMADDRESS6
avmmaddress[7] => wys.I_AVMMADDRESS7
avmmaddress[8] => wys.I_AVMMADDRESS8
avmmaddress[9] => wys.I_AVMMADDRESS9
avmmaddress[10] => wys.I_AVMMADDRESS10
avmmbyteen[0] => wys.I_AVMMBYTEEN
avmmbyteen[1] => wys.I_AVMMBYTEEN1
avmmclk => wys.I_AVMMCLK
avmmread => wys.I_AVMMREAD
avmmreaddata[0] <= wys.O_AVMMREADDATA
avmmreaddata[1] <= wys.O_AVMMREADDATA1
avmmreaddata[2] <= wys.O_AVMMREADDATA2
avmmreaddata[3] <= wys.O_AVMMREADDATA3
avmmreaddata[4] <= wys.O_AVMMREADDATA4
avmmreaddata[5] <= wys.O_AVMMREADDATA5
avmmreaddata[6] <= wys.O_AVMMREADDATA6
avmmreaddata[7] <= wys.O_AVMMREADDATA7
avmmreaddata[8] <= wys.O_AVMMREADDATA8
avmmreaddata[9] <= wys.O_AVMMREADDATA9
avmmreaddata[10] <= wys.O_AVMMREADDATA10
avmmreaddata[11] <= wys.O_AVMMREADDATA11
avmmreaddata[12] <= wys.O_AVMMREADDATA12
avmmreaddata[13] <= wys.O_AVMMREADDATA13
avmmreaddata[14] <= wys.O_AVMMREADDATA14
avmmreaddata[15] <= wys.O_AVMMREADDATA15
avmmrstn => wys.I_AVMMRSTN
avmmwrite => wys.I_AVMMWRITE
avmmwritedata[0] => wys.I_AVMMWRITEDATA
avmmwritedata[1] => wys.I_AVMMWRITEDATA1
avmmwritedata[2] => wys.I_AVMMWRITEDATA2
avmmwritedata[3] => wys.I_AVMMWRITEDATA3
avmmwritedata[4] => wys.I_AVMMWRITEDATA4
avmmwritedata[5] => wys.I_AVMMWRITEDATA5
avmmwritedata[6] => wys.I_AVMMWRITEDATA6
avmmwritedata[7] => wys.I_AVMMWRITEDATA7
avmmwritedata[8] => wys.I_AVMMWRITEDATA8
avmmwritedata[9] => wys.I_AVMMWRITEDATA9
avmmwritedata[10] => wys.I_AVMMWRITEDATA10
avmmwritedata[11] => wys.I_AVMMWRITEDATA11
avmmwritedata[12] => wys.I_AVMMWRITEDATA12
avmmwritedata[13] => wys.I_AVMMWRITEDATA13
avmmwritedata[14] => wys.I_AVMMWRITEDATA14
avmmwritedata[15] => wys.I_AVMMWRITEDATA15
blockselect <= wys.O_BLOCKSELECT
clockinfrom8gpcs => wys.I_CLOCKINFROM8GPCS
datainfrompld[0] => wys.I_DATAINFROMPLD
datainfrompld[1] => wys.I_DATAINFROMPLD1
datainfrompld[2] => wys.I_DATAINFROMPLD2
datainfrompld[3] => wys.I_DATAINFROMPLD3
datainfrompld[4] => wys.I_DATAINFROMPLD4
datainfrompld[5] => wys.I_DATAINFROMPLD5
datainfrompld[6] => wys.I_DATAINFROMPLD6
datainfrompld[7] => wys.I_DATAINFROMPLD7
datainfrompld[8] => wys.I_DATAINFROMPLD8
datainfrompld[9] => wys.I_DATAINFROMPLD9
datainfrompld[10] => wys.I_DATAINFROMPLD10
datainfrompld[11] => wys.I_DATAINFROMPLD11
datainfrompld[12] => wys.I_DATAINFROMPLD12
datainfrompld[13] => wys.I_DATAINFROMPLD13
datainfrompld[14] => wys.I_DATAINFROMPLD14
datainfrompld[15] => wys.I_DATAINFROMPLD15
datainfrompld[16] => wys.I_DATAINFROMPLD16
datainfrompld[17] => wys.I_DATAINFROMPLD17
datainfrompld[18] => wys.I_DATAINFROMPLD18
datainfrompld[19] => wys.I_DATAINFROMPLD19
datainfrompld[20] => wys.I_DATAINFROMPLD20
datainfrompld[21] => wys.I_DATAINFROMPLD21
datainfrompld[22] => wys.I_DATAINFROMPLD22
datainfrompld[23] => wys.I_DATAINFROMPLD23
datainfrompld[24] => wys.I_DATAINFROMPLD24
datainfrompld[25] => wys.I_DATAINFROMPLD25
datainfrompld[26] => wys.I_DATAINFROMPLD26
datainfrompld[27] => wys.I_DATAINFROMPLD27
datainfrompld[28] => wys.I_DATAINFROMPLD28
datainfrompld[29] => wys.I_DATAINFROMPLD29
datainfrompld[30] => wys.I_DATAINFROMPLD30
datainfrompld[31] => wys.I_DATAINFROMPLD31
datainfrompld[32] => wys.I_DATAINFROMPLD32
datainfrompld[33] => wys.I_DATAINFROMPLD33
datainfrompld[34] => wys.I_DATAINFROMPLD34
datainfrompld[35] => wys.I_DATAINFROMPLD35
datainfrompld[36] => wys.I_DATAINFROMPLD36
datainfrompld[37] => wys.I_DATAINFROMPLD37
datainfrompld[38] => wys.I_DATAINFROMPLD38
datainfrompld[39] => wys.I_DATAINFROMPLD39
datainfrompld[40] => wys.I_DATAINFROMPLD40
datainfrompld[41] => wys.I_DATAINFROMPLD41
datainfrompld[42] => wys.I_DATAINFROMPLD42
datainfrompld[43] => wys.I_DATAINFROMPLD43
dataoutto8gpcs[0] <= wys.O_DATAOUTTO8GPCS
dataoutto8gpcs[1] <= wys.O_DATAOUTTO8GPCS1
dataoutto8gpcs[2] <= wys.O_DATAOUTTO8GPCS2
dataoutto8gpcs[3] <= wys.O_DATAOUTTO8GPCS3
dataoutto8gpcs[4] <= wys.O_DATAOUTTO8GPCS4
dataoutto8gpcs[5] <= wys.O_DATAOUTTO8GPCS5
dataoutto8gpcs[6] <= wys.O_DATAOUTTO8GPCS6
dataoutto8gpcs[7] <= wys.O_DATAOUTTO8GPCS7
dataoutto8gpcs[8] <= wys.O_DATAOUTTO8GPCS8
dataoutto8gpcs[9] <= wys.O_DATAOUTTO8GPCS9
dataoutto8gpcs[10] <= wys.O_DATAOUTTO8GPCS10
dataoutto8gpcs[11] <= wys.O_DATAOUTTO8GPCS11
dataoutto8gpcs[12] <= wys.O_DATAOUTTO8GPCS12
dataoutto8gpcs[13] <= wys.O_DATAOUTTO8GPCS13
dataoutto8gpcs[14] <= wys.O_DATAOUTTO8GPCS14
dataoutto8gpcs[15] <= wys.O_DATAOUTTO8GPCS15
dataoutto8gpcs[16] <= wys.O_DATAOUTTO8GPCS16
dataoutto8gpcs[17] <= wys.O_DATAOUTTO8GPCS17
dataoutto8gpcs[18] <= wys.O_DATAOUTTO8GPCS18
dataoutto8gpcs[19] <= wys.O_DATAOUTTO8GPCS19
dataoutto8gpcs[20] <= wys.O_DATAOUTTO8GPCS20
dataoutto8gpcs[21] <= wys.O_DATAOUTTO8GPCS21
dataoutto8gpcs[22] <= wys.O_DATAOUTTO8GPCS22
dataoutto8gpcs[23] <= wys.O_DATAOUTTO8GPCS23
dataoutto8gpcs[24] <= wys.O_DATAOUTTO8GPCS24
dataoutto8gpcs[25] <= wys.O_DATAOUTTO8GPCS25
dataoutto8gpcs[26] <= wys.O_DATAOUTTO8GPCS26
dataoutto8gpcs[27] <= wys.O_DATAOUTTO8GPCS27
dataoutto8gpcs[28] <= wys.O_DATAOUTTO8GPCS28
dataoutto8gpcs[29] <= wys.O_DATAOUTTO8GPCS29
dataoutto8gpcs[30] <= wys.O_DATAOUTTO8GPCS30
dataoutto8gpcs[31] <= wys.O_DATAOUTTO8GPCS31
dataoutto8gpcs[32] <= wys.O_DATAOUTTO8GPCS32
dataoutto8gpcs[33] <= wys.O_DATAOUTTO8GPCS33
dataoutto8gpcs[34] <= wys.O_DATAOUTTO8GPCS34
dataoutto8gpcs[35] <= wys.O_DATAOUTTO8GPCS35
dataoutto8gpcs[36] <= wys.O_DATAOUTTO8GPCS36
dataoutto8gpcs[37] <= wys.O_DATAOUTTO8GPCS37
dataoutto8gpcs[38] <= wys.O_DATAOUTTO8GPCS38
dataoutto8gpcs[39] <= wys.O_DATAOUTTO8GPCS39
dataoutto8gpcs[40] <= wys.O_DATAOUTTO8GPCS40
dataoutto8gpcs[41] <= wys.O_DATAOUTTO8GPCS41
dataoutto8gpcs[42] <= wys.O_DATAOUTTO8GPCS42
dataoutto8gpcs[43] <= wys.O_DATAOUTTO8GPCS43
emsipenablediocsrrdydly => wys.I_EMSIPENABLEDIOCSRRDYDLY
emsippcstxclkout[0] <= wys.O_EMSIPPCSTXCLKOUT
emsippcstxclkout[1] <= wys.O_EMSIPPCSTXCLKOUT1
emsippcstxclkout[2] <= wys.O_EMSIPPCSTXCLKOUT2
emsiptxin[0] => wys.I_EMSIPTXIN
emsiptxin[1] => wys.I_EMSIPTXIN1
emsiptxin[2] => wys.I_EMSIPTXIN2
emsiptxin[3] => wys.I_EMSIPTXIN3
emsiptxin[4] => wys.I_EMSIPTXIN4
emsiptxin[5] => wys.I_EMSIPTXIN5
emsiptxin[6] => wys.I_EMSIPTXIN6
emsiptxin[7] => wys.I_EMSIPTXIN7
emsiptxin[8] => wys.I_EMSIPTXIN8
emsiptxin[9] => wys.I_EMSIPTXIN9
emsiptxin[10] => wys.I_EMSIPTXIN10
emsiptxin[11] => wys.I_EMSIPTXIN11
emsiptxin[12] => wys.I_EMSIPTXIN12
emsiptxin[13] => wys.I_EMSIPTXIN13
emsiptxin[14] => wys.I_EMSIPTXIN14
emsiptxin[15] => wys.I_EMSIPTXIN15
emsiptxin[16] => wys.I_EMSIPTXIN16
emsiptxin[17] => wys.I_EMSIPTXIN17
emsiptxin[18] => wys.I_EMSIPTXIN18
emsiptxin[19] => wys.I_EMSIPTXIN19
emsiptxin[20] => wys.I_EMSIPTXIN20
emsiptxin[21] => wys.I_EMSIPTXIN21
emsiptxin[22] => wys.I_EMSIPTXIN22
emsiptxin[23] => wys.I_EMSIPTXIN23
emsiptxin[24] => wys.I_EMSIPTXIN24
emsiptxin[25] => wys.I_EMSIPTXIN25
emsiptxin[26] => wys.I_EMSIPTXIN26
emsiptxin[27] => wys.I_EMSIPTXIN27
emsiptxin[28] => wys.I_EMSIPTXIN28
emsiptxin[29] => wys.I_EMSIPTXIN29
emsiptxin[30] => wys.I_EMSIPTXIN30
emsiptxin[31] => wys.I_EMSIPTXIN31
emsiptxin[32] => wys.I_EMSIPTXIN32
emsiptxin[33] => wys.I_EMSIPTXIN33
emsiptxin[34] => wys.I_EMSIPTXIN34
emsiptxin[35] => wys.I_EMSIPTXIN35
emsiptxin[36] => wys.I_EMSIPTXIN36
emsiptxin[37] => wys.I_EMSIPTXIN37
emsiptxin[38] => wys.I_EMSIPTXIN38
emsiptxin[39] => wys.I_EMSIPTXIN39
emsiptxin[40] => wys.I_EMSIPTXIN40
emsiptxin[41] => wys.I_EMSIPTXIN41
emsiptxin[42] => wys.I_EMSIPTXIN42
emsiptxin[43] => wys.I_EMSIPTXIN43
emsiptxin[44] => wys.I_EMSIPTXIN44
emsiptxin[45] => wys.I_EMSIPTXIN45
emsiptxin[46] => wys.I_EMSIPTXIN46
emsiptxin[47] => wys.I_EMSIPTXIN47
emsiptxin[48] => wys.I_EMSIPTXIN48
emsiptxin[49] => wys.I_EMSIPTXIN49
emsiptxin[50] => wys.I_EMSIPTXIN50
emsiptxin[51] => wys.I_EMSIPTXIN51
emsiptxin[52] => wys.I_EMSIPTXIN52
emsiptxin[53] => wys.I_EMSIPTXIN53
emsiptxin[54] => wys.I_EMSIPTXIN54
emsiptxin[55] => wys.I_EMSIPTXIN55
emsiptxin[56] => wys.I_EMSIPTXIN56
emsiptxin[57] => wys.I_EMSIPTXIN57
emsiptxin[58] => wys.I_EMSIPTXIN58
emsiptxin[59] => wys.I_EMSIPTXIN59
emsiptxin[60] => wys.I_EMSIPTXIN60
emsiptxin[61] => wys.I_EMSIPTXIN61
emsiptxin[62] => wys.I_EMSIPTXIN62
emsiptxin[63] => wys.I_EMSIPTXIN63
emsiptxin[64] => wys.I_EMSIPTXIN64
emsiptxin[65] => wys.I_EMSIPTXIN65
emsiptxin[66] => wys.I_EMSIPTXIN66
emsiptxin[67] => wys.I_EMSIPTXIN67
emsiptxin[68] => wys.I_EMSIPTXIN68
emsiptxin[69] => wys.I_EMSIPTXIN69
emsiptxin[70] => wys.I_EMSIPTXIN70
emsiptxin[71] => wys.I_EMSIPTXIN71
emsiptxin[72] => wys.I_EMSIPTXIN72
emsiptxin[73] => wys.I_EMSIPTXIN73
emsiptxin[74] => wys.I_EMSIPTXIN74
emsiptxin[75] => wys.I_EMSIPTXIN75
emsiptxin[76] => wys.I_EMSIPTXIN76
emsiptxin[77] => wys.I_EMSIPTXIN77
emsiptxin[78] => wys.I_EMSIPTXIN78
emsiptxin[79] => wys.I_EMSIPTXIN79
emsiptxin[80] => wys.I_EMSIPTXIN80
emsiptxin[81] => wys.I_EMSIPTXIN81
emsiptxin[82] => wys.I_EMSIPTXIN82
emsiptxin[83] => wys.I_EMSIPTXIN83
emsiptxin[84] => wys.I_EMSIPTXIN84
emsiptxin[85] => wys.I_EMSIPTXIN85
emsiptxin[86] => wys.I_EMSIPTXIN86
emsiptxin[87] => wys.I_EMSIPTXIN87
emsiptxin[88] => wys.I_EMSIPTXIN88
emsiptxin[89] => wys.I_EMSIPTXIN89
emsiptxin[90] => wys.I_EMSIPTXIN90
emsiptxin[91] => wys.I_EMSIPTXIN91
emsiptxin[92] => wys.I_EMSIPTXIN92
emsiptxin[93] => wys.I_EMSIPTXIN93
emsiptxin[94] => wys.I_EMSIPTXIN94
emsiptxin[95] => wys.I_EMSIPTXIN95
emsiptxin[96] => wys.I_EMSIPTXIN96
emsiptxin[97] => wys.I_EMSIPTXIN97
emsiptxin[98] => wys.I_EMSIPTXIN98
emsiptxin[99] => wys.I_EMSIPTXIN99
emsiptxin[100] => wys.I_EMSIPTXIN100
emsiptxin[101] => wys.I_EMSIPTXIN101
emsiptxin[102] => wys.I_EMSIPTXIN102
emsiptxin[103] => wys.I_EMSIPTXIN103
emsiptxspecialin[0] => wys.I_EMSIPTXSPECIALIN
emsiptxspecialin[1] => wys.I_EMSIPTXSPECIALIN1
emsiptxspecialin[2] => wys.I_EMSIPTXSPECIALIN2
emsiptxspecialin[3] => wys.I_EMSIPTXSPECIALIN3
emsiptxspecialin[4] => wys.I_EMSIPTXSPECIALIN4
emsiptxspecialin[5] => wys.I_EMSIPTXSPECIALIN5
emsiptxspecialin[6] => wys.I_EMSIPTXSPECIALIN6
emsiptxspecialin[7] => wys.I_EMSIPTXSPECIALIN7
emsiptxspecialin[8] => wys.I_EMSIPTXSPECIALIN8
emsiptxspecialin[9] => wys.I_EMSIPTXSPECIALIN9
emsiptxspecialin[10] => wys.I_EMSIPTXSPECIALIN10
emsiptxspecialin[11] => wys.I_EMSIPTXSPECIALIN11
emsiptxspecialin[12] => wys.I_EMSIPTXSPECIALIN12
emsiptxspecialout[0] <= wys.O_EMSIPTXSPECIALOUT
emsiptxspecialout[1] <= wys.O_EMSIPTXSPECIALOUT1
emsiptxspecialout[2] <= wys.O_EMSIPTXSPECIALOUT2
emsiptxspecialout[3] <= wys.O_EMSIPTXSPECIALOUT3
emsiptxspecialout[4] <= wys.O_EMSIPTXSPECIALOUT4
emsiptxspecialout[5] <= wys.O_EMSIPTXSPECIALOUT5
emsiptxspecialout[6] <= wys.O_EMSIPTXSPECIALOUT6
emsiptxspecialout[7] <= wys.O_EMSIPTXSPECIALOUT7
emsiptxspecialout[8] <= wys.O_EMSIPTXSPECIALOUT8
emsiptxspecialout[9] <= wys.O_EMSIPTXSPECIALOUT9
emsiptxspecialout[10] <= wys.O_EMSIPTXSPECIALOUT10
emsiptxspecialout[11] <= wys.O_EMSIPTXSPECIALOUT11
emsiptxspecialout[12] <= wys.O_EMSIPTXSPECIALOUT12
emsiptxspecialout[13] <= wys.O_EMSIPTXSPECIALOUT13
emsiptxspecialout[14] <= wys.O_EMSIPTXSPECIALOUT14
emsiptxspecialout[15] <= wys.O_EMSIPTXSPECIALOUT15
pcs8gemptytx => wys.I_PCS8GEMPTYTX
pcs8gfulltx => wys.I_PCS8GFULLTX
pcs8gphfifoursttx <= wys.O_PCS8GPHFIFOURSTTX
pcs8gpldtxclk <= wys.O_PCS8GPLDTXCLK
pcs8gpolinvtx <= wys.O_PCS8GPOLINVTX
pcs8grddisabletx <= wys.O_PCS8GRDDISABLETX
pcs8grevloopbk <= wys.O_PCS8GREVLOOPBK
pcs8gtxboundarysel[0] <= wys.O_PCS8GTXBOUNDARYSEL
pcs8gtxboundarysel[1] <= wys.O_PCS8GTXBOUNDARYSEL1
pcs8gtxboundarysel[2] <= wys.O_PCS8GTXBOUNDARYSEL2
pcs8gtxboundarysel[3] <= wys.O_PCS8GTXBOUNDARYSEL3
pcs8gtxboundarysel[4] <= wys.O_PCS8GTXBOUNDARYSEL4
pcs8gtxdatavalid[0] <= wys.O_PCS8GTXDATAVALID
pcs8gtxdatavalid[1] <= wys.O_PCS8GTXDATAVALID1
pcs8gtxdatavalid[2] <= wys.O_PCS8GTXDATAVALID2
pcs8gtxdatavalid[3] <= wys.O_PCS8GTXDATAVALID3
pcs8gtxurstpcs <= wys.O_PCS8GTXURSTPCS
pcs8gwrenabletx <= wys.O_PCS8GWRENABLETX
pld8gemptytx <= wys.O_PLD8GEMPTYTX
pld8gfulltx <= wys.O_PLD8GFULLTX
pld8gphfifoursttxn => wys.I_PLD8GPHFIFOURSTTXN
pld8gpldtxclk => wys.I_PLD8GPLDTXCLK
pld8gpolinvtx => wys.I_PLD8GPOLINVTX
pld8grddisabletx => wys.I_PLD8GRDDISABLETX
pld8grevloopbk => wys.I_PLD8GREVLOOPBK
pld8gtxboundarysel[0] => wys.I_PLD8GTXBOUNDARYSEL
pld8gtxboundarysel[1] => wys.I_PLD8GTXBOUNDARYSEL1
pld8gtxboundarysel[2] => wys.I_PLD8GTXBOUNDARYSEL2
pld8gtxboundarysel[3] => wys.I_PLD8GTXBOUNDARYSEL3
pld8gtxboundarysel[4] => wys.I_PLD8GTXBOUNDARYSEL4
pld8gtxclkout <= wys.O_PLD8GTXCLKOUT
pld8gtxdatavalid[0] => wys.I_PLD8GTXDATAVALID
pld8gtxdatavalid[1] => wys.I_PLD8GTXDATAVALID1
pld8gtxdatavalid[2] => wys.I_PLD8GTXDATAVALID2
pld8gtxdatavalid[3] => wys.I_PLD8GTXDATAVALID3
pld8gtxurstpcsn => wys.I_PLD8GTXURSTPCSN
pld8gwrenabletx => wys.I_PLD8GWRENABLETX
pmatxcmuplllock => wys.I_PMATXCMUPLLLOCK
reset <= wys.O_RESET
rstsel => wys.I_RSTSEL
usrrstsel => wys.I_USRRSTSEL


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm
reconfig_to_xcvr[0] => reconfig_to_xcvr[0].IN1
reconfig_to_xcvr[1] => reconfig_to_xcvr[1].IN1
reconfig_to_xcvr[2] => reconfig_to_xcvr[2].IN1
reconfig_to_xcvr[3] => reconfig_to_xcvr[3].IN1
reconfig_to_xcvr[4] => reconfig_to_xcvr[4].IN1
reconfig_to_xcvr[5] => reconfig_to_xcvr[5].IN1
reconfig_to_xcvr[6] => reconfig_to_xcvr[6].IN1
reconfig_to_xcvr[7] => reconfig_to_xcvr[7].IN1
reconfig_to_xcvr[8] => reconfig_to_xcvr[8].IN1
reconfig_to_xcvr[9] => reconfig_to_xcvr[9].IN1
reconfig_to_xcvr[10] => reconfig_to_xcvr[10].IN1
reconfig_to_xcvr[11] => reconfig_to_xcvr[11].IN1
reconfig_to_xcvr[12] => reconfig_to_xcvr[12].IN1
reconfig_to_xcvr[13] => reconfig_to_xcvr[13].IN1
reconfig_to_xcvr[14] => reconfig_to_xcvr[14].IN1
reconfig_to_xcvr[15] => reconfig_to_xcvr[15].IN1
reconfig_to_xcvr[16] => reconfig_to_xcvr[16].IN1
reconfig_to_xcvr[17] => reconfig_to_xcvr[17].IN1
reconfig_to_xcvr[18] => reconfig_to_xcvr[18].IN1
reconfig_to_xcvr[19] => reconfig_to_xcvr[19].IN1
reconfig_to_xcvr[20] => reconfig_to_xcvr[20].IN1
reconfig_to_xcvr[21] => reconfig_to_xcvr[21].IN1
reconfig_to_xcvr[22] => reconfig_to_xcvr[22].IN1
reconfig_to_xcvr[23] => reconfig_to_xcvr[23].IN1
reconfig_to_xcvr[24] => reconfig_to_xcvr[24].IN1
reconfig_to_xcvr[25] => reconfig_to_xcvr[25].IN1
reconfig_to_xcvr[26] => reconfig_to_xcvr[26].IN1
reconfig_to_xcvr[27] => reconfig_to_xcvr[27].IN1
reconfig_to_xcvr[28] => reconfig_to_xcvr[28].IN1
reconfig_to_xcvr[29] => reconfig_to_xcvr[29].IN1
reconfig_to_xcvr[30] => reconfig_to_xcvr[30].IN1
reconfig_to_xcvr[31] => reconfig_to_xcvr[31].IN1
reconfig_to_xcvr[32] => reconfig_to_xcvr[32].IN1
reconfig_to_xcvr[33] => reconfig_to_xcvr[33].IN1
reconfig_to_xcvr[34] => reconfig_to_xcvr[34].IN1
reconfig_to_xcvr[35] => reconfig_to_xcvr[35].IN1
reconfig_to_xcvr[36] => reconfig_to_xcvr[36].IN1
reconfig_to_xcvr[37] => reconfig_to_xcvr[37].IN1
reconfig_to_xcvr[38] => reconfig_to_xcvr[38].IN1
reconfig_to_xcvr[39] => reconfig_to_xcvr[39].IN1
reconfig_to_xcvr[40] => reconfig_to_xcvr[40].IN1
reconfig_to_xcvr[41] => reconfig_to_xcvr[41].IN1
reconfig_to_xcvr[42] => reconfig_to_xcvr[42].IN1
reconfig_to_xcvr[43] => reconfig_to_xcvr[43].IN1
reconfig_to_xcvr[44] => reconfig_to_xcvr[44].IN1
reconfig_to_xcvr[45] => reconfig_to_xcvr[45].IN1
reconfig_to_xcvr[46] => reconfig_to_xcvr[46].IN1
reconfig_to_xcvr[47] => reconfig_to_xcvr[47].IN1
reconfig_to_xcvr[48] => reconfig_to_xcvr[48].IN1
reconfig_to_xcvr[49] => reconfig_to_xcvr[49].IN1
reconfig_to_xcvr[50] => reconfig_to_xcvr[50].IN1
reconfig_to_xcvr[51] => reconfig_to_xcvr[51].IN1
reconfig_to_xcvr[52] => reconfig_to_xcvr[52].IN1
reconfig_to_xcvr[53] => reconfig_to_xcvr[53].IN1
reconfig_to_xcvr[54] => reconfig_to_xcvr[54].IN1
reconfig_to_xcvr[55] => reconfig_to_xcvr[55].IN1
reconfig_to_xcvr[56] => reconfig_to_xcvr[56].IN1
reconfig_to_xcvr[57] => reconfig_to_xcvr[57].IN1
reconfig_to_xcvr[58] => reconfig_to_xcvr[58].IN1
reconfig_to_xcvr[59] => reconfig_to_xcvr[59].IN1
reconfig_to_xcvr[60] => reconfig_to_xcvr[60].IN1
reconfig_to_xcvr[61] => reconfig_to_xcvr[61].IN1
reconfig_to_xcvr[62] => reconfig_to_xcvr[62].IN1
reconfig_to_xcvr[63] => reconfig_to_xcvr[63].IN1
reconfig_to_xcvr[64] => reconfig_to_xcvr[64].IN1
reconfig_to_xcvr[65] => reconfig_to_xcvr[65].IN1
reconfig_to_xcvr[66] => reconfig_to_xcvr[66].IN1
reconfig_to_xcvr[67] => reconfig_to_xcvr[67].IN1
reconfig_to_xcvr[68] => reconfig_to_xcvr[68].IN1
reconfig_to_xcvr[69] => reconfig_to_xcvr[69].IN1
reconfig_from_xcvr[0] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[1] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[2] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[3] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[4] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[5] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[6] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[7] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[8] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[9] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[10] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[11] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[12] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[13] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[14] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[15] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[16] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[17] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[18] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[19] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[20] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[21] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[22] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[23] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[24] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[25] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[26] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[27] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[28] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[29] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[30] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[31] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[32] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[33] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[34] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[35] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[36] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[37] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[38] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[39] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[40] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[41] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[42] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[43] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[44] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
reconfig_from_xcvr[45] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.reconfig_from_xcvr
seriallpbken[0] => pma_seriallpbken.IN1
in_pld_8g_pld_rx_clk[0] => ~NO_FANOUT~
in_pld_8g_txurstpcs_n[0] => out_pld_8g_txurstpcs_n.DATAA
in_pld_8g_rxurstpcs_n[0] => out_pld_8g_rxurstpcs_n.DATAA
out_pld_8g_txurstpcs_n[0] <= out_pld_8g_txurstpcs_n.DB_MAX_OUTPUT_PORT_TYPE
out_pld_8g_rxurstpcs_n[0] <= out_pld_8g_rxurstpcs_n.DB_MAX_OUTPUT_PORT_TYPE
rx_crurstn[0] => out_rx_crurstn.DATAA
in_pld_rxpma_rstb_in[0] => out_pld_rxpma_rstb_in.DATAA
out_rx_crurstn[0] <= out_rx_crurstn.DB_MAX_OUTPUT_PORT_TYPE
out_pld_rxpma_rstb_in[0] <= out_pld_rxpma_rstb_in.DB_MAX_OUTPUT_PORT_TYPE
out_pld_rx_data[0] => ~NO_FANOUT~
out_pld_rx_data[1] => ~NO_FANOUT~
out_pld_rx_data[2] => ~NO_FANOUT~
out_pld_rx_data[3] => ~NO_FANOUT~
out_pld_rx_data[4] => ~NO_FANOUT~
out_pld_rx_data[5] => ~NO_FANOUT~
out_pld_rx_data[6] => ~NO_FANOUT~
out_pld_rx_data[7] => ~NO_FANOUT~
out_pld_rx_data[8] => ~NO_FANOUT~
out_pld_rx_data[9] => ~NO_FANOUT~
out_pld_rx_data[10] => ~NO_FANOUT~
out_pld_rx_data[11] => ~NO_FANOUT~
out_pld_rx_data[12] => ~NO_FANOUT~
out_pld_rx_data[13] => ~NO_FANOUT~
out_pld_rx_data[14] => ~NO_FANOUT~
out_pld_rx_data[15] => ~NO_FANOUT~
out_pld_rx_data[16] => ~NO_FANOUT~
out_pld_rx_data[17] => ~NO_FANOUT~
out_pld_rx_data[18] => ~NO_FANOUT~
out_pld_rx_data[19] => ~NO_FANOUT~
out_pld_rx_data[20] => ~NO_FANOUT~
out_pld_rx_data[21] => ~NO_FANOUT~
out_pld_rx_data[22] => ~NO_FANOUT~
out_pld_rx_data[23] => ~NO_FANOUT~
out_pld_rx_data[24] => ~NO_FANOUT~
out_pld_rx_data[25] => ~NO_FANOUT~
out_pld_rx_data[26] => ~NO_FANOUT~
out_pld_rx_data[27] => ~NO_FANOUT~
out_pld_rx_data[28] => ~NO_FANOUT~
out_pld_rx_data[29] => ~NO_FANOUT~
out_pld_rx_data[30] => ~NO_FANOUT~
out_pld_rx_data[31] => ~NO_FANOUT~
out_pld_rx_data[32] => ~NO_FANOUT~
out_pld_rx_data[33] => ~NO_FANOUT~
out_pld_rx_data[34] => ~NO_FANOUT~
out_pld_rx_data[35] => ~NO_FANOUT~
out_pld_rx_data[36] => ~NO_FANOUT~
out_pld_rx_data[37] => ~NO_FANOUT~
out_pld_rx_data[38] => ~NO_FANOUT~
out_pld_rx_data[39] => ~NO_FANOUT~
out_pld_rx_data[40] => ~NO_FANOUT~
out_pld_rx_data[41] => ~NO_FANOUT~
out_pld_rx_data[42] => ~NO_FANOUT~
out_pld_rx_data[43] => ~NO_FANOUT~
out_pld_rx_data[44] => ~NO_FANOUT~
out_pld_rx_data[45] => ~NO_FANOUT~
out_pld_rx_data[46] => ~NO_FANOUT~
out_pld_rx_data[47] => ~NO_FANOUT~
out_pld_rx_data[48] => ~NO_FANOUT~
out_pld_rx_data[49] => ~NO_FANOUT~
out_pld_rx_data[50] => ~NO_FANOUT~
out_pld_rx_data[51] => ~NO_FANOUT~
out_pld_rx_data[52] => ~NO_FANOUT~
out_pld_rx_data[53] => ~NO_FANOUT~
out_pld_rx_data[54] => ~NO_FANOUT~
out_pld_rx_data[55] => ~NO_FANOUT~
out_pld_rx_data[56] => ~NO_FANOUT~
out_pld_rx_data[57] => ~NO_FANOUT~
out_pld_rx_data[58] => ~NO_FANOUT~
out_pld_rx_data[59] => ~NO_FANOUT~
out_pld_rx_data[60] => ~NO_FANOUT~
out_pld_rx_data[61] => ~NO_FANOUT~
out_pld_rx_data[62] => ~NO_FANOUT~
out_pld_rx_data[63] => ~NO_FANOUT~
calclk <= avmm_clk.DB_MAX_OUTPUT_PORT_TYPE
tx_cal_busy[0] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.tx_cal_busy
rx_cal_busy[0] <= av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst.rx_cal_busy
pma_hardoccalen[0] <= av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst.hardoccalen
pma_seriallpbken[0] <= pma_seriallpbken.DB_MAX_OUTPUT_PORT_TYPE
pcs_8g_prbs_done[0] => pcs_8g_prbs_done[0].IN1
pcs_8g_prbs_err[0] => pcs_8g_prbs_err[0].IN1
chnl_avmm_clk[0] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_CLKCHNL
chnl_avmm_rstn[0] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_RSTNCHNL
chnl_avmm_writedata[0] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL
chnl_avmm_writedata[1] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL1
chnl_avmm_writedata[2] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL2
chnl_avmm_writedata[3] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL3
chnl_avmm_writedata[4] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL4
chnl_avmm_writedata[5] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL5
chnl_avmm_writedata[6] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL6
chnl_avmm_writedata[7] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL7
chnl_avmm_writedata[8] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL8
chnl_avmm_writedata[9] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL9
chnl_avmm_writedata[10] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL10
chnl_avmm_writedata[11] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL11
chnl_avmm_writedata[12] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL12
chnl_avmm_writedata[13] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL13
chnl_avmm_writedata[14] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL14
chnl_avmm_writedata[15] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITEDATACHNL15
chnl_avmm_address[0] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL
chnl_avmm_address[1] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL1
chnl_avmm_address[2] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL2
chnl_avmm_address[3] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL3
chnl_avmm_address[4] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL4
chnl_avmm_address[5] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL5
chnl_avmm_address[6] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL6
chnl_avmm_address[7] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL7
chnl_avmm_address[8] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL8
chnl_avmm_address[9] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL9
chnl_avmm_address[10] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_REGADDRCHNL10
chnl_avmm_write[0] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_WRITECHNL
chnl_avmm_read[0] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_READCHNL
chnl_avmm_byteen[0] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_BYTEENCHNL
chnl_avmm_byteen[1] <= avmm_interface_insts[0].av_hssi_avmm_interface_inst.O_BYTEENCHNL1
pma_avmmreaddata_tx_cgb[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL16
pma_avmmreaddata_tx_cgb[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL17
pma_avmmreaddata_tx_cgb[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL18
pma_avmmreaddata_tx_cgb[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL19
pma_avmmreaddata_tx_cgb[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL20
pma_avmmreaddata_tx_cgb[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL21
pma_avmmreaddata_tx_cgb[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL22
pma_avmmreaddata_tx_cgb[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL23
pma_avmmreaddata_tx_cgb[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL24
pma_avmmreaddata_tx_cgb[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL25
pma_avmmreaddata_tx_cgb[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL26
pma_avmmreaddata_tx_cgb[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL27
pma_avmmreaddata_tx_cgb[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL28
pma_avmmreaddata_tx_cgb[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL29
pma_avmmreaddata_tx_cgb[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL30
pma_avmmreaddata_tx_cgb[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL31
pma_avmmreaddata_tx_ser[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL
pma_avmmreaddata_tx_ser[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL1
pma_avmmreaddata_tx_ser[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL2
pma_avmmreaddata_tx_ser[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL3
pma_avmmreaddata_tx_ser[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL4
pma_avmmreaddata_tx_ser[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL5
pma_avmmreaddata_tx_ser[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL6
pma_avmmreaddata_tx_ser[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL7
pma_avmmreaddata_tx_ser[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL8
pma_avmmreaddata_tx_ser[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL9
pma_avmmreaddata_tx_ser[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL10
pma_avmmreaddata_tx_ser[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL11
pma_avmmreaddata_tx_ser[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL12
pma_avmmreaddata_tx_ser[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL13
pma_avmmreaddata_tx_ser[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL14
pma_avmmreaddata_tx_ser[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL15
pma_avmmreaddata_tx_buf[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL32
pma_avmmreaddata_tx_buf[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL33
pma_avmmreaddata_tx_buf[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL34
pma_avmmreaddata_tx_buf[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL35
pma_avmmreaddata_tx_buf[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL36
pma_avmmreaddata_tx_buf[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL37
pma_avmmreaddata_tx_buf[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL38
pma_avmmreaddata_tx_buf[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL39
pma_avmmreaddata_tx_buf[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL40
pma_avmmreaddata_tx_buf[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL41
pma_avmmreaddata_tx_buf[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL42
pma_avmmreaddata_tx_buf[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL43
pma_avmmreaddata_tx_buf[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL44
pma_avmmreaddata_tx_buf[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL45
pma_avmmreaddata_tx_buf[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL46
pma_avmmreaddata_tx_buf[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL47
pma_avmmreaddata_rx_ser[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL48
pma_avmmreaddata_rx_ser[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL49
pma_avmmreaddata_rx_ser[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL50
pma_avmmreaddata_rx_ser[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL51
pma_avmmreaddata_rx_ser[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL52
pma_avmmreaddata_rx_ser[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL53
pma_avmmreaddata_rx_ser[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL54
pma_avmmreaddata_rx_ser[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL55
pma_avmmreaddata_rx_ser[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL56
pma_avmmreaddata_rx_ser[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL57
pma_avmmreaddata_rx_ser[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL58
pma_avmmreaddata_rx_ser[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL59
pma_avmmreaddata_rx_ser[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL60
pma_avmmreaddata_rx_ser[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL61
pma_avmmreaddata_rx_ser[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL62
pma_avmmreaddata_rx_ser[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL63
pma_avmmreaddata_rx_buf[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL64
pma_avmmreaddata_rx_buf[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL65
pma_avmmreaddata_rx_buf[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL66
pma_avmmreaddata_rx_buf[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL67
pma_avmmreaddata_rx_buf[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL68
pma_avmmreaddata_rx_buf[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL69
pma_avmmreaddata_rx_buf[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL70
pma_avmmreaddata_rx_buf[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL71
pma_avmmreaddata_rx_buf[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL72
pma_avmmreaddata_rx_buf[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL73
pma_avmmreaddata_rx_buf[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL74
pma_avmmreaddata_rx_buf[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL75
pma_avmmreaddata_rx_buf[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL76
pma_avmmreaddata_rx_buf[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL77
pma_avmmreaddata_rx_buf[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL78
pma_avmmreaddata_rx_buf[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL79
pma_avmmreaddata_rx_cdr[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL80
pma_avmmreaddata_rx_cdr[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL81
pma_avmmreaddata_rx_cdr[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL82
pma_avmmreaddata_rx_cdr[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL83
pma_avmmreaddata_rx_cdr[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL84
pma_avmmreaddata_rx_cdr[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL85
pma_avmmreaddata_rx_cdr[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL86
pma_avmmreaddata_rx_cdr[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL87
pma_avmmreaddata_rx_cdr[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL88
pma_avmmreaddata_rx_cdr[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL89
pma_avmmreaddata_rx_cdr[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL90
pma_avmmreaddata_rx_cdr[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL91
pma_avmmreaddata_rx_cdr[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL92
pma_avmmreaddata_rx_cdr[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL93
pma_avmmreaddata_rx_cdr[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL94
pma_avmmreaddata_rx_cdr[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL95
pma_avmmreaddata_rx_mux[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL96
pma_avmmreaddata_rx_mux[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL97
pma_avmmreaddata_rx_mux[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL98
pma_avmmreaddata_rx_mux[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL99
pma_avmmreaddata_rx_mux[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL100
pma_avmmreaddata_rx_mux[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL101
pma_avmmreaddata_rx_mux[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL102
pma_avmmreaddata_rx_mux[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL103
pma_avmmreaddata_rx_mux[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL104
pma_avmmreaddata_rx_mux[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL105
pma_avmmreaddata_rx_mux[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL106
pma_avmmreaddata_rx_mux[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL107
pma_avmmreaddata_rx_mux[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL108
pma_avmmreaddata_rx_mux[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL109
pma_avmmreaddata_rx_mux[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL110
pma_avmmreaddata_rx_mux[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL111
pma_blockselect_tx_cgb[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT1
pma_blockselect_tx_ser[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT
pma_blockselect_tx_buf[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT2
pma_blockselect_rx_ser[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT3
pma_blockselect_rx_buf[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT4
pma_blockselect_rx_cdr[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT5
pma_blockselect_rx_mux[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT6
pll_aux_atb_comp_out[0] => pll_aux_atb_comp_out[0].IN1
avmmreaddata_com_pcs_pma_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL336
avmmreaddata_com_pcs_pma_if[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL337
avmmreaddata_com_pcs_pma_if[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL338
avmmreaddata_com_pcs_pma_if[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL339
avmmreaddata_com_pcs_pma_if[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL340
avmmreaddata_com_pcs_pma_if[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL341
avmmreaddata_com_pcs_pma_if[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL342
avmmreaddata_com_pcs_pma_if[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL343
avmmreaddata_com_pcs_pma_if[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL344
avmmreaddata_com_pcs_pma_if[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL345
avmmreaddata_com_pcs_pma_if[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL346
avmmreaddata_com_pcs_pma_if[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL347
avmmreaddata_com_pcs_pma_if[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL348
avmmreaddata_com_pcs_pma_if[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL349
avmmreaddata_com_pcs_pma_if[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL350
avmmreaddata_com_pcs_pma_if[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL351
avmmreaddata_com_pld_pcs_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL288
avmmreaddata_com_pld_pcs_if[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL289
avmmreaddata_com_pld_pcs_if[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL290
avmmreaddata_com_pld_pcs_if[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL291
avmmreaddata_com_pld_pcs_if[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL292
avmmreaddata_com_pld_pcs_if[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL293
avmmreaddata_com_pld_pcs_if[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL294
avmmreaddata_com_pld_pcs_if[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL295
avmmreaddata_com_pld_pcs_if[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL296
avmmreaddata_com_pld_pcs_if[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL297
avmmreaddata_com_pld_pcs_if[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL298
avmmreaddata_com_pld_pcs_if[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL299
avmmreaddata_com_pld_pcs_if[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL300
avmmreaddata_com_pld_pcs_if[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL301
avmmreaddata_com_pld_pcs_if[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL302
avmmreaddata_com_pld_pcs_if[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL303
avmmreaddata_pcs8g_rx[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL160
avmmreaddata_pcs8g_rx[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL161
avmmreaddata_pcs8g_rx[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL162
avmmreaddata_pcs8g_rx[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL163
avmmreaddata_pcs8g_rx[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL164
avmmreaddata_pcs8g_rx[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL165
avmmreaddata_pcs8g_rx[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL166
avmmreaddata_pcs8g_rx[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL167
avmmreaddata_pcs8g_rx[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL168
avmmreaddata_pcs8g_rx[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL169
avmmreaddata_pcs8g_rx[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL170
avmmreaddata_pcs8g_rx[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL171
avmmreaddata_pcs8g_rx[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL172
avmmreaddata_pcs8g_rx[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL173
avmmreaddata_pcs8g_rx[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL174
avmmreaddata_pcs8g_rx[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL175
avmmreaddata_pcs8g_tx[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL192
avmmreaddata_pcs8g_tx[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL193
avmmreaddata_pcs8g_tx[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL194
avmmreaddata_pcs8g_tx[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL195
avmmreaddata_pcs8g_tx[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL196
avmmreaddata_pcs8g_tx[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL197
avmmreaddata_pcs8g_tx[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL198
avmmreaddata_pcs8g_tx[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL199
avmmreaddata_pcs8g_tx[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL200
avmmreaddata_pcs8g_tx[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL201
avmmreaddata_pcs8g_tx[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL202
avmmreaddata_pcs8g_tx[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL203
avmmreaddata_pcs8g_tx[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL204
avmmreaddata_pcs8g_tx[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL205
avmmreaddata_pcs8g_tx[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL206
avmmreaddata_pcs8g_tx[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL207
avmmreaddata_pipe12[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL176
avmmreaddata_pipe12[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL177
avmmreaddata_pipe12[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL178
avmmreaddata_pipe12[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL179
avmmreaddata_pipe12[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL180
avmmreaddata_pipe12[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL181
avmmreaddata_pipe12[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL182
avmmreaddata_pipe12[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL183
avmmreaddata_pipe12[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL184
avmmreaddata_pipe12[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL185
avmmreaddata_pipe12[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL186
avmmreaddata_pipe12[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL187
avmmreaddata_pipe12[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL188
avmmreaddata_pipe12[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL189
avmmreaddata_pipe12[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL190
avmmreaddata_pipe12[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL191
avmmreaddata_rx_pcs_pma_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL368
avmmreaddata_rx_pcs_pma_if[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL369
avmmreaddata_rx_pcs_pma_if[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL370
avmmreaddata_rx_pcs_pma_if[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL371
avmmreaddata_rx_pcs_pma_if[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL372
avmmreaddata_rx_pcs_pma_if[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL373
avmmreaddata_rx_pcs_pma_if[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL374
avmmreaddata_rx_pcs_pma_if[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL375
avmmreaddata_rx_pcs_pma_if[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL376
avmmreaddata_rx_pcs_pma_if[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL377
avmmreaddata_rx_pcs_pma_if[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL378
avmmreaddata_rx_pcs_pma_if[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL379
avmmreaddata_rx_pcs_pma_if[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL380
avmmreaddata_rx_pcs_pma_if[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL381
avmmreaddata_rx_pcs_pma_if[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL382
avmmreaddata_rx_pcs_pma_if[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL383
avmmreaddata_rx_pld_pcs_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL320
avmmreaddata_rx_pld_pcs_if[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL321
avmmreaddata_rx_pld_pcs_if[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL322
avmmreaddata_rx_pld_pcs_if[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL323
avmmreaddata_rx_pld_pcs_if[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL324
avmmreaddata_rx_pld_pcs_if[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL325
avmmreaddata_rx_pld_pcs_if[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL326
avmmreaddata_rx_pld_pcs_if[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL327
avmmreaddata_rx_pld_pcs_if[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL328
avmmreaddata_rx_pld_pcs_if[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL329
avmmreaddata_rx_pld_pcs_if[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL330
avmmreaddata_rx_pld_pcs_if[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL331
avmmreaddata_rx_pld_pcs_if[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL332
avmmreaddata_rx_pld_pcs_if[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL333
avmmreaddata_rx_pld_pcs_if[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL334
avmmreaddata_rx_pld_pcs_if[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL335
avmmreaddata_tx_pcs_pma_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL352
avmmreaddata_tx_pcs_pma_if[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL353
avmmreaddata_tx_pcs_pma_if[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL354
avmmreaddata_tx_pcs_pma_if[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL355
avmmreaddata_tx_pcs_pma_if[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL356
avmmreaddata_tx_pcs_pma_if[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL357
avmmreaddata_tx_pcs_pma_if[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL358
avmmreaddata_tx_pcs_pma_if[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL359
avmmreaddata_tx_pcs_pma_if[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL360
avmmreaddata_tx_pcs_pma_if[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL361
avmmreaddata_tx_pcs_pma_if[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL362
avmmreaddata_tx_pcs_pma_if[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL363
avmmreaddata_tx_pcs_pma_if[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL364
avmmreaddata_tx_pcs_pma_if[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL365
avmmreaddata_tx_pcs_pma_if[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL366
avmmreaddata_tx_pcs_pma_if[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL367
avmmreaddata_tx_pld_pcs_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL304
avmmreaddata_tx_pld_pcs_if[1] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL305
avmmreaddata_tx_pld_pcs_if[2] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL306
avmmreaddata_tx_pld_pcs_if[3] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL307
avmmreaddata_tx_pld_pcs_if[4] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL308
avmmreaddata_tx_pld_pcs_if[5] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL309
avmmreaddata_tx_pld_pcs_if[6] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL310
avmmreaddata_tx_pld_pcs_if[7] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL311
avmmreaddata_tx_pld_pcs_if[8] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL312
avmmreaddata_tx_pld_pcs_if[9] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL313
avmmreaddata_tx_pld_pcs_if[10] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL314
avmmreaddata_tx_pld_pcs_if[11] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL315
avmmreaddata_tx_pld_pcs_if[12] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL316
avmmreaddata_tx_pld_pcs_if[13] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL317
avmmreaddata_tx_pld_pcs_if[14] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL318
avmmreaddata_tx_pld_pcs_if[15] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_READDATACHNL319
blockselect_com_pcs_pma_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT21
blockselect_com_pld_pcs_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT18
blockselect_pcs8g_rx[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT10
blockselect_pcs8g_tx[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT12
blockselect_pipe12[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT11
blockselect_rx_pcs_pma_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT23
blockselect_rx_pld_pcs_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT20
blockselect_tx_pcs_pma_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT22
blockselect_tx_pld_pcs_if[0] => avmm_interface_insts[0].av_hssi_avmm_interface_inst.I_BLOCKSELECT19


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst
reconfig_to_xcvr[0] => native_reconfig_clk[0].DATAIN
reconfig_to_xcvr[1] => native_reconfig_reset[0].DATAIN
reconfig_to_xcvr[2] => native_reconfig_writedata[0].DATAIN
reconfig_to_xcvr[3] => native_reconfig_writedata[1].DATAIN
reconfig_to_xcvr[4] => native_reconfig_writedata[2].DATAIN
reconfig_to_xcvr[5] => native_reconfig_writedata[3].DATAIN
reconfig_to_xcvr[6] => native_reconfig_writedata[4].DATAIN
reconfig_to_xcvr[7] => native_reconfig_writedata[5].DATAIN
reconfig_to_xcvr[8] => native_reconfig_writedata[6].DATAIN
reconfig_to_xcvr[9] => native_reconfig_writedata[7].DATAIN
reconfig_to_xcvr[10] => native_reconfig_writedata[8].DATAIN
reconfig_to_xcvr[11] => native_reconfig_writedata[9].DATAIN
reconfig_to_xcvr[12] => native_reconfig_writedata[10].DATAIN
reconfig_to_xcvr[13] => native_reconfig_writedata[11].DATAIN
reconfig_to_xcvr[14] => native_reconfig_writedata[12].DATAIN
reconfig_to_xcvr[15] => native_reconfig_writedata[13].DATAIN
reconfig_to_xcvr[16] => native_reconfig_writedata[14].DATAIN
reconfig_to_xcvr[17] => native_reconfig_writedata[15].DATAIN
reconfig_to_xcvr[18] => native_reconfig_write[0].DATAIN
reconfig_to_xcvr[19] => native_reconfig_read[0].DATAIN
reconfig_to_xcvr[20] => native_reconfig_address[0].DATAIN
reconfig_to_xcvr[21] => native_reconfig_address[1].DATAIN
reconfig_to_xcvr[22] => native_reconfig_address[2].DATAIN
reconfig_to_xcvr[23] => native_reconfig_address[3].DATAIN
reconfig_to_xcvr[24] => native_reconfig_address[4].DATAIN
reconfig_to_xcvr[25] => native_reconfig_address[5].DATAIN
reconfig_to_xcvr[26] => native_reconfig_address[6].DATAIN
reconfig_to_xcvr[27] => native_reconfig_address[7].DATAIN
reconfig_to_xcvr[28] => native_reconfig_address[8].DATAIN
reconfig_to_xcvr[29] => native_reconfig_address[9].DATAIN
reconfig_to_xcvr[30] => native_reconfig_address[10].DATAIN
reconfig_to_xcvr[31] => native_reconfig_address[11].DATAIN
reconfig_to_xcvr[32] => pif_testbus_sel[0].DATAIN
reconfig_to_xcvr[33] => pif_testbus_sel[1].DATAIN
reconfig_to_xcvr[34] => pif_testbus_sel[2].DATAIN
reconfig_to_xcvr[35] => pif_testbus_sel[3].DATAIN
reconfig_to_xcvr[36] => pif_testbus_sel[4].DATAIN
reconfig_to_xcvr[37] => pif_testbus_sel[5].DATAIN
reconfig_to_xcvr[38] => pif_testbus_sel[6].DATAIN
reconfig_to_xcvr[39] => pif_testbus_sel[7].DATAIN
reconfig_to_xcvr[40] => pif_testbus_sel[8].DATAIN
reconfig_to_xcvr[41] => pif_testbus_sel[9].DATAIN
reconfig_to_xcvr[42] => pif_testbus_sel[10].DATAIN
reconfig_to_xcvr[43] => pif_testbus_sel[11].DATAIN
reconfig_to_xcvr[44] => pif_interface_sel[0].DATAIN
reconfig_to_xcvr[45] => pif_ser_shift_load[0].DATAIN
reconfig_to_xcvr[46] => ~NO_FANOUT~
reconfig_to_xcvr[47] => tx_cal_busy.DATAIN
reconfig_to_xcvr[48] => rx_cal_busy.DATAIN
reconfig_to_xcvr[49] => ~NO_FANOUT~
reconfig_to_xcvr[50] => ~NO_FANOUT~
reconfig_to_xcvr[51] => ~NO_FANOUT~
reconfig_to_xcvr[52] => ~NO_FANOUT~
reconfig_to_xcvr[53] => ~NO_FANOUT~
reconfig_to_xcvr[54] => ~NO_FANOUT~
reconfig_to_xcvr[55] => ~NO_FANOUT~
reconfig_to_xcvr[56] => ~NO_FANOUT~
reconfig_to_xcvr[57] => ~NO_FANOUT~
reconfig_to_xcvr[58] => ~NO_FANOUT~
reconfig_to_xcvr[59] => ~NO_FANOUT~
reconfig_to_xcvr[60] => ~NO_FANOUT~
reconfig_to_xcvr[61] => ~NO_FANOUT~
reconfig_to_xcvr[62] => ~NO_FANOUT~
reconfig_to_xcvr[63] => ~NO_FANOUT~
reconfig_to_xcvr[64] => ~NO_FANOUT~
reconfig_to_xcvr[65] => ~NO_FANOUT~
reconfig_to_xcvr[66] => ~NO_FANOUT~
reconfig_to_xcvr[67] => ~NO_FANOUT~
reconfig_to_xcvr[68] => ~NO_FANOUT~
reconfig_to_xcvr[69] => ~NO_FANOUT~
reconfig_from_xcvr[0] <= native_reconfig_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[1] <= native_reconfig_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[2] <= native_reconfig_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[3] <= native_reconfig_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[4] <= native_reconfig_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[5] <= native_reconfig_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[6] <= native_reconfig_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[7] <= native_reconfig_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[8] <= native_reconfig_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[9] <= native_reconfig_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[10] <= native_reconfig_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[11] <= native_reconfig_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[12] <= native_reconfig_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[13] <= native_reconfig_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[14] <= native_reconfig_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[15] <= native_reconfig_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[16] <= pif_testbus[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[17] <= pif_testbus[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[18] <= pif_testbus[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[19] <= pif_testbus[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[20] <= pif_testbus[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[21] <= pif_testbus[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[22] <= pif_testbus[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[23] <= pif_testbus[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[24] <= pif_testbus[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[25] <= pif_testbus[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[26] <= pif_testbus[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[27] <= pif_testbus[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[28] <= pif_testbus[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[29] <= pif_testbus[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[30] <= pif_testbus[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[31] <= pif_testbus[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[32] <= pif_testbus[16].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[33] <= pif_testbus[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[34] <= pif_testbus[18].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[35] <= pif_testbus[19].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[36] <= pif_testbus[20].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[37] <= pif_testbus[21].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[38] <= pif_testbus[22].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[39] <= pif_testbus[23].DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[40] <= pif_atbcompout.DB_MAX_OUTPUT_PORT_TYPE
reconfig_from_xcvr[41] <= <GND>
reconfig_from_xcvr[42] <= <GND>
reconfig_from_xcvr[43] <= <GND>
reconfig_from_xcvr[44] <= <GND>
reconfig_from_xcvr[45] <= <GND>
native_reconfig_readdata[0] => reconfig_from_xcvr[0].DATAIN
native_reconfig_readdata[1] => reconfig_from_xcvr[1].DATAIN
native_reconfig_readdata[2] => reconfig_from_xcvr[2].DATAIN
native_reconfig_readdata[3] => reconfig_from_xcvr[3].DATAIN
native_reconfig_readdata[4] => reconfig_from_xcvr[4].DATAIN
native_reconfig_readdata[5] => reconfig_from_xcvr[5].DATAIN
native_reconfig_readdata[6] => reconfig_from_xcvr[6].DATAIN
native_reconfig_readdata[7] => reconfig_from_xcvr[7].DATAIN
native_reconfig_readdata[8] => reconfig_from_xcvr[8].DATAIN
native_reconfig_readdata[9] => reconfig_from_xcvr[9].DATAIN
native_reconfig_readdata[10] => reconfig_from_xcvr[10].DATAIN
native_reconfig_readdata[11] => reconfig_from_xcvr[11].DATAIN
native_reconfig_readdata[12] => reconfig_from_xcvr[12].DATAIN
native_reconfig_readdata[13] => reconfig_from_xcvr[13].DATAIN
native_reconfig_readdata[14] => reconfig_from_xcvr[14].DATAIN
native_reconfig_readdata[15] => reconfig_from_xcvr[15].DATAIN
pif_testbus[0] => reconfig_from_xcvr[16].DATAIN
pif_testbus[1] => reconfig_from_xcvr[17].DATAIN
pif_testbus[2] => reconfig_from_xcvr[18].DATAIN
pif_testbus[3] => reconfig_from_xcvr[19].DATAIN
pif_testbus[4] => reconfig_from_xcvr[20].DATAIN
pif_testbus[5] => reconfig_from_xcvr[21].DATAIN
pif_testbus[6] => reconfig_from_xcvr[22].DATAIN
pif_testbus[7] => reconfig_from_xcvr[23].DATAIN
pif_testbus[8] => reconfig_from_xcvr[24].DATAIN
pif_testbus[9] => reconfig_from_xcvr[25].DATAIN
pif_testbus[10] => reconfig_from_xcvr[26].DATAIN
pif_testbus[11] => reconfig_from_xcvr[27].DATAIN
pif_testbus[12] => reconfig_from_xcvr[28].DATAIN
pif_testbus[13] => reconfig_from_xcvr[29].DATAIN
pif_testbus[14] => reconfig_from_xcvr[30].DATAIN
pif_testbus[15] => reconfig_from_xcvr[31].DATAIN
pif_testbus[16] => reconfig_from_xcvr[32].DATAIN
pif_testbus[17] => reconfig_from_xcvr[33].DATAIN
pif_testbus[18] => reconfig_from_xcvr[34].DATAIN
pif_testbus[19] => reconfig_from_xcvr[35].DATAIN
pif_testbus[20] => reconfig_from_xcvr[36].DATAIN
pif_testbus[21] => reconfig_from_xcvr[37].DATAIN
pif_testbus[22] => reconfig_from_xcvr[38].DATAIN
pif_testbus[23] => reconfig_from_xcvr[39].DATAIN
pif_atbcompout => reconfig_from_xcvr[40].DATAIN
native_reconfig_clk[0] <= reconfig_to_xcvr[0].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_reset[0] <= reconfig_to_xcvr[1].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[0] <= reconfig_to_xcvr[2].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[1] <= reconfig_to_xcvr[3].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[2] <= reconfig_to_xcvr[4].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[3] <= reconfig_to_xcvr[5].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[4] <= reconfig_to_xcvr[6].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[5] <= reconfig_to_xcvr[7].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[6] <= reconfig_to_xcvr[8].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[7] <= reconfig_to_xcvr[9].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[8] <= reconfig_to_xcvr[10].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[9] <= reconfig_to_xcvr[11].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[10] <= reconfig_to_xcvr[12].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[11] <= reconfig_to_xcvr[13].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[12] <= reconfig_to_xcvr[14].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[13] <= reconfig_to_xcvr[15].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[14] <= reconfig_to_xcvr[16].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[15] <= reconfig_to_xcvr[17].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[0] <= reconfig_to_xcvr[20].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[1] <= reconfig_to_xcvr[21].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[2] <= reconfig_to_xcvr[22].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[3] <= reconfig_to_xcvr[23].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[4] <= reconfig_to_xcvr[24].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[5] <= reconfig_to_xcvr[25].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[6] <= reconfig_to_xcvr[26].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[7] <= reconfig_to_xcvr[27].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[8] <= reconfig_to_xcvr[28].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[9] <= reconfig_to_xcvr[29].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[10] <= reconfig_to_xcvr[30].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[11] <= reconfig_to_xcvr[31].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_write[0] <= reconfig_to_xcvr[18].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_read[0] <= reconfig_to_xcvr[19].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[0] <= reconfig_to_xcvr[32].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[1] <= reconfig_to_xcvr[33].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[2] <= reconfig_to_xcvr[34].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[3] <= reconfig_to_xcvr[35].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[4] <= reconfig_to_xcvr[36].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[5] <= reconfig_to_xcvr[37].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[6] <= reconfig_to_xcvr[38].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[7] <= reconfig_to_xcvr[39].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[8] <= reconfig_to_xcvr[40].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[9] <= reconfig_to_xcvr[41].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[10] <= reconfig_to_xcvr[42].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[11] <= reconfig_to_xcvr[43].DB_MAX_OUTPUT_PORT_TYPE
pif_interface_sel[0] <= reconfig_to_xcvr[44].DB_MAX_OUTPUT_PORT_TYPE
pif_ser_shift_load[0] <= reconfig_to_xcvr[45].DB_MAX_OUTPUT_PORT_TYPE
tx_cal_busy <= reconfig_to_xcvr[47].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy <= reconfig_to_xcvr[48].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst
av_clk => av_clk.IN1
av_reset => av_reset.IN1
av_writedata[0] => r_dummy.DATAIN
av_writedata[0] => gen_slpbk_reg.r_seriallpbken.DATAIN
av_writedata[0] => gen_rstctl_reg_tx.r_tx_rst_ovr.DATAIN
av_writedata[1] => gen_rstctl_reg_tx.r_tx_digital_rst_n_val.DATAIN
av_writedata[2] => ~NO_FANOUT~
av_writedata[3] => ~NO_FANOUT~
av_writedata[4] => ~NO_FANOUT~
av_writedata[5] => ~NO_FANOUT~
av_writedata[6] => ~NO_FANOUT~
av_writedata[7] => ~NO_FANOUT~
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => ~NO_FANOUT~
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_address[0] => Mux0.IN19
av_address[0] => Mux1.IN18
av_address[0] => Mux2.IN15
av_address[0] => Equal0.IN3
av_address[0] => Equal1.IN1
av_address[0] => Equal2.IN1
av_address[1] => Mux0.IN18
av_address[1] => Mux1.IN17
av_address[1] => Mux2.IN14
av_address[1] => Equal0.IN2
av_address[1] => Equal1.IN3
av_address[1] => Equal2.IN3
av_address[2] => Mux0.IN17
av_address[2] => Mux1.IN16
av_address[2] => Mux2.IN13
av_address[2] => Equal0.IN1
av_address[2] => Equal1.IN2
av_address[2] => Equal2.IN0
av_address[3] => Mux0.IN16
av_address[3] => Mux1.IN15
av_address[3] => Mux2.IN12
av_address[3] => Equal0.IN0
av_address[3] => Equal1.IN0
av_address[3] => Equal2.IN2
av_write => always1.IN1
av_write => always2.IN1
av_write => always3.IN1
av_read => av_readdata.OUTPUTSELECT
av_read => av_readdata.OUTPUTSELECT
av_read => av_readdata.OUTPUTSELECT
av_readdata[0] <= av_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= av_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= av_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= av_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= av_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= av_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= av_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= av_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= av_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hardoccaldone => ~NO_FANOUT~
hardoccalen <= <GND>
pcs_8g_prbs_done => ~NO_FANOUT~
pcs_8g_prbs_err => ~NO_FANOUT~
dcd_ack => ~NO_FANOUT~
dcd_sum_a[0] => ~NO_FANOUT~
dcd_sum_a[1] => ~NO_FANOUT~
dcd_sum_a[2] => ~NO_FANOUT~
dcd_sum_a[3] => ~NO_FANOUT~
dcd_sum_a[4] => ~NO_FANOUT~
dcd_sum_a[5] => ~NO_FANOUT~
dcd_sum_a[6] => ~NO_FANOUT~
dcd_sum_a[7] => ~NO_FANOUT~
dcd_sum_b[0] => ~NO_FANOUT~
dcd_sum_b[1] => ~NO_FANOUT~
dcd_sum_b[2] => ~NO_FANOUT~
dcd_sum_b[3] => ~NO_FANOUT~
dcd_sum_b[4] => ~NO_FANOUT~
dcd_sum_b[5] => ~NO_FANOUT~
dcd_sum_b[6] => ~NO_FANOUT~
dcd_sum_b[7] => ~NO_FANOUT~
seriallpbken <= gen_slpbk_reg.r_seriallpbken.DB_MAX_OUTPUT_PORT_TYPE
stat_pll_locked => ~NO_FANOUT~
stat_tx_digital_reset => stat_tx_digital_reset.IN1
stat_rx_digital_reset => ~NO_FANOUT~
tx_rst_ovr <= gen_rstctl_reg_tx.r_tx_rst_ovr.DB_MAX_OUTPUT_PORT_TYPE
tx_digital_rst_n_val <= gen_rstctl_reg_tx.r_tx_digital_rst_n_val.DB_MAX_OUTPUT_PORT_TYPE
rx_rst_ovr <= <GND>
rx_digital_rst_n_val <= <GND>
rx_analog_rst_n_val <= <GND>


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].ACLR
reset => resync_chains[0].sync_r[1].ACLR
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst
rcfg_reconfig_to_xcvr[0] => xcvr_reconfig_to_xcvr[70].DATAIN
rcfg_reconfig_to_xcvr[0] => xcvr_reconfig_to_xcvr[0].DATAIN
rcfg_reconfig_to_xcvr[1] => xcvr_reconfig_to_xcvr[71].DATAIN
rcfg_reconfig_to_xcvr[1] => xcvr_reconfig_to_xcvr[1].DATAIN
rcfg_reconfig_to_xcvr[2] => xcvr_reconfig_to_xcvr[2].DATAIN
rcfg_reconfig_to_xcvr[3] => xcvr_reconfig_to_xcvr[3].DATAIN
rcfg_reconfig_to_xcvr[4] => xcvr_reconfig_to_xcvr[4].DATAIN
rcfg_reconfig_to_xcvr[5] => xcvr_reconfig_to_xcvr[5].DATAIN
rcfg_reconfig_to_xcvr[6] => xcvr_reconfig_to_xcvr[6].DATAIN
rcfg_reconfig_to_xcvr[7] => xcvr_reconfig_to_xcvr[7].DATAIN
rcfg_reconfig_to_xcvr[8] => xcvr_reconfig_to_xcvr[8].DATAIN
rcfg_reconfig_to_xcvr[9] => xcvr_reconfig_to_xcvr[9].DATAIN
rcfg_reconfig_to_xcvr[10] => xcvr_reconfig_to_xcvr[10].DATAIN
rcfg_reconfig_to_xcvr[11] => xcvr_reconfig_to_xcvr[11].DATAIN
rcfg_reconfig_to_xcvr[12] => xcvr_reconfig_to_xcvr[12].DATAIN
rcfg_reconfig_to_xcvr[13] => xcvr_reconfig_to_xcvr[13].DATAIN
rcfg_reconfig_to_xcvr[14] => xcvr_reconfig_to_xcvr[14].DATAIN
rcfg_reconfig_to_xcvr[15] => xcvr_reconfig_to_xcvr[15].DATAIN
rcfg_reconfig_to_xcvr[16] => xcvr_reconfig_to_xcvr[16].DATAIN
rcfg_reconfig_to_xcvr[17] => xcvr_reconfig_to_xcvr[17].DATAIN
rcfg_reconfig_to_xcvr[18] => xcvr_reconfig_to_xcvr[18].DATAIN
rcfg_reconfig_to_xcvr[19] => xcvr_reconfig_to_xcvr[19].DATAIN
rcfg_reconfig_to_xcvr[20] => xcvr_reconfig_to_xcvr[20].DATAIN
rcfg_reconfig_to_xcvr[21] => xcvr_reconfig_to_xcvr[21].DATAIN
rcfg_reconfig_to_xcvr[22] => xcvr_reconfig_to_xcvr[22].DATAIN
rcfg_reconfig_to_xcvr[23] => xcvr_reconfig_to_xcvr[23].DATAIN
rcfg_reconfig_to_xcvr[24] => xcvr_reconfig_to_xcvr[24].DATAIN
rcfg_reconfig_to_xcvr[25] => xcvr_reconfig_to_xcvr[25].DATAIN
rcfg_reconfig_to_xcvr[26] => xcvr_reconfig_to_xcvr[26].DATAIN
rcfg_reconfig_to_xcvr[27] => xcvr_reconfig_to_xcvr[27].DATAIN
rcfg_reconfig_to_xcvr[28] => xcvr_reconfig_to_xcvr[28].DATAIN
rcfg_reconfig_to_xcvr[29] => xcvr_reconfig_to_xcvr[29].DATAIN
rcfg_reconfig_to_xcvr[30] => xcvr_reconfig_to_xcvr[30].DATAIN
rcfg_reconfig_to_xcvr[31] => xcvr_reconfig_to_xcvr[31].DATAIN
rcfg_reconfig_to_xcvr[32] => xcvr_reconfig_to_xcvr[32].DATAIN
rcfg_reconfig_to_xcvr[33] => xcvr_reconfig_to_xcvr[33].DATAIN
rcfg_reconfig_to_xcvr[34] => xcvr_reconfig_to_xcvr[34].DATAIN
rcfg_reconfig_to_xcvr[35] => xcvr_reconfig_to_xcvr[35].DATAIN
rcfg_reconfig_to_xcvr[36] => xcvr_reconfig_to_xcvr[36].DATAIN
rcfg_reconfig_to_xcvr[37] => xcvr_reconfig_to_xcvr[37].DATAIN
rcfg_reconfig_to_xcvr[38] => xcvr_reconfig_to_xcvr[38].DATAIN
rcfg_reconfig_to_xcvr[39] => xcvr_reconfig_to_xcvr[39].DATAIN
rcfg_reconfig_to_xcvr[40] => xcvr_reconfig_to_xcvr[40].DATAIN
rcfg_reconfig_to_xcvr[41] => xcvr_reconfig_to_xcvr[41].DATAIN
rcfg_reconfig_to_xcvr[42] => xcvr_reconfig_to_xcvr[42].DATAIN
rcfg_reconfig_to_xcvr[43] => xcvr_reconfig_to_xcvr[43].DATAIN
rcfg_reconfig_to_xcvr[44] => xcvr_reconfig_to_xcvr[114].DATAIN
rcfg_reconfig_to_xcvr[44] => xcvr_reconfig_to_xcvr[44].DATAIN
rcfg_reconfig_to_xcvr[45] => xcvr_reconfig_to_xcvr[115].DATAIN
rcfg_reconfig_to_xcvr[45] => xcvr_reconfig_to_xcvr[45].DATAIN
rcfg_reconfig_to_xcvr[46] => xcvr_reconfig_to_xcvr[46].DATAIN
rcfg_reconfig_to_xcvr[47] => xcvr_reconfig_to_xcvr[47].DATAIN
rcfg_reconfig_to_xcvr[48] => xcvr_reconfig_to_xcvr[48].DATAIN
rcfg_reconfig_to_xcvr[49] => xcvr_reconfig_to_xcvr[49].DATAIN
rcfg_reconfig_to_xcvr[50] => xcvr_reconfig_to_xcvr[50].DATAIN
rcfg_reconfig_to_xcvr[51] => xcvr_reconfig_to_xcvr[51].DATAIN
rcfg_reconfig_to_xcvr[52] => xcvr_reconfig_to_xcvr[52].DATAIN
rcfg_reconfig_to_xcvr[53] => xcvr_reconfig_to_xcvr[53].DATAIN
rcfg_reconfig_to_xcvr[54] => xcvr_reconfig_to_xcvr[54].DATAIN
rcfg_reconfig_to_xcvr[55] => xcvr_reconfig_to_xcvr[55].DATAIN
rcfg_reconfig_to_xcvr[56] => xcvr_reconfig_to_xcvr[56].DATAIN
rcfg_reconfig_to_xcvr[57] => xcvr_reconfig_to_xcvr[57].DATAIN
rcfg_reconfig_to_xcvr[58] => xcvr_reconfig_to_xcvr[58].DATAIN
rcfg_reconfig_to_xcvr[59] => xcvr_reconfig_to_xcvr[59].DATAIN
rcfg_reconfig_to_xcvr[60] => xcvr_reconfig_to_xcvr[60].DATAIN
rcfg_reconfig_to_xcvr[61] => xcvr_reconfig_to_xcvr[61].DATAIN
rcfg_reconfig_to_xcvr[62] => xcvr_reconfig_to_xcvr[62].DATAIN
rcfg_reconfig_to_xcvr[63] => xcvr_reconfig_to_xcvr[63].DATAIN
rcfg_reconfig_to_xcvr[64] => xcvr_reconfig_to_xcvr[64].DATAIN
rcfg_reconfig_to_xcvr[65] => xcvr_reconfig_to_xcvr[65].DATAIN
rcfg_reconfig_to_xcvr[66] => xcvr_reconfig_to_xcvr[66].DATAIN
rcfg_reconfig_to_xcvr[67] => xcvr_reconfig_to_xcvr[67].DATAIN
rcfg_reconfig_to_xcvr[68] => xcvr_reconfig_to_xcvr[68].DATAIN
rcfg_reconfig_to_xcvr[69] => xcvr_reconfig_to_xcvr[69].DATAIN
rcfg_reconfig_to_xcvr[70] => ~NO_FANOUT~
rcfg_reconfig_to_xcvr[71] => ~NO_FANOUT~
rcfg_reconfig_to_xcvr[72] => xcvr_reconfig_to_xcvr[72].DATAIN
rcfg_reconfig_to_xcvr[73] => xcvr_reconfig_to_xcvr[73].DATAIN
rcfg_reconfig_to_xcvr[74] => xcvr_reconfig_to_xcvr[74].DATAIN
rcfg_reconfig_to_xcvr[75] => xcvr_reconfig_to_xcvr[75].DATAIN
rcfg_reconfig_to_xcvr[76] => xcvr_reconfig_to_xcvr[76].DATAIN
rcfg_reconfig_to_xcvr[77] => xcvr_reconfig_to_xcvr[77].DATAIN
rcfg_reconfig_to_xcvr[78] => xcvr_reconfig_to_xcvr[78].DATAIN
rcfg_reconfig_to_xcvr[79] => xcvr_reconfig_to_xcvr[79].DATAIN
rcfg_reconfig_to_xcvr[80] => xcvr_reconfig_to_xcvr[80].DATAIN
rcfg_reconfig_to_xcvr[81] => xcvr_reconfig_to_xcvr[81].DATAIN
rcfg_reconfig_to_xcvr[82] => xcvr_reconfig_to_xcvr[82].DATAIN
rcfg_reconfig_to_xcvr[83] => xcvr_reconfig_to_xcvr[83].DATAIN
rcfg_reconfig_to_xcvr[84] => xcvr_reconfig_to_xcvr[84].DATAIN
rcfg_reconfig_to_xcvr[85] => xcvr_reconfig_to_xcvr[85].DATAIN
rcfg_reconfig_to_xcvr[86] => xcvr_reconfig_to_xcvr[86].DATAIN
rcfg_reconfig_to_xcvr[87] => xcvr_reconfig_to_xcvr[87].DATAIN
rcfg_reconfig_to_xcvr[88] => xcvr_reconfig_to_xcvr[88].DATAIN
rcfg_reconfig_to_xcvr[89] => xcvr_reconfig_to_xcvr[89].DATAIN
rcfg_reconfig_to_xcvr[90] => xcvr_reconfig_to_xcvr[90].DATAIN
rcfg_reconfig_to_xcvr[91] => xcvr_reconfig_to_xcvr[91].DATAIN
rcfg_reconfig_to_xcvr[92] => xcvr_reconfig_to_xcvr[92].DATAIN
rcfg_reconfig_to_xcvr[93] => xcvr_reconfig_to_xcvr[93].DATAIN
rcfg_reconfig_to_xcvr[94] => xcvr_reconfig_to_xcvr[94].DATAIN
rcfg_reconfig_to_xcvr[95] => xcvr_reconfig_to_xcvr[95].DATAIN
rcfg_reconfig_to_xcvr[96] => xcvr_reconfig_to_xcvr[96].DATAIN
rcfg_reconfig_to_xcvr[97] => xcvr_reconfig_to_xcvr[97].DATAIN
rcfg_reconfig_to_xcvr[98] => xcvr_reconfig_to_xcvr[98].DATAIN
rcfg_reconfig_to_xcvr[99] => xcvr_reconfig_to_xcvr[99].DATAIN
rcfg_reconfig_to_xcvr[100] => xcvr_reconfig_to_xcvr[100].DATAIN
rcfg_reconfig_to_xcvr[101] => xcvr_reconfig_to_xcvr[101].DATAIN
rcfg_reconfig_to_xcvr[102] => xcvr_reconfig_to_xcvr[102].DATAIN
rcfg_reconfig_to_xcvr[103] => xcvr_reconfig_to_xcvr[103].DATAIN
rcfg_reconfig_to_xcvr[104] => xcvr_reconfig_to_xcvr[104].DATAIN
rcfg_reconfig_to_xcvr[105] => xcvr_reconfig_to_xcvr[105].DATAIN
rcfg_reconfig_to_xcvr[106] => xcvr_reconfig_to_xcvr[106].DATAIN
rcfg_reconfig_to_xcvr[107] => xcvr_reconfig_to_xcvr[107].DATAIN
rcfg_reconfig_to_xcvr[108] => xcvr_reconfig_to_xcvr[108].DATAIN
rcfg_reconfig_to_xcvr[109] => xcvr_reconfig_to_xcvr[109].DATAIN
rcfg_reconfig_to_xcvr[110] => xcvr_reconfig_to_xcvr[110].DATAIN
rcfg_reconfig_to_xcvr[111] => xcvr_reconfig_to_xcvr[111].DATAIN
rcfg_reconfig_to_xcvr[112] => xcvr_reconfig_to_xcvr[112].DATAIN
rcfg_reconfig_to_xcvr[113] => xcvr_reconfig_to_xcvr[113].DATAIN
rcfg_reconfig_to_xcvr[114] => ~NO_FANOUT~
rcfg_reconfig_to_xcvr[115] => ~NO_FANOUT~
rcfg_reconfig_to_xcvr[116] => xcvr_reconfig_to_xcvr[116].DATAIN
rcfg_reconfig_to_xcvr[117] => xcvr_reconfig_to_xcvr[117].DATAIN
rcfg_reconfig_to_xcvr[118] => xcvr_reconfig_to_xcvr[118].DATAIN
rcfg_reconfig_to_xcvr[119] => xcvr_reconfig_to_xcvr[119].DATAIN
rcfg_reconfig_to_xcvr[120] => xcvr_reconfig_to_xcvr[120].DATAIN
rcfg_reconfig_to_xcvr[121] => xcvr_reconfig_to_xcvr[121].DATAIN
rcfg_reconfig_to_xcvr[122] => xcvr_reconfig_to_xcvr[122].DATAIN
rcfg_reconfig_to_xcvr[123] => xcvr_reconfig_to_xcvr[123].DATAIN
rcfg_reconfig_to_xcvr[124] => xcvr_reconfig_to_xcvr[124].DATAIN
rcfg_reconfig_to_xcvr[125] => xcvr_reconfig_to_xcvr[125].DATAIN
rcfg_reconfig_to_xcvr[126] => xcvr_reconfig_to_xcvr[126].DATAIN
rcfg_reconfig_to_xcvr[127] => xcvr_reconfig_to_xcvr[127].DATAIN
rcfg_reconfig_to_xcvr[128] => xcvr_reconfig_to_xcvr[128].DATAIN
rcfg_reconfig_to_xcvr[129] => xcvr_reconfig_to_xcvr[129].DATAIN
rcfg_reconfig_to_xcvr[130] => xcvr_reconfig_to_xcvr[130].DATAIN
rcfg_reconfig_to_xcvr[131] => xcvr_reconfig_to_xcvr[131].DATAIN
rcfg_reconfig_to_xcvr[132] => xcvr_reconfig_to_xcvr[132].DATAIN
rcfg_reconfig_to_xcvr[133] => xcvr_reconfig_to_xcvr[133].DATAIN
rcfg_reconfig_to_xcvr[134] => xcvr_reconfig_to_xcvr[134].DATAIN
rcfg_reconfig_to_xcvr[135] => xcvr_reconfig_to_xcvr[135].DATAIN
rcfg_reconfig_to_xcvr[136] => xcvr_reconfig_to_xcvr[136].DATAIN
rcfg_reconfig_to_xcvr[137] => xcvr_reconfig_to_xcvr[137].DATAIN
rcfg_reconfig_to_xcvr[138] => xcvr_reconfig_to_xcvr[138].DATAIN
rcfg_reconfig_to_xcvr[139] => xcvr_reconfig_to_xcvr[139].DATAIN
rcfg_reconfig_from_xcvr[0] <= xcvr_reconfig_from_xcvr[0].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[1] <= xcvr_reconfig_from_xcvr[1].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[2] <= xcvr_reconfig_from_xcvr[2].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[3] <= xcvr_reconfig_from_xcvr[3].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[4] <= xcvr_reconfig_from_xcvr[4].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[5] <= xcvr_reconfig_from_xcvr[5].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[6] <= xcvr_reconfig_from_xcvr[6].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[7] <= xcvr_reconfig_from_xcvr[7].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[8] <= xcvr_reconfig_from_xcvr[8].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[9] <= xcvr_reconfig_from_xcvr[9].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[10] <= xcvr_reconfig_from_xcvr[10].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[11] <= xcvr_reconfig_from_xcvr[11].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[12] <= xcvr_reconfig_from_xcvr[12].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[13] <= xcvr_reconfig_from_xcvr[13].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[14] <= xcvr_reconfig_from_xcvr[14].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[15] <= xcvr_reconfig_from_xcvr[15].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[16] <= xcvr_reconfig_from_xcvr[16].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[17] <= xcvr_reconfig_from_xcvr[17].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[18] <= xcvr_reconfig_from_xcvr[18].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[19] <= xcvr_reconfig_from_xcvr[19].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[20] <= xcvr_reconfig_from_xcvr[20].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[21] <= xcvr_reconfig_from_xcvr[21].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[22] <= xcvr_reconfig_from_xcvr[22].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[23] <= xcvr_reconfig_from_xcvr[23].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[24] <= xcvr_reconfig_from_xcvr[24].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[25] <= xcvr_reconfig_from_xcvr[25].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[26] <= xcvr_reconfig_from_xcvr[26].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[27] <= xcvr_reconfig_from_xcvr[27].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[28] <= xcvr_reconfig_from_xcvr[28].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[29] <= xcvr_reconfig_from_xcvr[29].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[30] <= xcvr_reconfig_from_xcvr[30].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[31] <= xcvr_reconfig_from_xcvr[31].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[32] <= xcvr_reconfig_from_xcvr[32].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[33] <= xcvr_reconfig_from_xcvr[33].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[34] <= xcvr_reconfig_from_xcvr[34].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[35] <= xcvr_reconfig_from_xcvr[35].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[36] <= xcvr_reconfig_from_xcvr[36].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[37] <= xcvr_reconfig_from_xcvr[37].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[38] <= xcvr_reconfig_from_xcvr[38].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[39] <= xcvr_reconfig_from_xcvr[39].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[40] <= xcvr_reconfig_from_xcvr[40].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[41] <= xcvr_reconfig_from_xcvr[41].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[42] <= xcvr_reconfig_from_xcvr[42].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[43] <= xcvr_reconfig_from_xcvr[43].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[44] <= xcvr_reconfig_from_xcvr[44].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[45] <= xcvr_reconfig_from_xcvr[45].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[46] <= xcvr_reconfig_from_xcvr[46].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[47] <= xcvr_reconfig_from_xcvr[47].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[48] <= xcvr_reconfig_from_xcvr[48].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[49] <= xcvr_reconfig_from_xcvr[49].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[50] <= xcvr_reconfig_from_xcvr[50].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[51] <= xcvr_reconfig_from_xcvr[51].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[52] <= xcvr_reconfig_from_xcvr[52].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[53] <= xcvr_reconfig_from_xcvr[53].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[54] <= xcvr_reconfig_from_xcvr[54].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[55] <= xcvr_reconfig_from_xcvr[55].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[56] <= xcvr_reconfig_from_xcvr[56].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[57] <= xcvr_reconfig_from_xcvr[57].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[58] <= xcvr_reconfig_from_xcvr[58].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[59] <= xcvr_reconfig_from_xcvr[59].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[60] <= xcvr_reconfig_from_xcvr[60].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[61] <= xcvr_reconfig_from_xcvr[61].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[62] <= xcvr_reconfig_from_xcvr[62].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[63] <= xcvr_reconfig_from_xcvr[63].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[64] <= xcvr_reconfig_from_xcvr[64].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[65] <= xcvr_reconfig_from_xcvr[65].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[66] <= xcvr_reconfig_from_xcvr[66].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[67] <= xcvr_reconfig_from_xcvr[67].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[68] <= xcvr_reconfig_from_xcvr[68].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[69] <= xcvr_reconfig_from_xcvr[69].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[70] <= xcvr_reconfig_from_xcvr[70].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[71] <= xcvr_reconfig_from_xcvr[71].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[72] <= xcvr_reconfig_from_xcvr[72].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[73] <= xcvr_reconfig_from_xcvr[73].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[74] <= xcvr_reconfig_from_xcvr[74].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[75] <= xcvr_reconfig_from_xcvr[75].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[76] <= xcvr_reconfig_from_xcvr[76].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[77] <= xcvr_reconfig_from_xcvr[77].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[78] <= xcvr_reconfig_from_xcvr[78].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[79] <= xcvr_reconfig_from_xcvr[79].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[80] <= xcvr_reconfig_from_xcvr[80].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[81] <= xcvr_reconfig_from_xcvr[81].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[82] <= xcvr_reconfig_from_xcvr[82].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[83] <= xcvr_reconfig_from_xcvr[83].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[84] <= xcvr_reconfig_from_xcvr[84].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[85] <= xcvr_reconfig_from_xcvr[85].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[86] <= xcvr_reconfig_from_xcvr[86].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[87] <= xcvr_reconfig_from_xcvr[87].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[88] <= xcvr_reconfig_from_xcvr[88].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[89] <= xcvr_reconfig_from_xcvr[89].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[90] <= xcvr_reconfig_from_xcvr[90].DB_MAX_OUTPUT_PORT_TYPE
rcfg_reconfig_from_xcvr[91] <= xcvr_reconfig_from_xcvr[91].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[0] <= rcfg_reconfig_to_xcvr[0].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[1] <= rcfg_reconfig_to_xcvr[1].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[2] <= rcfg_reconfig_to_xcvr[2].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[3] <= rcfg_reconfig_to_xcvr[3].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[4] <= rcfg_reconfig_to_xcvr[4].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[5] <= rcfg_reconfig_to_xcvr[5].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[6] <= rcfg_reconfig_to_xcvr[6].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[7] <= rcfg_reconfig_to_xcvr[7].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[8] <= rcfg_reconfig_to_xcvr[8].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[9] <= rcfg_reconfig_to_xcvr[9].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[10] <= rcfg_reconfig_to_xcvr[10].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[11] <= rcfg_reconfig_to_xcvr[11].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[12] <= rcfg_reconfig_to_xcvr[12].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[13] <= rcfg_reconfig_to_xcvr[13].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[14] <= rcfg_reconfig_to_xcvr[14].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[15] <= rcfg_reconfig_to_xcvr[15].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[16] <= rcfg_reconfig_to_xcvr[16].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[17] <= rcfg_reconfig_to_xcvr[17].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[18] <= rcfg_reconfig_to_xcvr[18].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[19] <= rcfg_reconfig_to_xcvr[19].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[20] <= rcfg_reconfig_to_xcvr[20].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[21] <= rcfg_reconfig_to_xcvr[21].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[22] <= rcfg_reconfig_to_xcvr[22].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[23] <= rcfg_reconfig_to_xcvr[23].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[24] <= rcfg_reconfig_to_xcvr[24].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[25] <= rcfg_reconfig_to_xcvr[25].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[26] <= rcfg_reconfig_to_xcvr[26].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[27] <= rcfg_reconfig_to_xcvr[27].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[28] <= rcfg_reconfig_to_xcvr[28].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[29] <= rcfg_reconfig_to_xcvr[29].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[30] <= rcfg_reconfig_to_xcvr[30].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[31] <= rcfg_reconfig_to_xcvr[31].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[32] <= rcfg_reconfig_to_xcvr[32].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[33] <= rcfg_reconfig_to_xcvr[33].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[34] <= rcfg_reconfig_to_xcvr[34].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[35] <= rcfg_reconfig_to_xcvr[35].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[36] <= rcfg_reconfig_to_xcvr[36].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[37] <= rcfg_reconfig_to_xcvr[37].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[38] <= rcfg_reconfig_to_xcvr[38].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[39] <= rcfg_reconfig_to_xcvr[39].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[40] <= rcfg_reconfig_to_xcvr[40].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[41] <= rcfg_reconfig_to_xcvr[41].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[42] <= rcfg_reconfig_to_xcvr[42].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[43] <= rcfg_reconfig_to_xcvr[43].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[44] <= rcfg_reconfig_to_xcvr[44].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[45] <= rcfg_reconfig_to_xcvr[45].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[46] <= rcfg_reconfig_to_xcvr[46].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[47] <= rcfg_reconfig_to_xcvr[47].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[48] <= rcfg_reconfig_to_xcvr[48].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[49] <= rcfg_reconfig_to_xcvr[49].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[50] <= rcfg_reconfig_to_xcvr[50].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[51] <= rcfg_reconfig_to_xcvr[51].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[52] <= rcfg_reconfig_to_xcvr[52].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[53] <= rcfg_reconfig_to_xcvr[53].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[54] <= rcfg_reconfig_to_xcvr[54].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[55] <= rcfg_reconfig_to_xcvr[55].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[56] <= rcfg_reconfig_to_xcvr[56].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[57] <= rcfg_reconfig_to_xcvr[57].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[58] <= rcfg_reconfig_to_xcvr[58].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[59] <= rcfg_reconfig_to_xcvr[59].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[60] <= rcfg_reconfig_to_xcvr[60].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[61] <= rcfg_reconfig_to_xcvr[61].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[62] <= rcfg_reconfig_to_xcvr[62].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[63] <= rcfg_reconfig_to_xcvr[63].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[64] <= rcfg_reconfig_to_xcvr[64].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[65] <= rcfg_reconfig_to_xcvr[65].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[66] <= rcfg_reconfig_to_xcvr[66].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[67] <= rcfg_reconfig_to_xcvr[67].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[68] <= rcfg_reconfig_to_xcvr[68].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[69] <= rcfg_reconfig_to_xcvr[69].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[70] <= rcfg_reconfig_to_xcvr[0].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[71] <= rcfg_reconfig_to_xcvr[1].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[72] <= rcfg_reconfig_to_xcvr[72].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[73] <= rcfg_reconfig_to_xcvr[73].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[74] <= rcfg_reconfig_to_xcvr[74].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[75] <= rcfg_reconfig_to_xcvr[75].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[76] <= rcfg_reconfig_to_xcvr[76].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[77] <= rcfg_reconfig_to_xcvr[77].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[78] <= rcfg_reconfig_to_xcvr[78].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[79] <= rcfg_reconfig_to_xcvr[79].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[80] <= rcfg_reconfig_to_xcvr[80].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[81] <= rcfg_reconfig_to_xcvr[81].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[82] <= rcfg_reconfig_to_xcvr[82].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[83] <= rcfg_reconfig_to_xcvr[83].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[84] <= rcfg_reconfig_to_xcvr[84].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[85] <= rcfg_reconfig_to_xcvr[85].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[86] <= rcfg_reconfig_to_xcvr[86].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[87] <= rcfg_reconfig_to_xcvr[87].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[88] <= rcfg_reconfig_to_xcvr[88].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[89] <= rcfg_reconfig_to_xcvr[89].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[90] <= rcfg_reconfig_to_xcvr[90].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[91] <= rcfg_reconfig_to_xcvr[91].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[92] <= rcfg_reconfig_to_xcvr[92].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[93] <= rcfg_reconfig_to_xcvr[93].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[94] <= rcfg_reconfig_to_xcvr[94].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[95] <= rcfg_reconfig_to_xcvr[95].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[96] <= rcfg_reconfig_to_xcvr[96].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[97] <= rcfg_reconfig_to_xcvr[97].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[98] <= rcfg_reconfig_to_xcvr[98].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[99] <= rcfg_reconfig_to_xcvr[99].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[100] <= rcfg_reconfig_to_xcvr[100].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[101] <= rcfg_reconfig_to_xcvr[101].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[102] <= rcfg_reconfig_to_xcvr[102].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[103] <= rcfg_reconfig_to_xcvr[103].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[104] <= rcfg_reconfig_to_xcvr[104].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[105] <= rcfg_reconfig_to_xcvr[105].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[106] <= rcfg_reconfig_to_xcvr[106].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[107] <= rcfg_reconfig_to_xcvr[107].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[108] <= rcfg_reconfig_to_xcvr[108].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[109] <= rcfg_reconfig_to_xcvr[109].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[110] <= rcfg_reconfig_to_xcvr[110].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[111] <= rcfg_reconfig_to_xcvr[111].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[112] <= rcfg_reconfig_to_xcvr[112].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[113] <= rcfg_reconfig_to_xcvr[113].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[114] <= rcfg_reconfig_to_xcvr[44].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[115] <= rcfg_reconfig_to_xcvr[45].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[116] <= rcfg_reconfig_to_xcvr[116].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[117] <= rcfg_reconfig_to_xcvr[117].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[118] <= rcfg_reconfig_to_xcvr[118].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[119] <= rcfg_reconfig_to_xcvr[119].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[120] <= rcfg_reconfig_to_xcvr[120].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[121] <= rcfg_reconfig_to_xcvr[121].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[122] <= rcfg_reconfig_to_xcvr[122].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[123] <= rcfg_reconfig_to_xcvr[123].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[124] <= rcfg_reconfig_to_xcvr[124].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[125] <= rcfg_reconfig_to_xcvr[125].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[126] <= rcfg_reconfig_to_xcvr[126].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[127] <= rcfg_reconfig_to_xcvr[127].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[128] <= rcfg_reconfig_to_xcvr[128].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[129] <= rcfg_reconfig_to_xcvr[129].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[130] <= rcfg_reconfig_to_xcvr[130].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[131] <= rcfg_reconfig_to_xcvr[131].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[132] <= rcfg_reconfig_to_xcvr[132].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[133] <= rcfg_reconfig_to_xcvr[133].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[134] <= rcfg_reconfig_to_xcvr[134].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[135] <= rcfg_reconfig_to_xcvr[135].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[136] <= rcfg_reconfig_to_xcvr[136].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[137] <= rcfg_reconfig_to_xcvr[137].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[138] <= rcfg_reconfig_to_xcvr[138].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_to_xcvr[139] <= rcfg_reconfig_to_xcvr[139].DB_MAX_OUTPUT_PORT_TYPE
xcvr_reconfig_from_xcvr[0] => rcfg_reconfig_from_xcvr[0].DATAIN
xcvr_reconfig_from_xcvr[1] => rcfg_reconfig_from_xcvr[1].DATAIN
xcvr_reconfig_from_xcvr[2] => rcfg_reconfig_from_xcvr[2].DATAIN
xcvr_reconfig_from_xcvr[3] => rcfg_reconfig_from_xcvr[3].DATAIN
xcvr_reconfig_from_xcvr[4] => rcfg_reconfig_from_xcvr[4].DATAIN
xcvr_reconfig_from_xcvr[5] => rcfg_reconfig_from_xcvr[5].DATAIN
xcvr_reconfig_from_xcvr[6] => rcfg_reconfig_from_xcvr[6].DATAIN
xcvr_reconfig_from_xcvr[7] => rcfg_reconfig_from_xcvr[7].DATAIN
xcvr_reconfig_from_xcvr[8] => rcfg_reconfig_from_xcvr[8].DATAIN
xcvr_reconfig_from_xcvr[9] => rcfg_reconfig_from_xcvr[9].DATAIN
xcvr_reconfig_from_xcvr[10] => rcfg_reconfig_from_xcvr[10].DATAIN
xcvr_reconfig_from_xcvr[11] => rcfg_reconfig_from_xcvr[11].DATAIN
xcvr_reconfig_from_xcvr[12] => rcfg_reconfig_from_xcvr[12].DATAIN
xcvr_reconfig_from_xcvr[13] => rcfg_reconfig_from_xcvr[13].DATAIN
xcvr_reconfig_from_xcvr[14] => rcfg_reconfig_from_xcvr[14].DATAIN
xcvr_reconfig_from_xcvr[15] => rcfg_reconfig_from_xcvr[15].DATAIN
xcvr_reconfig_from_xcvr[16] => rcfg_reconfig_from_xcvr[16].DATAIN
xcvr_reconfig_from_xcvr[17] => rcfg_reconfig_from_xcvr[17].DATAIN
xcvr_reconfig_from_xcvr[18] => rcfg_reconfig_from_xcvr[18].DATAIN
xcvr_reconfig_from_xcvr[19] => rcfg_reconfig_from_xcvr[19].DATAIN
xcvr_reconfig_from_xcvr[20] => rcfg_reconfig_from_xcvr[20].DATAIN
xcvr_reconfig_from_xcvr[21] => rcfg_reconfig_from_xcvr[21].DATAIN
xcvr_reconfig_from_xcvr[22] => rcfg_reconfig_from_xcvr[22].DATAIN
xcvr_reconfig_from_xcvr[23] => rcfg_reconfig_from_xcvr[23].DATAIN
xcvr_reconfig_from_xcvr[24] => rcfg_reconfig_from_xcvr[24].DATAIN
xcvr_reconfig_from_xcvr[25] => rcfg_reconfig_from_xcvr[25].DATAIN
xcvr_reconfig_from_xcvr[26] => rcfg_reconfig_from_xcvr[26].DATAIN
xcvr_reconfig_from_xcvr[27] => rcfg_reconfig_from_xcvr[27].DATAIN
xcvr_reconfig_from_xcvr[28] => rcfg_reconfig_from_xcvr[28].DATAIN
xcvr_reconfig_from_xcvr[29] => rcfg_reconfig_from_xcvr[29].DATAIN
xcvr_reconfig_from_xcvr[30] => rcfg_reconfig_from_xcvr[30].DATAIN
xcvr_reconfig_from_xcvr[31] => rcfg_reconfig_from_xcvr[31].DATAIN
xcvr_reconfig_from_xcvr[32] => rcfg_reconfig_from_xcvr[32].DATAIN
xcvr_reconfig_from_xcvr[33] => rcfg_reconfig_from_xcvr[33].DATAIN
xcvr_reconfig_from_xcvr[34] => rcfg_reconfig_from_xcvr[34].DATAIN
xcvr_reconfig_from_xcvr[35] => rcfg_reconfig_from_xcvr[35].DATAIN
xcvr_reconfig_from_xcvr[36] => rcfg_reconfig_from_xcvr[36].DATAIN
xcvr_reconfig_from_xcvr[37] => rcfg_reconfig_from_xcvr[37].DATAIN
xcvr_reconfig_from_xcvr[38] => rcfg_reconfig_from_xcvr[38].DATAIN
xcvr_reconfig_from_xcvr[39] => rcfg_reconfig_from_xcvr[39].DATAIN
xcvr_reconfig_from_xcvr[40] => rcfg_reconfig_from_xcvr[40].DATAIN
xcvr_reconfig_from_xcvr[41] => rcfg_reconfig_from_xcvr[41].DATAIN
xcvr_reconfig_from_xcvr[42] => rcfg_reconfig_from_xcvr[42].DATAIN
xcvr_reconfig_from_xcvr[43] => rcfg_reconfig_from_xcvr[43].DATAIN
xcvr_reconfig_from_xcvr[44] => rcfg_reconfig_from_xcvr[44].DATAIN
xcvr_reconfig_from_xcvr[45] => rcfg_reconfig_from_xcvr[45].DATAIN
xcvr_reconfig_from_xcvr[46] => rcfg_reconfig_from_xcvr[46].DATAIN
xcvr_reconfig_from_xcvr[47] => rcfg_reconfig_from_xcvr[47].DATAIN
xcvr_reconfig_from_xcvr[48] => rcfg_reconfig_from_xcvr[48].DATAIN
xcvr_reconfig_from_xcvr[49] => rcfg_reconfig_from_xcvr[49].DATAIN
xcvr_reconfig_from_xcvr[50] => rcfg_reconfig_from_xcvr[50].DATAIN
xcvr_reconfig_from_xcvr[51] => rcfg_reconfig_from_xcvr[51].DATAIN
xcvr_reconfig_from_xcvr[52] => rcfg_reconfig_from_xcvr[52].DATAIN
xcvr_reconfig_from_xcvr[53] => rcfg_reconfig_from_xcvr[53].DATAIN
xcvr_reconfig_from_xcvr[54] => rcfg_reconfig_from_xcvr[54].DATAIN
xcvr_reconfig_from_xcvr[55] => rcfg_reconfig_from_xcvr[55].DATAIN
xcvr_reconfig_from_xcvr[56] => rcfg_reconfig_from_xcvr[56].DATAIN
xcvr_reconfig_from_xcvr[57] => rcfg_reconfig_from_xcvr[57].DATAIN
xcvr_reconfig_from_xcvr[58] => rcfg_reconfig_from_xcvr[58].DATAIN
xcvr_reconfig_from_xcvr[59] => rcfg_reconfig_from_xcvr[59].DATAIN
xcvr_reconfig_from_xcvr[60] => rcfg_reconfig_from_xcvr[60].DATAIN
xcvr_reconfig_from_xcvr[61] => rcfg_reconfig_from_xcvr[61].DATAIN
xcvr_reconfig_from_xcvr[62] => rcfg_reconfig_from_xcvr[62].DATAIN
xcvr_reconfig_from_xcvr[63] => rcfg_reconfig_from_xcvr[63].DATAIN
xcvr_reconfig_from_xcvr[64] => rcfg_reconfig_from_xcvr[64].DATAIN
xcvr_reconfig_from_xcvr[65] => rcfg_reconfig_from_xcvr[65].DATAIN
xcvr_reconfig_from_xcvr[66] => rcfg_reconfig_from_xcvr[66].DATAIN
xcvr_reconfig_from_xcvr[67] => rcfg_reconfig_from_xcvr[67].DATAIN
xcvr_reconfig_from_xcvr[68] => rcfg_reconfig_from_xcvr[68].DATAIN
xcvr_reconfig_from_xcvr[69] => rcfg_reconfig_from_xcvr[69].DATAIN
xcvr_reconfig_from_xcvr[70] => rcfg_reconfig_from_xcvr[70].DATAIN
xcvr_reconfig_from_xcvr[71] => rcfg_reconfig_from_xcvr[71].DATAIN
xcvr_reconfig_from_xcvr[72] => rcfg_reconfig_from_xcvr[72].DATAIN
xcvr_reconfig_from_xcvr[73] => rcfg_reconfig_from_xcvr[73].DATAIN
xcvr_reconfig_from_xcvr[74] => rcfg_reconfig_from_xcvr[74].DATAIN
xcvr_reconfig_from_xcvr[75] => rcfg_reconfig_from_xcvr[75].DATAIN
xcvr_reconfig_from_xcvr[76] => rcfg_reconfig_from_xcvr[76].DATAIN
xcvr_reconfig_from_xcvr[77] => rcfg_reconfig_from_xcvr[77].DATAIN
xcvr_reconfig_from_xcvr[78] => rcfg_reconfig_from_xcvr[78].DATAIN
xcvr_reconfig_from_xcvr[79] => rcfg_reconfig_from_xcvr[79].DATAIN
xcvr_reconfig_from_xcvr[80] => rcfg_reconfig_from_xcvr[80].DATAIN
xcvr_reconfig_from_xcvr[81] => rcfg_reconfig_from_xcvr[81].DATAIN
xcvr_reconfig_from_xcvr[82] => rcfg_reconfig_from_xcvr[82].DATAIN
xcvr_reconfig_from_xcvr[83] => rcfg_reconfig_from_xcvr[83].DATAIN
xcvr_reconfig_from_xcvr[84] => rcfg_reconfig_from_xcvr[84].DATAIN
xcvr_reconfig_from_xcvr[85] => rcfg_reconfig_from_xcvr[85].DATAIN
xcvr_reconfig_from_xcvr[86] => rcfg_reconfig_from_xcvr[86].DATAIN
xcvr_reconfig_from_xcvr[87] => rcfg_reconfig_from_xcvr[87].DATAIN
xcvr_reconfig_from_xcvr[88] => rcfg_reconfig_from_xcvr[88].DATAIN
xcvr_reconfig_from_xcvr[89] => rcfg_reconfig_from_xcvr[89].DATAIN
xcvr_reconfig_from_xcvr[90] => rcfg_reconfig_from_xcvr[90].DATAIN
xcvr_reconfig_from_xcvr[91] => rcfg_reconfig_from_xcvr[91].DATAIN


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0
reconfig_busy <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_busy
mgmt_clk_clk => alt_xcvr_reconfig:tx_reconfig_inst.mgmt_clk_clk
mgmt_rst_reset => alt_xcvr_reconfig:tx_reconfig_inst.mgmt_rst_reset
reconfig_mgmt_address[0] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_address[0]
reconfig_mgmt_address[1] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_address[1]
reconfig_mgmt_address[2] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_address[2]
reconfig_mgmt_address[3] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_address[3]
reconfig_mgmt_address[4] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_address[4]
reconfig_mgmt_address[5] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_address[5]
reconfig_mgmt_address[6] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_address[6]
reconfig_mgmt_read => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_read
reconfig_mgmt_readdata[0] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[0]
reconfig_mgmt_readdata[1] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[1]
reconfig_mgmt_readdata[2] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[2]
reconfig_mgmt_readdata[3] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[3]
reconfig_mgmt_readdata[4] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[4]
reconfig_mgmt_readdata[5] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[5]
reconfig_mgmt_readdata[6] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[6]
reconfig_mgmt_readdata[7] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[7]
reconfig_mgmt_readdata[8] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[8]
reconfig_mgmt_readdata[9] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[9]
reconfig_mgmt_readdata[10] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[10]
reconfig_mgmt_readdata[11] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[11]
reconfig_mgmt_readdata[12] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[12]
reconfig_mgmt_readdata[13] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[13]
reconfig_mgmt_readdata[14] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[14]
reconfig_mgmt_readdata[15] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[15]
reconfig_mgmt_readdata[16] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[16]
reconfig_mgmt_readdata[17] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[17]
reconfig_mgmt_readdata[18] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[18]
reconfig_mgmt_readdata[19] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[19]
reconfig_mgmt_readdata[20] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[20]
reconfig_mgmt_readdata[21] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[21]
reconfig_mgmt_readdata[22] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[22]
reconfig_mgmt_readdata[23] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[23]
reconfig_mgmt_readdata[24] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[24]
reconfig_mgmt_readdata[25] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[25]
reconfig_mgmt_readdata[26] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[26]
reconfig_mgmt_readdata[27] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[27]
reconfig_mgmt_readdata[28] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[28]
reconfig_mgmt_readdata[29] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[29]
reconfig_mgmt_readdata[30] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[30]
reconfig_mgmt_readdata[31] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_readdata[31]
reconfig_mgmt_waitrequest <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_waitrequest
reconfig_mgmt_write => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_write
reconfig_mgmt_writedata[0] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[0]
reconfig_mgmt_writedata[1] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[1]
reconfig_mgmt_writedata[2] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[2]
reconfig_mgmt_writedata[3] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[3]
reconfig_mgmt_writedata[4] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[4]
reconfig_mgmt_writedata[5] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[5]
reconfig_mgmt_writedata[6] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[6]
reconfig_mgmt_writedata[7] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[7]
reconfig_mgmt_writedata[8] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[8]
reconfig_mgmt_writedata[9] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[9]
reconfig_mgmt_writedata[10] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[10]
reconfig_mgmt_writedata[11] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[11]
reconfig_mgmt_writedata[12] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[12]
reconfig_mgmt_writedata[13] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[13]
reconfig_mgmt_writedata[14] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[14]
reconfig_mgmt_writedata[15] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[15]
reconfig_mgmt_writedata[16] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[16]
reconfig_mgmt_writedata[17] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[17]
reconfig_mgmt_writedata[18] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[18]
reconfig_mgmt_writedata[19] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[19]
reconfig_mgmt_writedata[20] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[20]
reconfig_mgmt_writedata[21] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[21]
reconfig_mgmt_writedata[22] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[22]
reconfig_mgmt_writedata[23] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[23]
reconfig_mgmt_writedata[24] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[24]
reconfig_mgmt_writedata[25] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[25]
reconfig_mgmt_writedata[26] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[26]
reconfig_mgmt_writedata[27] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[27]
reconfig_mgmt_writedata[28] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[28]
reconfig_mgmt_writedata[29] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[29]
reconfig_mgmt_writedata[30] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[30]
reconfig_mgmt_writedata[31] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_mgmt_writedata[31]
reconfig_to_xcvr[0] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[0]
reconfig_to_xcvr[1] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[1]
reconfig_to_xcvr[2] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[2]
reconfig_to_xcvr[3] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[3]
reconfig_to_xcvr[4] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[4]
reconfig_to_xcvr[5] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[5]
reconfig_to_xcvr[6] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[6]
reconfig_to_xcvr[7] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[7]
reconfig_to_xcvr[8] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[8]
reconfig_to_xcvr[9] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[9]
reconfig_to_xcvr[10] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[10]
reconfig_to_xcvr[11] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[11]
reconfig_to_xcvr[12] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[12]
reconfig_to_xcvr[13] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[13]
reconfig_to_xcvr[14] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[14]
reconfig_to_xcvr[15] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[15]
reconfig_to_xcvr[16] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[16]
reconfig_to_xcvr[17] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[17]
reconfig_to_xcvr[18] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[18]
reconfig_to_xcvr[19] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[19]
reconfig_to_xcvr[20] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[20]
reconfig_to_xcvr[21] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[21]
reconfig_to_xcvr[22] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[22]
reconfig_to_xcvr[23] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[23]
reconfig_to_xcvr[24] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[24]
reconfig_to_xcvr[25] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[25]
reconfig_to_xcvr[26] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[26]
reconfig_to_xcvr[27] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[27]
reconfig_to_xcvr[28] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[28]
reconfig_to_xcvr[29] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[29]
reconfig_to_xcvr[30] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[30]
reconfig_to_xcvr[31] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[31]
reconfig_to_xcvr[32] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[32]
reconfig_to_xcvr[33] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[33]
reconfig_to_xcvr[34] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[34]
reconfig_to_xcvr[35] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[35]
reconfig_to_xcvr[36] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[36]
reconfig_to_xcvr[37] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[37]
reconfig_to_xcvr[38] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[38]
reconfig_to_xcvr[39] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[39]
reconfig_to_xcvr[40] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[40]
reconfig_to_xcvr[41] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[41]
reconfig_to_xcvr[42] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[42]
reconfig_to_xcvr[43] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[43]
reconfig_to_xcvr[44] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[44]
reconfig_to_xcvr[45] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[45]
reconfig_to_xcvr[46] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[46]
reconfig_to_xcvr[47] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[47]
reconfig_to_xcvr[48] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[48]
reconfig_to_xcvr[49] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[49]
reconfig_to_xcvr[50] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[50]
reconfig_to_xcvr[51] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[51]
reconfig_to_xcvr[52] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[52]
reconfig_to_xcvr[53] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[53]
reconfig_to_xcvr[54] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[54]
reconfig_to_xcvr[55] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[55]
reconfig_to_xcvr[56] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[56]
reconfig_to_xcvr[57] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[57]
reconfig_to_xcvr[58] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[58]
reconfig_to_xcvr[59] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[59]
reconfig_to_xcvr[60] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[60]
reconfig_to_xcvr[61] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[61]
reconfig_to_xcvr[62] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[62]
reconfig_to_xcvr[63] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[63]
reconfig_to_xcvr[64] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[64]
reconfig_to_xcvr[65] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[65]
reconfig_to_xcvr[66] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[66]
reconfig_to_xcvr[67] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[67]
reconfig_to_xcvr[68] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[68]
reconfig_to_xcvr[69] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[69]
reconfig_to_xcvr[70] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[70]
reconfig_to_xcvr[71] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[71]
reconfig_to_xcvr[72] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[72]
reconfig_to_xcvr[73] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[73]
reconfig_to_xcvr[74] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[74]
reconfig_to_xcvr[75] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[75]
reconfig_to_xcvr[76] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[76]
reconfig_to_xcvr[77] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[77]
reconfig_to_xcvr[78] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[78]
reconfig_to_xcvr[79] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[79]
reconfig_to_xcvr[80] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[80]
reconfig_to_xcvr[81] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[81]
reconfig_to_xcvr[82] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[82]
reconfig_to_xcvr[83] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[83]
reconfig_to_xcvr[84] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[84]
reconfig_to_xcvr[85] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[85]
reconfig_to_xcvr[86] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[86]
reconfig_to_xcvr[87] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[87]
reconfig_to_xcvr[88] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[88]
reconfig_to_xcvr[89] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[89]
reconfig_to_xcvr[90] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[90]
reconfig_to_xcvr[91] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[91]
reconfig_to_xcvr[92] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[92]
reconfig_to_xcvr[93] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[93]
reconfig_to_xcvr[94] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[94]
reconfig_to_xcvr[95] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[95]
reconfig_to_xcvr[96] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[96]
reconfig_to_xcvr[97] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[97]
reconfig_to_xcvr[98] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[98]
reconfig_to_xcvr[99] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[99]
reconfig_to_xcvr[100] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[100]
reconfig_to_xcvr[101] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[101]
reconfig_to_xcvr[102] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[102]
reconfig_to_xcvr[103] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[103]
reconfig_to_xcvr[104] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[104]
reconfig_to_xcvr[105] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[105]
reconfig_to_xcvr[106] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[106]
reconfig_to_xcvr[107] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[107]
reconfig_to_xcvr[108] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[108]
reconfig_to_xcvr[109] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[109]
reconfig_to_xcvr[110] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[110]
reconfig_to_xcvr[111] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[111]
reconfig_to_xcvr[112] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[112]
reconfig_to_xcvr[113] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[113]
reconfig_to_xcvr[114] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[114]
reconfig_to_xcvr[115] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[115]
reconfig_to_xcvr[116] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[116]
reconfig_to_xcvr[117] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[117]
reconfig_to_xcvr[118] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[118]
reconfig_to_xcvr[119] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[119]
reconfig_to_xcvr[120] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[120]
reconfig_to_xcvr[121] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[121]
reconfig_to_xcvr[122] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[122]
reconfig_to_xcvr[123] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[123]
reconfig_to_xcvr[124] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[124]
reconfig_to_xcvr[125] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[125]
reconfig_to_xcvr[126] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[126]
reconfig_to_xcvr[127] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[127]
reconfig_to_xcvr[128] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[128]
reconfig_to_xcvr[129] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[129]
reconfig_to_xcvr[130] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[130]
reconfig_to_xcvr[131] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[131]
reconfig_to_xcvr[132] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[132]
reconfig_to_xcvr[133] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[133]
reconfig_to_xcvr[134] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[134]
reconfig_to_xcvr[135] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[135]
reconfig_to_xcvr[136] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[136]
reconfig_to_xcvr[137] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[137]
reconfig_to_xcvr[138] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[138]
reconfig_to_xcvr[139] <= alt_xcvr_reconfig:tx_reconfig_inst.reconfig_to_xcvr[139]
reconfig_from_xcvr[0] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[0]
reconfig_from_xcvr[1] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[1]
reconfig_from_xcvr[2] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[2]
reconfig_from_xcvr[3] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[3]
reconfig_from_xcvr[4] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[4]
reconfig_from_xcvr[5] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[5]
reconfig_from_xcvr[6] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[6]
reconfig_from_xcvr[7] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[7]
reconfig_from_xcvr[8] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[8]
reconfig_from_xcvr[9] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[9]
reconfig_from_xcvr[10] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[10]
reconfig_from_xcvr[11] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[11]
reconfig_from_xcvr[12] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[12]
reconfig_from_xcvr[13] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[13]
reconfig_from_xcvr[14] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[14]
reconfig_from_xcvr[15] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[15]
reconfig_from_xcvr[16] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[16]
reconfig_from_xcvr[17] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[17]
reconfig_from_xcvr[18] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[18]
reconfig_from_xcvr[19] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[19]
reconfig_from_xcvr[20] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[20]
reconfig_from_xcvr[21] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[21]
reconfig_from_xcvr[22] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[22]
reconfig_from_xcvr[23] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[23]
reconfig_from_xcvr[24] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[24]
reconfig_from_xcvr[25] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[25]
reconfig_from_xcvr[26] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[26]
reconfig_from_xcvr[27] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[27]
reconfig_from_xcvr[28] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[28]
reconfig_from_xcvr[29] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[29]
reconfig_from_xcvr[30] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[30]
reconfig_from_xcvr[31] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[31]
reconfig_from_xcvr[32] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[32]
reconfig_from_xcvr[33] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[33]
reconfig_from_xcvr[34] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[34]
reconfig_from_xcvr[35] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[35]
reconfig_from_xcvr[36] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[36]
reconfig_from_xcvr[37] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[37]
reconfig_from_xcvr[38] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[38]
reconfig_from_xcvr[39] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[39]
reconfig_from_xcvr[40] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[40]
reconfig_from_xcvr[41] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[41]
reconfig_from_xcvr[42] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[42]
reconfig_from_xcvr[43] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[43]
reconfig_from_xcvr[44] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[44]
reconfig_from_xcvr[45] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[45]
reconfig_from_xcvr[46] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[46]
reconfig_from_xcvr[47] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[47]
reconfig_from_xcvr[48] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[48]
reconfig_from_xcvr[49] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[49]
reconfig_from_xcvr[50] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[50]
reconfig_from_xcvr[51] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[51]
reconfig_from_xcvr[52] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[52]
reconfig_from_xcvr[53] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[53]
reconfig_from_xcvr[54] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[54]
reconfig_from_xcvr[55] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[55]
reconfig_from_xcvr[56] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[56]
reconfig_from_xcvr[57] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[57]
reconfig_from_xcvr[58] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[58]
reconfig_from_xcvr[59] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[59]
reconfig_from_xcvr[60] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[60]
reconfig_from_xcvr[61] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[61]
reconfig_from_xcvr[62] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[62]
reconfig_from_xcvr[63] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[63]
reconfig_from_xcvr[64] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[64]
reconfig_from_xcvr[65] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[65]
reconfig_from_xcvr[66] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[66]
reconfig_from_xcvr[67] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[67]
reconfig_from_xcvr[68] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[68]
reconfig_from_xcvr[69] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[69]
reconfig_from_xcvr[70] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[70]
reconfig_from_xcvr[71] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[71]
reconfig_from_xcvr[72] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[72]
reconfig_from_xcvr[73] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[73]
reconfig_from_xcvr[74] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[74]
reconfig_from_xcvr[75] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[75]
reconfig_from_xcvr[76] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[76]
reconfig_from_xcvr[77] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[77]
reconfig_from_xcvr[78] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[78]
reconfig_from_xcvr[79] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[79]
reconfig_from_xcvr[80] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[80]
reconfig_from_xcvr[81] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[81]
reconfig_from_xcvr[82] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[82]
reconfig_from_xcvr[83] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[83]
reconfig_from_xcvr[84] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[84]
reconfig_from_xcvr[85] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[85]
reconfig_from_xcvr[86] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[86]
reconfig_from_xcvr[87] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[87]
reconfig_from_xcvr[88] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[88]
reconfig_from_xcvr[89] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[89]
reconfig_from_xcvr[90] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[90]
reconfig_from_xcvr[91] => alt_xcvr_reconfig:tx_reconfig_inst.reconfig_from_xcvr[91]


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst
mgmt_clk_clk => mgmt_clk_clk.IN7
mgmt_rst_reset => mgmt_rst_reset.IN1
reconfig_mgmt_address[0] => reconfig_mgmt_address[0].IN3
reconfig_mgmt_address[1] => reconfig_mgmt_address[1].IN3
reconfig_mgmt_address[2] => reconfig_mgmt_address[2].IN3
reconfig_mgmt_address[3] => Equal0.IN31
reconfig_mgmt_address[3] => Equal1.IN0
reconfig_mgmt_address[3] => Equal2.IN31
reconfig_mgmt_address[4] => Equal0.IN30
reconfig_mgmt_address[4] => Equal1.IN31
reconfig_mgmt_address[4] => Equal2.IN30
reconfig_mgmt_address[5] => Equal0.IN29
reconfig_mgmt_address[5] => Equal1.IN30
reconfig_mgmt_address[5] => Equal2.IN0
reconfig_mgmt_address[6] => Equal0.IN28
reconfig_mgmt_address[6] => Equal1.IN29
reconfig_mgmt_address[6] => Equal2.IN29
reconfig_mgmt_waitrequest <= wmgmt_waitrequest[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_read => comb.IN1
reconfig_mgmt_read => comb.IN1
reconfig_mgmt_read => comb.IN1
reconfig_mgmt_readdata[0] <= wmgmt_readdata[4][0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[1] <= wmgmt_readdata[4][1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[2] <= wmgmt_readdata[4][2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[3] <= wmgmt_readdata[4][3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[4] <= wmgmt_readdata[4][4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[5] <= wmgmt_readdata[4][5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[6] <= wmgmt_readdata[4][6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[7] <= wmgmt_readdata[4][7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[8] <= reconfig_mgmt_readdata.DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[9] <= wmgmt_readdata[4][9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[10] <= wmgmt_readdata[4][10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[11] <= wmgmt_readdata[4][11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[12] <= wmgmt_readdata[4][12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[13] <= wmgmt_readdata[4][13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[14] <= wmgmt_readdata[4][14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[15] <= wmgmt_readdata[4][15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[16] <= wmgmt_readdata[4][16].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[17] <= wmgmt_readdata[4][17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[18] <= wmgmt_readdata[4][18].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[19] <= wmgmt_readdata[4][19].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[20] <= wmgmt_readdata[4][20].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[21] <= wmgmt_readdata[4][21].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[22] <= wmgmt_readdata[4][22].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[23] <= wmgmt_readdata[4][23].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[24] <= wmgmt_readdata[4][24].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[25] <= wmgmt_readdata[4][25].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[26] <= wmgmt_readdata[4][26].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[27] <= wmgmt_readdata[4][27].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[28] <= wmgmt_readdata[4][28].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[29] <= wmgmt_readdata[4][29].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[30] <= wmgmt_readdata[4][30].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_readdata[31] <= wmgmt_readdata[4][31].DB_MAX_OUTPUT_PORT_TYPE
reconfig_mgmt_write => comb.IN1
reconfig_mgmt_write => comb.IN1
reconfig_mgmt_write => comb.IN1
reconfig_mgmt_writedata[0] => reconfig_mgmt_writedata[0].IN3
reconfig_mgmt_writedata[1] => reconfig_mgmt_writedata[1].IN3
reconfig_mgmt_writedata[2] => reconfig_mgmt_writedata[2].IN3
reconfig_mgmt_writedata[3] => reconfig_mgmt_writedata[3].IN3
reconfig_mgmt_writedata[4] => reconfig_mgmt_writedata[4].IN3
reconfig_mgmt_writedata[5] => reconfig_mgmt_writedata[5].IN3
reconfig_mgmt_writedata[6] => reconfig_mgmt_writedata[6].IN3
reconfig_mgmt_writedata[7] => reconfig_mgmt_writedata[7].IN3
reconfig_mgmt_writedata[8] => reconfig_mgmt_writedata[8].IN3
reconfig_mgmt_writedata[9] => reconfig_mgmt_writedata[9].IN3
reconfig_mgmt_writedata[10] => reconfig_mgmt_writedata[10].IN3
reconfig_mgmt_writedata[11] => reconfig_mgmt_writedata[11].IN3
reconfig_mgmt_writedata[12] => reconfig_mgmt_writedata[12].IN3
reconfig_mgmt_writedata[13] => reconfig_mgmt_writedata[13].IN3
reconfig_mgmt_writedata[14] => reconfig_mgmt_writedata[14].IN3
reconfig_mgmt_writedata[15] => reconfig_mgmt_writedata[15].IN3
reconfig_mgmt_writedata[16] => reconfig_mgmt_writedata[16].IN3
reconfig_mgmt_writedata[17] => reconfig_mgmt_writedata[17].IN3
reconfig_mgmt_writedata[18] => reconfig_mgmt_writedata[18].IN3
reconfig_mgmt_writedata[19] => reconfig_mgmt_writedata[19].IN3
reconfig_mgmt_writedata[20] => reconfig_mgmt_writedata[20].IN3
reconfig_mgmt_writedata[21] => reconfig_mgmt_writedata[21].IN3
reconfig_mgmt_writedata[22] => reconfig_mgmt_writedata[22].IN3
reconfig_mgmt_writedata[23] => reconfig_mgmt_writedata[23].IN3
reconfig_mgmt_writedata[24] => reconfig_mgmt_writedata[24].IN3
reconfig_mgmt_writedata[25] => reconfig_mgmt_writedata[25].IN3
reconfig_mgmt_writedata[26] => reconfig_mgmt_writedata[26].IN3
reconfig_mgmt_writedata[27] => reconfig_mgmt_writedata[27].IN3
reconfig_mgmt_writedata[28] => reconfig_mgmt_writedata[28].IN3
reconfig_mgmt_writedata[29] => reconfig_mgmt_writedata[29].IN3
reconfig_mgmt_writedata[30] => reconfig_mgmt_writedata[30].IN3
reconfig_mgmt_writedata[31] => reconfig_mgmt_writedata[31].IN3
reconfig_busy <= alt_xcvr_reconfig_cal_seq:cal_seq.reconfig_busy
cal_busy_in => cal_busy_in.IN1
tx_cal_busy <= tx_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy <= rx_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
reconfig_mif_address[0] <= <GND>
reconfig_mif_address[1] <= <GND>
reconfig_mif_address[2] <= <GND>
reconfig_mif_address[3] <= <GND>
reconfig_mif_address[4] <= <GND>
reconfig_mif_address[5] <= <GND>
reconfig_mif_address[6] <= <GND>
reconfig_mif_address[7] <= <GND>
reconfig_mif_address[8] <= <GND>
reconfig_mif_address[9] <= <GND>
reconfig_mif_address[10] <= <GND>
reconfig_mif_address[11] <= <GND>
reconfig_mif_address[12] <= <GND>
reconfig_mif_address[13] <= <GND>
reconfig_mif_address[14] <= <GND>
reconfig_mif_address[15] <= <GND>
reconfig_mif_address[16] <= <GND>
reconfig_mif_address[17] <= <GND>
reconfig_mif_address[18] <= <GND>
reconfig_mif_address[19] <= <GND>
reconfig_mif_address[20] <= <GND>
reconfig_mif_address[21] <= <GND>
reconfig_mif_address[22] <= <GND>
reconfig_mif_address[23] <= <GND>
reconfig_mif_address[24] <= <GND>
reconfig_mif_address[25] <= <GND>
reconfig_mif_address[26] <= <GND>
reconfig_mif_address[27] <= <GND>
reconfig_mif_address[28] <= <GND>
reconfig_mif_address[29] <= <GND>
reconfig_mif_address[30] <= <GND>
reconfig_mif_address[31] <= <GND>
reconfig_mif_read <= <GND>
reconfig_mif_waitrequest => ~NO_FANOUT~
reconfig_mif_readdata[0] => ~NO_FANOUT~
reconfig_mif_readdata[1] => ~NO_FANOUT~
reconfig_mif_readdata[2] => ~NO_FANOUT~
reconfig_mif_readdata[3] => ~NO_FANOUT~
reconfig_mif_readdata[4] => ~NO_FANOUT~
reconfig_mif_readdata[5] => ~NO_FANOUT~
reconfig_mif_readdata[6] => ~NO_FANOUT~
reconfig_mif_readdata[7] => ~NO_FANOUT~
reconfig_mif_readdata[8] => ~NO_FANOUT~
reconfig_mif_readdata[9] => ~NO_FANOUT~
reconfig_mif_readdata[10] => ~NO_FANOUT~
reconfig_mif_readdata[11] => ~NO_FANOUT~
reconfig_mif_readdata[12] => ~NO_FANOUT~
reconfig_mif_readdata[13] => ~NO_FANOUT~
reconfig_mif_readdata[14] => ~NO_FANOUT~
reconfig_mif_readdata[15] => ~NO_FANOUT~
reconfig_to_xcvr[0] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[1] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[2] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[3] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[4] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[5] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[6] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[7] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[8] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[9] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[10] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[11] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[12] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[13] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[14] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[15] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[16] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[17] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[18] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[19] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[20] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[21] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[22] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[23] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[24] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[25] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[26] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[27] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[28] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[29] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[30] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[31] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[32] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[33] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[34] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[35] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[36] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[37] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[38] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[39] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[40] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[41] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[42] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[43] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[44] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[45] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[46] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[47] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[48] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[49] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[50] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[51] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[52] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[53] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[54] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[55] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[56] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[57] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[58] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[59] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[60] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[61] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[62] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[63] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[64] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[65] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[66] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[67] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[68] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[69] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[70] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[71] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[72] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[73] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[74] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[75] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[76] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[77] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[78] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[79] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[80] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[81] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[82] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[83] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[84] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[85] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[86] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[87] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[88] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[89] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[90] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[91] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[92] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[93] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[94] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[95] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[96] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[97] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[98] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[99] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[100] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[101] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[102] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[103] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[104] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[105] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[106] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[107] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[108] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[109] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[110] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[111] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[112] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[113] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[114] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[115] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[116] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[117] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[118] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[119] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[120] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[121] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[122] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[123] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[124] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[125] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[126] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[127] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[128] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[129] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[130] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[131] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[132] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[133] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[134] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[135] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[136] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[137] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[138] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_to_xcvr[139] <= alt_xcvr_reconfig_basic:basic.reconfig_to_xcvr
reconfig_from_xcvr[0] => reconfig_from_xcvr[0].IN1
reconfig_from_xcvr[1] => reconfig_from_xcvr[1].IN1
reconfig_from_xcvr[2] => reconfig_from_xcvr[2].IN1
reconfig_from_xcvr[3] => reconfig_from_xcvr[3].IN1
reconfig_from_xcvr[4] => reconfig_from_xcvr[4].IN1
reconfig_from_xcvr[5] => reconfig_from_xcvr[5].IN1
reconfig_from_xcvr[6] => reconfig_from_xcvr[6].IN1
reconfig_from_xcvr[7] => reconfig_from_xcvr[7].IN1
reconfig_from_xcvr[8] => reconfig_from_xcvr[8].IN1
reconfig_from_xcvr[9] => reconfig_from_xcvr[9].IN1
reconfig_from_xcvr[10] => reconfig_from_xcvr[10].IN1
reconfig_from_xcvr[11] => reconfig_from_xcvr[11].IN1
reconfig_from_xcvr[12] => reconfig_from_xcvr[12].IN1
reconfig_from_xcvr[13] => reconfig_from_xcvr[13].IN1
reconfig_from_xcvr[14] => reconfig_from_xcvr[14].IN1
reconfig_from_xcvr[15] => reconfig_from_xcvr[15].IN1
reconfig_from_xcvr[16] => reconfig_from_xcvr[16].IN1
reconfig_from_xcvr[17] => reconfig_from_xcvr[17].IN1
reconfig_from_xcvr[18] => reconfig_from_xcvr[18].IN1
reconfig_from_xcvr[19] => reconfig_from_xcvr[19].IN1
reconfig_from_xcvr[20] => reconfig_from_xcvr[20].IN1
reconfig_from_xcvr[21] => reconfig_from_xcvr[21].IN1
reconfig_from_xcvr[22] => reconfig_from_xcvr[22].IN1
reconfig_from_xcvr[23] => reconfig_from_xcvr[23].IN1
reconfig_from_xcvr[24] => reconfig_from_xcvr[24].IN1
reconfig_from_xcvr[25] => reconfig_from_xcvr[25].IN1
reconfig_from_xcvr[26] => reconfig_from_xcvr[26].IN1
reconfig_from_xcvr[27] => reconfig_from_xcvr[27].IN1
reconfig_from_xcvr[28] => reconfig_from_xcvr[28].IN1
reconfig_from_xcvr[29] => reconfig_from_xcvr[29].IN1
reconfig_from_xcvr[30] => reconfig_from_xcvr[30].IN1
reconfig_from_xcvr[31] => reconfig_from_xcvr[31].IN1
reconfig_from_xcvr[32] => reconfig_from_xcvr[32].IN1
reconfig_from_xcvr[33] => reconfig_from_xcvr[33].IN1
reconfig_from_xcvr[34] => reconfig_from_xcvr[34].IN1
reconfig_from_xcvr[35] => reconfig_from_xcvr[35].IN1
reconfig_from_xcvr[36] => reconfig_from_xcvr[36].IN1
reconfig_from_xcvr[37] => reconfig_from_xcvr[37].IN1
reconfig_from_xcvr[38] => reconfig_from_xcvr[38].IN1
reconfig_from_xcvr[39] => reconfig_from_xcvr[39].IN1
reconfig_from_xcvr[40] => reconfig_from_xcvr[40].IN1
reconfig_from_xcvr[41] => reconfig_from_xcvr[41].IN1
reconfig_from_xcvr[42] => reconfig_from_xcvr[42].IN1
reconfig_from_xcvr[43] => reconfig_from_xcvr[43].IN1
reconfig_from_xcvr[44] => reconfig_from_xcvr[44].IN1
reconfig_from_xcvr[45] => reconfig_from_xcvr[45].IN1
reconfig_from_xcvr[46] => reconfig_from_xcvr[46].IN1
reconfig_from_xcvr[47] => reconfig_from_xcvr[47].IN1
reconfig_from_xcvr[48] => reconfig_from_xcvr[48].IN1
reconfig_from_xcvr[49] => reconfig_from_xcvr[49].IN1
reconfig_from_xcvr[50] => reconfig_from_xcvr[50].IN1
reconfig_from_xcvr[51] => reconfig_from_xcvr[51].IN1
reconfig_from_xcvr[52] => reconfig_from_xcvr[52].IN1
reconfig_from_xcvr[53] => reconfig_from_xcvr[53].IN1
reconfig_from_xcvr[54] => reconfig_from_xcvr[54].IN1
reconfig_from_xcvr[55] => reconfig_from_xcvr[55].IN1
reconfig_from_xcvr[56] => reconfig_from_xcvr[56].IN1
reconfig_from_xcvr[57] => reconfig_from_xcvr[57].IN1
reconfig_from_xcvr[58] => reconfig_from_xcvr[58].IN1
reconfig_from_xcvr[59] => reconfig_from_xcvr[59].IN1
reconfig_from_xcvr[60] => reconfig_from_xcvr[60].IN1
reconfig_from_xcvr[61] => reconfig_from_xcvr[61].IN1
reconfig_from_xcvr[62] => reconfig_from_xcvr[62].IN1
reconfig_from_xcvr[63] => reconfig_from_xcvr[63].IN1
reconfig_from_xcvr[64] => reconfig_from_xcvr[64].IN1
reconfig_from_xcvr[65] => reconfig_from_xcvr[65].IN1
reconfig_from_xcvr[66] => reconfig_from_xcvr[66].IN1
reconfig_from_xcvr[67] => reconfig_from_xcvr[67].IN1
reconfig_from_xcvr[68] => reconfig_from_xcvr[68].IN1
reconfig_from_xcvr[69] => reconfig_from_xcvr[69].IN1
reconfig_from_xcvr[70] => reconfig_from_xcvr[70].IN1
reconfig_from_xcvr[71] => reconfig_from_xcvr[71].IN1
reconfig_from_xcvr[72] => reconfig_from_xcvr[72].IN1
reconfig_from_xcvr[73] => reconfig_from_xcvr[73].IN1
reconfig_from_xcvr[74] => reconfig_from_xcvr[74].IN1
reconfig_from_xcvr[75] => reconfig_from_xcvr[75].IN1
reconfig_from_xcvr[76] => reconfig_from_xcvr[76].IN1
reconfig_from_xcvr[77] => reconfig_from_xcvr[77].IN1
reconfig_from_xcvr[78] => reconfig_from_xcvr[78].IN1
reconfig_from_xcvr[79] => reconfig_from_xcvr[79].IN1
reconfig_from_xcvr[80] => reconfig_from_xcvr[80].IN1
reconfig_from_xcvr[81] => reconfig_from_xcvr[81].IN1
reconfig_from_xcvr[82] => reconfig_from_xcvr[82].IN1
reconfig_from_xcvr[83] => reconfig_from_xcvr[83].IN1
reconfig_from_xcvr[84] => reconfig_from_xcvr[84].IN1
reconfig_from_xcvr[85] => reconfig_from_xcvr[85].IN1
reconfig_from_xcvr[86] => reconfig_from_xcvr[86].IN1
reconfig_from_xcvr[87] => reconfig_from_xcvr[87].IN1
reconfig_from_xcvr[88] => reconfig_from_xcvr[88].IN1
reconfig_from_xcvr[89] => reconfig_from_xcvr[89].IN1
reconfig_from_xcvr[90] => reconfig_from_xcvr[90].IN1
reconfig_from_xcvr[91] => reconfig_from_xcvr[91].IN1


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter
clock => grant[0]~reg0.CLK
clock => grant[1]~reg0.CLK
clock => grant[2]~reg0.CLK
clock => grant[3]~reg0.CLK
clock => grant[4]~reg0.CLK
clock => grant[5]~reg0.CLK
clock => grant[6]~reg0.CLK
clock => grant[7]~reg0.CLK
clock => grant[8]~reg0.CLK
clock => grant[9]~reg0.CLK
req[0] => keep[0].IN1
req[0] => WideNor0.IN0
req[0] => take[0].IN1
req[0] => WideNor4.IN0
req[0] => WideNor6.IN0
req[0] => WideNor8.IN0
req[0] => WideNor10.IN0
req[0] => WideNor12.IN0
req[0] => WideNor14.IN0
req[0] => WideNor15.IN0
req[0] => WideNor16.IN0
req[0] => take[1].IN1
req[1] => keep[1].IN1
req[1] => WideNor0.IN1
req[1] => take.IN1
req[1] => WideNor4.IN1
req[1] => WideNor6.IN1
req[1] => WideNor8.IN1
req[1] => WideNor10.IN1
req[1] => WideNor12.IN1
req[1] => WideNor14.IN1
req[1] => WideNor15.IN1
req[1] => WideNor16.IN1
req[2] => keep[2].IN1
req[2] => WideNor0.IN2
req[2] => take.IN1
req[2] => WideNor6.IN2
req[2] => WideNor8.IN2
req[2] => WideNor10.IN2
req[2] => WideNor12.IN2
req[2] => WideNor14.IN2
req[2] => WideNor15.IN2
req[2] => WideNor16.IN2
req[3] => keep[3].IN1
req[3] => WideNor0.IN3
req[3] => take.IN1
req[3] => WideNor8.IN3
req[3] => WideNor10.IN3
req[3] => WideNor12.IN3
req[3] => WideNor14.IN3
req[3] => WideNor15.IN3
req[3] => WideNor16.IN3
req[4] => keep[4].IN1
req[4] => WideNor0.IN4
req[4] => take.IN1
req[4] => WideNor10.IN4
req[4] => WideNor12.IN4
req[4] => WideNor14.IN4
req[4] => WideNor15.IN4
req[4] => WideNor16.IN4
req[5] => keep[5].IN1
req[5] => WideNor0.IN5
req[5] => take.IN1
req[5] => WideNor12.IN5
req[5] => WideNor14.IN5
req[5] => WideNor15.IN5
req[5] => WideNor16.IN5
req[6] => keep[6].IN1
req[6] => WideNor0.IN6
req[6] => take.IN1
req[6] => WideNor14.IN6
req[6] => WideNor15.IN6
req[6] => WideNor16.IN6
req[7] => keep[7].IN1
req[7] => WideNor0.IN7
req[7] => take.IN1
req[7] => WideNor15.IN7
req[7] => WideNor16.IN7
req[8] => keep[8].IN1
req[8] => WideNor0.IN8
req[8] => take.IN1
req[8] => WideNor16.IN8
req[9] => keep[9].IN1
req[9] => WideNor0.IN9
req[9] => take[9].IN1
grant[0] <= grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grant[4] <= grant[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grant[5] <= grant[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grant[6] <= grant[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grant[7] <= grant[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grant[8] <= grant[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
grant[9] <= grant[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset
reconfig_clk => reconfig_clk.IN1
reset => reset.IN1
offset_cancellation_address[0] => offset_cancellation_address[0].IN1
offset_cancellation_address[1] => offset_cancellation_address[1].IN1
offset_cancellation_address[2] => offset_cancellation_address[2].IN1
offset_cancellation_writedata[0] => offset_cancellation_writedata[0].IN1
offset_cancellation_writedata[1] => offset_cancellation_writedata[1].IN1
offset_cancellation_writedata[2] => offset_cancellation_writedata[2].IN1
offset_cancellation_writedata[3] => offset_cancellation_writedata[3].IN1
offset_cancellation_writedata[4] => offset_cancellation_writedata[4].IN1
offset_cancellation_writedata[5] => offset_cancellation_writedata[5].IN1
offset_cancellation_writedata[6] => offset_cancellation_writedata[6].IN1
offset_cancellation_writedata[7] => offset_cancellation_writedata[7].IN1
offset_cancellation_writedata[8] => offset_cancellation_writedata[8].IN1
offset_cancellation_writedata[9] => offset_cancellation_writedata[9].IN1
offset_cancellation_writedata[10] => offset_cancellation_writedata[10].IN1
offset_cancellation_writedata[11] => offset_cancellation_writedata[11].IN1
offset_cancellation_writedata[12] => offset_cancellation_writedata[12].IN1
offset_cancellation_writedata[13] => offset_cancellation_writedata[13].IN1
offset_cancellation_writedata[14] => offset_cancellation_writedata[14].IN1
offset_cancellation_writedata[15] => offset_cancellation_writedata[15].IN1
offset_cancellation_writedata[16] => offset_cancellation_writedata[16].IN1
offset_cancellation_writedata[17] => offset_cancellation_writedata[17].IN1
offset_cancellation_writedata[18] => offset_cancellation_writedata[18].IN1
offset_cancellation_writedata[19] => offset_cancellation_writedata[19].IN1
offset_cancellation_writedata[20] => offset_cancellation_writedata[20].IN1
offset_cancellation_writedata[21] => offset_cancellation_writedata[21].IN1
offset_cancellation_writedata[22] => offset_cancellation_writedata[22].IN1
offset_cancellation_writedata[23] => offset_cancellation_writedata[23].IN1
offset_cancellation_writedata[24] => offset_cancellation_writedata[24].IN1
offset_cancellation_writedata[25] => offset_cancellation_writedata[25].IN1
offset_cancellation_writedata[26] => offset_cancellation_writedata[26].IN1
offset_cancellation_writedata[27] => offset_cancellation_writedata[27].IN1
offset_cancellation_writedata[28] => offset_cancellation_writedata[28].IN1
offset_cancellation_writedata[29] => offset_cancellation_writedata[29].IN1
offset_cancellation_writedata[30] => offset_cancellation_writedata[30].IN1
offset_cancellation_writedata[31] => offset_cancellation_writedata[31].IN1
offset_cancellation_write => offset_cancellation_write.IN1
offset_cancellation_read => offset_cancellation_read.IN1
offset_cancellation_readdata[0] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[1] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[2] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[3] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[4] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[5] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[6] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[7] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[8] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[9] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[10] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[11] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[12] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[13] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[14] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[15] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[16] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[17] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[18] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[19] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[20] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[21] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[22] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[23] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[24] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[25] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[26] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[27] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[28] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[29] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[30] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_readdata[31] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_readdata
offset_cancellation_done <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_done
offset_cancellation_irq_from_base => offset_cancellation_irq_from_base.IN1
offset_cancellation_waitrequest_from_base => offset_cancellation_waitrequest_from_base.IN1
offset_cancellation_waitrequest <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_waitrequest
offset_cancellation_address_base[0] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_address_base
offset_cancellation_address_base[1] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_address_base
offset_cancellation_address_base[2] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_address_base
offset_cancellation_writedata_base[0] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[1] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[2] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[3] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[4] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[5] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[6] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[7] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[8] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[9] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[10] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[11] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[12] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[13] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[14] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[15] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[16] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[17] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[18] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[19] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[20] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[21] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[22] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[23] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[24] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[25] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[26] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[27] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[28] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[29] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[30] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_writedata_base[31] <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_writedata_base
offset_cancellation_write_base <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_write_base
offset_cancellation_read_base <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.offset_cancellation_read_base
offset_cancellation_readdata_base[0] => offset_cancellation_readdata_base[0].IN1
offset_cancellation_readdata_base[1] => offset_cancellation_readdata_base[1].IN1
offset_cancellation_readdata_base[2] => offset_cancellation_readdata_base[2].IN1
offset_cancellation_readdata_base[3] => offset_cancellation_readdata_base[3].IN1
offset_cancellation_readdata_base[4] => offset_cancellation_readdata_base[4].IN1
offset_cancellation_readdata_base[5] => offset_cancellation_readdata_base[5].IN1
offset_cancellation_readdata_base[6] => offset_cancellation_readdata_base[6].IN1
offset_cancellation_readdata_base[7] => offset_cancellation_readdata_base[7].IN1
offset_cancellation_readdata_base[8] => offset_cancellation_readdata_base[8].IN1
offset_cancellation_readdata_base[9] => offset_cancellation_readdata_base[9].IN1
offset_cancellation_readdata_base[10] => offset_cancellation_readdata_base[10].IN1
offset_cancellation_readdata_base[11] => offset_cancellation_readdata_base[11].IN1
offset_cancellation_readdata_base[12] => offset_cancellation_readdata_base[12].IN1
offset_cancellation_readdata_base[13] => offset_cancellation_readdata_base[13].IN1
offset_cancellation_readdata_base[14] => offset_cancellation_readdata_base[14].IN1
offset_cancellation_readdata_base[15] => offset_cancellation_readdata_base[15].IN1
offset_cancellation_readdata_base[16] => offset_cancellation_readdata_base[16].IN1
offset_cancellation_readdata_base[17] => offset_cancellation_readdata_base[17].IN1
offset_cancellation_readdata_base[18] => offset_cancellation_readdata_base[18].IN1
offset_cancellation_readdata_base[19] => offset_cancellation_readdata_base[19].IN1
offset_cancellation_readdata_base[20] => offset_cancellation_readdata_base[20].IN1
offset_cancellation_readdata_base[21] => offset_cancellation_readdata_base[21].IN1
offset_cancellation_readdata_base[22] => offset_cancellation_readdata_base[22].IN1
offset_cancellation_readdata_base[23] => offset_cancellation_readdata_base[23].IN1
offset_cancellation_readdata_base[24] => offset_cancellation_readdata_base[24].IN1
offset_cancellation_readdata_base[25] => offset_cancellation_readdata_base[25].IN1
offset_cancellation_readdata_base[26] => offset_cancellation_readdata_base[26].IN1
offset_cancellation_readdata_base[27] => offset_cancellation_readdata_base[27].IN1
offset_cancellation_readdata_base[28] => offset_cancellation_readdata_base[28].IN1
offset_cancellation_readdata_base[29] => offset_cancellation_readdata_base[29].IN1
offset_cancellation_readdata_base[30] => offset_cancellation_readdata_base[30].IN1
offset_cancellation_readdata_base[31] => offset_cancellation_readdata_base[31].IN1
testbus_data[0] => testbus_data[0].IN1
testbus_data[1] => testbus_data[1].IN1
testbus_data[2] => testbus_data[2].IN1
testbus_data[3] => testbus_data[3].IN1
testbus_data[4] => testbus_data[4].IN1
testbus_data[5] => testbus_data[5].IN1
testbus_data[6] => testbus_data[6].IN1
testbus_data[7] => testbus_data[7].IN1
testbus_data[8] => ~NO_FANOUT~
testbus_data[9] => ~NO_FANOUT~
testbus_data[10] => ~NO_FANOUT~
testbus_data[11] => ~NO_FANOUT~
testbus_data[12] => ~NO_FANOUT~
testbus_data[13] => ~NO_FANOUT~
testbus_data[14] => ~NO_FANOUT~
testbus_data[15] => ~NO_FANOUT~
testbus_data[16] => ~NO_FANOUT~
testbus_data[17] => ~NO_FANOUT~
testbus_data[18] => ~NO_FANOUT~
testbus_data[19] => ~NO_FANOUT~
testbus_data[20] => ~NO_FANOUT~
testbus_data[21] => ~NO_FANOUT~
testbus_data[22] => ~NO_FANOUT~
testbus_data[23] => ~NO_FANOUT~
testbus_data[24] => ~NO_FANOUT~
testbus_data[25] => ~NO_FANOUT~
testbus_data[26] => ~NO_FANOUT~
testbus_data[27] => ~NO_FANOUT~
testbus_data[28] => ~NO_FANOUT~
testbus_data[29] => ~NO_FANOUT~
testbus_data[30] => ~NO_FANOUT~
testbus_data[31] => ~NO_FANOUT~
arb_req <= alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av.arb_req
arb_grant => arb_grant.IN1


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av
reconfig_clk => reconfig_clk.IN2
reset => reset.IN2
offset_cancellation_address[0] => Equal0.IN2
offset_cancellation_address[1] => Equal0.IN0
offset_cancellation_address[2] => Equal0.IN1
offset_cancellation_writedata[0] => start.DATAB
offset_cancellation_writedata[1] => ~NO_FANOUT~
offset_cancellation_writedata[2] => ~NO_FANOUT~
offset_cancellation_writedata[3] => ~NO_FANOUT~
offset_cancellation_writedata[4] => ~NO_FANOUT~
offset_cancellation_writedata[5] => ~NO_FANOUT~
offset_cancellation_writedata[6] => ~NO_FANOUT~
offset_cancellation_writedata[7] => ~NO_FANOUT~
offset_cancellation_writedata[8] => ~NO_FANOUT~
offset_cancellation_writedata[9] => ~NO_FANOUT~
offset_cancellation_writedata[10] => ~NO_FANOUT~
offset_cancellation_writedata[11] => ~NO_FANOUT~
offset_cancellation_writedata[12] => ~NO_FANOUT~
offset_cancellation_writedata[13] => ~NO_FANOUT~
offset_cancellation_writedata[14] => ~NO_FANOUT~
offset_cancellation_writedata[15] => ~NO_FANOUT~
offset_cancellation_writedata[16] => ~NO_FANOUT~
offset_cancellation_writedata[17] => ~NO_FANOUT~
offset_cancellation_writedata[18] => ~NO_FANOUT~
offset_cancellation_writedata[19] => ~NO_FANOUT~
offset_cancellation_writedata[20] => ~NO_FANOUT~
offset_cancellation_writedata[21] => ~NO_FANOUT~
offset_cancellation_writedata[22] => ~NO_FANOUT~
offset_cancellation_writedata[23] => ~NO_FANOUT~
offset_cancellation_writedata[24] => ~NO_FANOUT~
offset_cancellation_writedata[25] => ~NO_FANOUT~
offset_cancellation_writedata[26] => ~NO_FANOUT~
offset_cancellation_writedata[27] => ~NO_FANOUT~
offset_cancellation_writedata[28] => ~NO_FANOUT~
offset_cancellation_writedata[29] => ~NO_FANOUT~
offset_cancellation_writedata[30] => ~NO_FANOUT~
offset_cancellation_writedata[31] => ~NO_FANOUT~
offset_cancellation_write => start.OUTPUTSELECT
offset_cancellation_write => start0q.OUTPUTSELECT
offset_cancellation_read => offset_cancellation_read.IN1
offset_cancellation_readdata[0] <= offset_cancellation_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[1] <= offset_cancellation_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[2] <= offset_cancellation_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[3] <= offset_cancellation_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[4] <= offset_cancellation_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[5] <= offset_cancellation_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[6] <= offset_cancellation_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[7] <= offset_cancellation_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[8] <= offset_cancellation_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[9] <= offset_cancellation_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[10] <= offset_cancellation_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[11] <= offset_cancellation_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[12] <= offset_cancellation_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[13] <= offset_cancellation_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[14] <= offset_cancellation_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[15] <= offset_cancellation_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[16] <= offset_cancellation_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[17] <= offset_cancellation_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[18] <= offset_cancellation_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[19] <= offset_cancellation_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[20] <= offset_cancellation_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[21] <= offset_cancellation_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[22] <= offset_cancellation_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[23] <= offset_cancellation_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[24] <= offset_cancellation_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[25] <= offset_cancellation_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[26] <= offset_cancellation_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[27] <= offset_cancellation_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[28] <= offset_cancellation_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[29] <= offset_cancellation_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[30] <= offset_cancellation_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_readdata[31] <= offset_cancellation_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_done <= offset_cancellation_done.DB_MAX_OUTPUT_PORT_TYPE
offset_cancellation_irq_from_base => ~NO_FANOUT~
offset_cancellation_waitrequest_from_base => alt_arbiter_acq:mutex_inst.master_waitrequest
offset_cancellation_waitrequest <= altera_wait_generate:wait_gen.wait_req
offset_cancellation_address_base[0] <= alt_arbiter_acq:mutex_inst.master_address[0]
offset_cancellation_address_base[1] <= alt_arbiter_acq:mutex_inst.master_address[1]
offset_cancellation_address_base[2] <= alt_arbiter_acq:mutex_inst.master_address[2]
offset_cancellation_writedata_base[0] <= alt_arbiter_acq:mutex_inst.master_writedata[0]
offset_cancellation_writedata_base[1] <= alt_arbiter_acq:mutex_inst.master_writedata[1]
offset_cancellation_writedata_base[2] <= alt_arbiter_acq:mutex_inst.master_writedata[2]
offset_cancellation_writedata_base[3] <= alt_arbiter_acq:mutex_inst.master_writedata[3]
offset_cancellation_writedata_base[4] <= alt_arbiter_acq:mutex_inst.master_writedata[4]
offset_cancellation_writedata_base[5] <= alt_arbiter_acq:mutex_inst.master_writedata[5]
offset_cancellation_writedata_base[6] <= alt_arbiter_acq:mutex_inst.master_writedata[6]
offset_cancellation_writedata_base[7] <= alt_arbiter_acq:mutex_inst.master_writedata[7]
offset_cancellation_writedata_base[8] <= alt_arbiter_acq:mutex_inst.master_writedata[8]
offset_cancellation_writedata_base[9] <= alt_arbiter_acq:mutex_inst.master_writedata[9]
offset_cancellation_writedata_base[10] <= alt_arbiter_acq:mutex_inst.master_writedata[10]
offset_cancellation_writedata_base[11] <= alt_arbiter_acq:mutex_inst.master_writedata[11]
offset_cancellation_writedata_base[12] <= alt_arbiter_acq:mutex_inst.master_writedata[12]
offset_cancellation_writedata_base[13] <= alt_arbiter_acq:mutex_inst.master_writedata[13]
offset_cancellation_writedata_base[14] <= alt_arbiter_acq:mutex_inst.master_writedata[14]
offset_cancellation_writedata_base[15] <= alt_arbiter_acq:mutex_inst.master_writedata[15]
offset_cancellation_writedata_base[16] <= alt_arbiter_acq:mutex_inst.master_writedata[16]
offset_cancellation_writedata_base[17] <= alt_arbiter_acq:mutex_inst.master_writedata[17]
offset_cancellation_writedata_base[18] <= alt_arbiter_acq:mutex_inst.master_writedata[18]
offset_cancellation_writedata_base[19] <= alt_arbiter_acq:mutex_inst.master_writedata[19]
offset_cancellation_writedata_base[20] <= alt_arbiter_acq:mutex_inst.master_writedata[20]
offset_cancellation_writedata_base[21] <= alt_arbiter_acq:mutex_inst.master_writedata[21]
offset_cancellation_writedata_base[22] <= alt_arbiter_acq:mutex_inst.master_writedata[22]
offset_cancellation_writedata_base[23] <= alt_arbiter_acq:mutex_inst.master_writedata[23]
offset_cancellation_writedata_base[24] <= alt_arbiter_acq:mutex_inst.master_writedata[24]
offset_cancellation_writedata_base[25] <= alt_arbiter_acq:mutex_inst.master_writedata[25]
offset_cancellation_writedata_base[26] <= alt_arbiter_acq:mutex_inst.master_writedata[26]
offset_cancellation_writedata_base[27] <= alt_arbiter_acq:mutex_inst.master_writedata[27]
offset_cancellation_writedata_base[28] <= alt_arbiter_acq:mutex_inst.master_writedata[28]
offset_cancellation_writedata_base[29] <= alt_arbiter_acq:mutex_inst.master_writedata[29]
offset_cancellation_writedata_base[30] <= alt_arbiter_acq:mutex_inst.master_writedata[30]
offset_cancellation_writedata_base[31] <= alt_arbiter_acq:mutex_inst.master_writedata[31]
offset_cancellation_write_base <= alt_arbiter_acq:mutex_inst.master_write
offset_cancellation_read_base <= alt_arbiter_acq:mutex_inst.master_read
offset_cancellation_readdata_base[0] => alt_arbiter_acq:mutex_inst.master_readdata[0]
offset_cancellation_readdata_base[1] => alt_arbiter_acq:mutex_inst.master_readdata[1]
offset_cancellation_readdata_base[2] => alt_arbiter_acq:mutex_inst.master_readdata[2]
offset_cancellation_readdata_base[3] => alt_arbiter_acq:mutex_inst.master_readdata[3]
offset_cancellation_readdata_base[4] => alt_arbiter_acq:mutex_inst.master_readdata[4]
offset_cancellation_readdata_base[5] => alt_arbiter_acq:mutex_inst.master_readdata[5]
offset_cancellation_readdata_base[6] => alt_arbiter_acq:mutex_inst.master_readdata[6]
offset_cancellation_readdata_base[7] => alt_arbiter_acq:mutex_inst.master_readdata[7]
offset_cancellation_readdata_base[8] => alt_arbiter_acq:mutex_inst.master_readdata[8]
offset_cancellation_readdata_base[9] => alt_arbiter_acq:mutex_inst.master_readdata[9]
offset_cancellation_readdata_base[10] => alt_arbiter_acq:mutex_inst.master_readdata[10]
offset_cancellation_readdata_base[11] => alt_arbiter_acq:mutex_inst.master_readdata[11]
offset_cancellation_readdata_base[12] => alt_arbiter_acq:mutex_inst.master_readdata[12]
offset_cancellation_readdata_base[13] => alt_arbiter_acq:mutex_inst.master_readdata[13]
offset_cancellation_readdata_base[14] => alt_arbiter_acq:mutex_inst.master_readdata[14]
offset_cancellation_readdata_base[15] => alt_arbiter_acq:mutex_inst.master_readdata[15]
offset_cancellation_readdata_base[16] => alt_arbiter_acq:mutex_inst.master_readdata[16]
offset_cancellation_readdata_base[17] => alt_arbiter_acq:mutex_inst.master_readdata[17]
offset_cancellation_readdata_base[18] => alt_arbiter_acq:mutex_inst.master_readdata[18]
offset_cancellation_readdata_base[19] => alt_arbiter_acq:mutex_inst.master_readdata[19]
offset_cancellation_readdata_base[20] => alt_arbiter_acq:mutex_inst.master_readdata[20]
offset_cancellation_readdata_base[21] => alt_arbiter_acq:mutex_inst.master_readdata[21]
offset_cancellation_readdata_base[22] => alt_arbiter_acq:mutex_inst.master_readdata[22]
offset_cancellation_readdata_base[23] => alt_arbiter_acq:mutex_inst.master_readdata[23]
offset_cancellation_readdata_base[24] => alt_arbiter_acq:mutex_inst.master_readdata[24]
offset_cancellation_readdata_base[25] => alt_arbiter_acq:mutex_inst.master_readdata[25]
offset_cancellation_readdata_base[26] => alt_arbiter_acq:mutex_inst.master_readdata[26]
offset_cancellation_readdata_base[27] => alt_arbiter_acq:mutex_inst.master_readdata[27]
offset_cancellation_readdata_base[28] => alt_arbiter_acq:mutex_inst.master_readdata[28]
offset_cancellation_readdata_base[29] => alt_arbiter_acq:mutex_inst.master_readdata[29]
offset_cancellation_readdata_base[30] => alt_arbiter_acq:mutex_inst.master_readdata[30]
offset_cancellation_readdata_base[31] => alt_arbiter_acq:mutex_inst.master_readdata[31]
testbus_data[0] => testbus_data[0].IN1
testbus_data[1] => testbus_data[1].IN1
testbus_data[2] => testbus_data[2].IN1
testbus_data[3] => testbus_data[3].IN1
testbus_data[4] => testbus_data[4].IN1
testbus_data[5] => testbus_data[5].IN1
testbus_data[6] => testbus_data[6].IN1
testbus_data[7] => testbus_data[7].IN1
arb_req <= alt_arbiter_acq:mutex_inst.arb_req
arb_grant => alt_arbiter_acq:mutex_inst.arb_grant


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen
rst => rst.IN1
clk => clk.IN1
launch_signal => wait_reg.IN1
launch_signal => wait_req.IN1
launch_signal => wait_req.IN1
launch_signal => launch_reg.DATAIN
wait_req <= wait_req.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst
clock => pd_1[0].CLK
clock => pd_1[1].CLK
clock => pd_1[2].CLK
clock => pd_1[3].CLK
clock => pd_0[0].CLK
clock => pd_0[1].CLK
clock => pd_0[2].CLK
clock => pd_0[3].CLK
clock => pd_1_p[0].CLK
clock => pd_1_p[1].CLK
clock => pd_1_p[2].CLK
clock => pd_1_p[3].CLK
clock => pd_0_p[0].CLK
clock => pd_0_p[1].CLK
clock => pd_0_p[2].CLK
clock => pd_0_p[3].CLK
clock => done.CLK
clock => recal_counter[0].CLK
clock => recal_counter[1].CLK
clock => do_recal.CLK
clock => ignore_solid[0].CLK
clock => ignore_solid[1].CLK
clock => ignore_solid[2].CLK
clock => ignore_solid[3].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => cal_inc[0].CLK
clock => cal_inc[1].CLK
clock => cal_inc[2].CLK
clock => cal_inc[3].CLK
clock => cal_done[0].CLK
clock => cal_done[1].CLK
clock => cal_done[2].CLK
clock => cal_done[3].CLK
clock => cal_pd270_l[0].CLK
clock => cal_pd270_l[1].CLK
clock => cal_pd270_l[2].CLK
clock => cal_pd270_l[3].CLK
clock => cal_pd180_l[0].CLK
clock => cal_pd180_l[1].CLK
clock => cal_pd180_l[2].CLK
clock => cal_pd180_l[3].CLK
clock => cal_pd90_l[0].CLK
clock => cal_pd90_l[1].CLK
clock => cal_pd90_l[2].CLK
clock => cal_pd90_l[3].CLK
clock => cal_pd0_l[0].CLK
clock => cal_pd0_l[1].CLK
clock => cal_pd0_l[2].CLK
clock => cal_pd0_l[3].CLK
clock => cal_pd270[0].CLK
clock => cal_pd270[1].CLK
clock => cal_pd270[2].CLK
clock => cal_pd270[3].CLK
clock => cal_pd180[0].CLK
clock => cal_pd180[1].CLK
clock => cal_pd180[2].CLK
clock => cal_pd180[3].CLK
clock => cal_pd90[0].CLK
clock => cal_pd90[1].CLK
clock => cal_pd90[2].CLK
clock => cal_pd90[3].CLK
clock => cal_pd0[0].CLK
clock => cal_pd0[1].CLK
clock => cal_pd0[2].CLK
clock => cal_pd0[3].CLK
clock => cal_en.CLK
clock => alt_cal_channel[0].CLK
clock => alt_cal_channel[1].CLK
clock => alt_cal_channel[2].CLK
clock => alt_cal_channel[3].CLK
clock => alt_cal_channel[4].CLK
clock => alt_cal_channel[5].CLK
clock => alt_cal_channel[6].CLK
clock => alt_cal_channel[7].CLK
clock => alt_cal_channel[8].CLK
clock => alt_cal_channel[9].CLK
clock => did_dprio.CLK
clock => read.CLK
clock => write_reg.CLK
clock => dataout[0].CLK
clock => dataout[1].CLK
clock => dataout[2].CLK
clock => dataout[3].CLK
clock => dataout[4].CLK
clock => dataout[5].CLK
clock => dataout[6].CLK
clock => dataout[7].CLK
clock => dataout[8].CLK
clock => dataout[9].CLK
clock => dataout[10].CLK
clock => dataout[11].CLK
clock => dataout[12].CLK
clock => dataout[13].CLK
clock => dataout[14].CLK
clock => dataout[15].CLK
clock => address[0].CLK
clock => address[1].CLK
clock => address[2].CLK
clock => address[3].CLK
clock => address[4].CLK
clock => address[5].CLK
clock => address[6].CLK
clock => address[7].CLK
clock => address[8].CLK
clock => address[9].CLK
clock => address[10].CLK
clock => address[11].CLK
clock => alt_cal_busy.CLK
clock => p0addr.CLK
clock => ch_testbus1q[0].CLK
clock => ch_testbus1q[1].CLK
clock => ch_testbus1q[2].CLK
clock => ch_testbus1q[3].CLK
clock => ch_testbus0q[0].CLK
clock => ch_testbus0q[1].CLK
clock => ch_testbus0q[2].CLK
clock => ch_testbus0q[3].CLK
clock => data_e1q[0].CLK
clock => data_e1q[1].CLK
clock => data_e1q[2].CLK
clock => data_e1q[3].CLK
clock => data_e0q[0].CLK
clock => data_e0q[1].CLK
clock => data_e0q[2].CLK
clock => data_e0q[3].CLK
clock => ret_state~1.DATAIN
clock => state~7.DATAIN
reset => data_e0q.OUTPUTSELECT
reset => data_e0q.OUTPUTSELECT
reset => data_e0q.OUTPUTSELECT
reset => data_e0q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => data_e1q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus0q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => ch_testbus1q.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => alt_cal_busy.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => write_reg.OUTPUTSELECT
reset => read.OUTPUTSELECT
reset => did_dprio.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => alt_cal_channel.OUTPUTSELECT
reset => cal_en.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd0.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd90.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd180.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd270.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd0_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd90_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd180_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_pd270_l.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_done.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => cal_inc.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => ignore_solid.OUTPUTSELECT
reset => do_recal.OUTPUTSELECT
reset => recal_counter.OUTPUTSELECT
reset => recal_counter.OUTPUTSELECT
reset => pd_1_p[2].ENA
reset => pd_1_p[1].ENA
reset => pd_1_p[0].ENA
reset => pd_0[3].ENA
reset => pd_0[2].ENA
reset => pd_0[1].ENA
reset => pd_0[0].ENA
reset => pd_1[3].ENA
reset => pd_1[2].ENA
reset => pd_1[1].ENA
reset => pd_1[0].ENA
reset => pd_1_p[3].ENA
reset => pd_0_p[0].ENA
reset => pd_0_p[1].ENA
reset => pd_0_p[2].ENA
reset => pd_0_p[3].ENA
reset => done.ENA
start => always1.IN1
busy <= alt_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[12] <= alt_cal_channel[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[13] <= alt_cal_channel[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[14] <= <GND>
dprio_addr[15] <= <GND>
quad_addr[0] <= alt_cal_channel[2].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[1] <= alt_cal_channel[3].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[2] <= alt_cal_channel[4].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[3] <= alt_cal_channel[5].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[4] <= alt_cal_channel[6].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[5] <= alt_cal_channel[7].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[6] <= alt_cal_channel[8].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[7] <= alt_cal_channel[9].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[8] <= <GND>
dprio_dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dprio_datain[0] => Selector103.IN2
dprio_datain[1] => Selector102.IN2
dprio_datain[2] => ~NO_FANOUT~
dprio_datain[3] => Selector100.IN2
dprio_datain[4] => Selector99.IN2
dprio_datain[5] => Selector98.IN2
dprio_datain[6] => Selector97.IN2
dprio_datain[7] => Selector96.IN2
dprio_datain[8] => Selector95.IN2
dprio_datain[9] => Selector94.IN2
dprio_datain[10] => Selector93.IN2
dprio_datain[11] => Selector92.IN2
dprio_datain[12] => Selector91.IN2
dprio_datain[13] => Selector90.IN2
dprio_datain[14] => Selector89.IN2
dprio_datain[14] => Selector17.IN5
dprio_datain[14] => Selector18.IN2
dprio_datain[15] => Selector88.IN2
dprio_wren <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
dprio_rden <= read.DB_MAX_OUTPUT_PORT_TYPE
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => write_reg.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => read.OUTPUTSELECT
dprio_busy => did_dprio.OUTPUTSELECT
remap_addr[0] => Equal11.IN11
remap_addr[1] => Equal11.IN10
remap_addr[2] => Equal11.IN9
remap_addr[3] => Equal11.IN8
remap_addr[4] => Equal11.IN7
remap_addr[5] => Equal11.IN6
remap_addr[6] => Equal11.IN5
remap_addr[7] => Equal11.IN4
remap_addr[8] => Equal11.IN3
remap_addr[9] => Equal11.IN2
remap_addr[10] => Equal11.IN1
remap_addr[11] => Equal11.IN0
testbuses[0] => testbuses[0].IN1
testbuses[1] => testbuses[1].IN1
testbuses[2] => testbuses[2].IN1
testbuses[3] => testbuses[3].IN1
testbuses[4] => ~NO_FANOUT~
testbuses[5] => ~NO_FANOUT~
testbuses[6] => ~NO_FANOUT~
testbuses[7] => ~NO_FANOUT~


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det
pd_edge <= ff2.DB_MAX_OUTPUT_PORT_TYPE
reset => alt_edge_det_ff0.ALOAD
reset => alt_edge_det_ff1.ALOAD
reset => ff2.ACLR
testbus => alt_edge_det_ff0.CLK
testbus => alt_edge_det_ff1.CLK


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
address[0] => master_address.IN1
address[1] => master_address.IN1
address[2] => master_address.IN1
writedata[0] => master_writedata.IN1
writedata[1] => master_writedata.IN1
writedata[2] => master_writedata.IN1
writedata[3] => master_writedata.IN1
writedata[4] => master_writedata.IN1
writedata[5] => master_writedata.IN1
writedata[6] => master_writedata.IN1
writedata[7] => master_writedata.IN1
writedata[8] => master_writedata.IN1
writedata[9] => master_writedata.IN1
writedata[10] => master_writedata.IN1
writedata[11] => master_writedata.IN1
writedata[12] => master_writedata.IN1
writedata[13] => master_writedata.IN1
writedata[14] => master_writedata.IN1
writedata[15] => master_writedata.IN1
writedata[16] => master_writedata.IN1
writedata[17] => master_writedata.IN1
writedata[18] => master_writedata.IN1
writedata[19] => master_writedata.IN1
writedata[20] => master_writedata.IN1
writedata[21] => master_writedata.IN1
writedata[22] => master_writedata.IN1
writedata[23] => master_writedata.IN1
writedata[24] => master_writedata.IN1
writedata[25] => master_writedata.IN1
writedata[26] => master_writedata.IN1
writedata[27] => master_writedata.IN1
writedata[28] => master_writedata.IN1
writedata[29] => master_writedata.IN1
writedata[30] => master_writedata.IN1
writedata[31] => master_writedata.IN1
write => master_write.IN1
read => master_read.IN1
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= master_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= master_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= master_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= master_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= master_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= master_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= master_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= master_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= master_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= master_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= master_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= master_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= master_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= master_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= master_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= master_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= master_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= master_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= master_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= master_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= master_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= master_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= master_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= master_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= master_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= master_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= master_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= master_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= master_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= master_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= master_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= master_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= master_address.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[16] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[17] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[18] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[19] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[20] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[21] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[22] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[23] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[24] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[25] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[26] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[27] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[28] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[29] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[30] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[31] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_waitrequest => waitrequest.IN1
master_readdata[0] => readdata[0].DATAIN
master_readdata[1] => readdata[1].DATAIN
master_readdata[2] => readdata[2].DATAIN
master_readdata[3] => readdata[3].DATAIN
master_readdata[4] => readdata[4].DATAIN
master_readdata[5] => readdata[5].DATAIN
master_readdata[6] => readdata[6].DATAIN
master_readdata[7] => readdata[7].DATAIN
master_readdata[8] => readdata[8].DATAIN
master_readdata[9] => readdata[9].DATAIN
master_readdata[10] => readdata[10].DATAIN
master_readdata[11] => readdata[11].DATAIN
master_readdata[12] => readdata[12].DATAIN
master_readdata[13] => readdata[13].DATAIN
master_readdata[14] => readdata[14].DATAIN
master_readdata[15] => readdata[15].DATAIN
master_readdata[16] => readdata[16].DATAIN
master_readdata[17] => readdata[17].DATAIN
master_readdata[18] => readdata[18].DATAIN
master_readdata[19] => readdata[19].DATAIN
master_readdata[20] => readdata[20].DATAIN
master_readdata[21] => readdata[21].DATAIN
master_readdata[22] => readdata[22].DATAIN
master_readdata[23] => readdata[23].DATAIN
master_readdata[24] => readdata[24].DATAIN
master_readdata[25] => readdata[25].DATAIN
master_readdata[26] => readdata[26].DATAIN
master_readdata[27] => readdata[27].DATAIN
master_readdata[28] => readdata[28].DATAIN
master_readdata[29] => readdata[29].DATAIN
master_readdata[30] => readdata[30].DATAIN
master_readdata[31] => readdata[31].DATAIN
arb_req <= mutex_req.DB_MAX_OUTPUT_PORT_TYPE
arb_grant => granted.IN0
mutex_req => granted.IN1
mutex_req => arb_req.DATAIN
mutex_grant <= granted.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog
reconfig_clk => reconfig_clk.IN1
reset => reset.IN1
analog_reconfig_address[0] => analog_reconfig_address[0].IN1
analog_reconfig_address[1] => analog_reconfig_address[1].IN1
analog_reconfig_address[2] => analog_reconfig_address[2].IN1
analog_reconfig_writedata[0] => analog_reconfig_writedata[0].IN1
analog_reconfig_writedata[1] => analog_reconfig_writedata[1].IN1
analog_reconfig_writedata[2] => analog_reconfig_writedata[2].IN1
analog_reconfig_writedata[3] => analog_reconfig_writedata[3].IN1
analog_reconfig_writedata[4] => analog_reconfig_writedata[4].IN1
analog_reconfig_writedata[5] => analog_reconfig_writedata[5].IN1
analog_reconfig_writedata[6] => analog_reconfig_writedata[6].IN1
analog_reconfig_writedata[7] => analog_reconfig_writedata[7].IN1
analog_reconfig_writedata[8] => analog_reconfig_writedata[8].IN1
analog_reconfig_writedata[9] => analog_reconfig_writedata[9].IN1
analog_reconfig_writedata[10] => analog_reconfig_writedata[10].IN1
analog_reconfig_writedata[11] => analog_reconfig_writedata[11].IN1
analog_reconfig_writedata[12] => analog_reconfig_writedata[12].IN1
analog_reconfig_writedata[13] => analog_reconfig_writedata[13].IN1
analog_reconfig_writedata[14] => analog_reconfig_writedata[14].IN1
analog_reconfig_writedata[15] => analog_reconfig_writedata[15].IN1
analog_reconfig_writedata[16] => analog_reconfig_writedata[16].IN1
analog_reconfig_writedata[17] => analog_reconfig_writedata[17].IN1
analog_reconfig_writedata[18] => analog_reconfig_writedata[18].IN1
analog_reconfig_writedata[19] => analog_reconfig_writedata[19].IN1
analog_reconfig_writedata[20] => analog_reconfig_writedata[20].IN1
analog_reconfig_writedata[21] => analog_reconfig_writedata[21].IN1
analog_reconfig_writedata[22] => analog_reconfig_writedata[22].IN1
analog_reconfig_writedata[23] => analog_reconfig_writedata[23].IN1
analog_reconfig_writedata[24] => analog_reconfig_writedata[24].IN1
analog_reconfig_writedata[25] => analog_reconfig_writedata[25].IN1
analog_reconfig_writedata[26] => analog_reconfig_writedata[26].IN1
analog_reconfig_writedata[27] => analog_reconfig_writedata[27].IN1
analog_reconfig_writedata[28] => analog_reconfig_writedata[28].IN1
analog_reconfig_writedata[29] => analog_reconfig_writedata[29].IN1
analog_reconfig_writedata[30] => analog_reconfig_writedata[30].IN1
analog_reconfig_writedata[31] => analog_reconfig_writedata[31].IN1
analog_reconfig_write => analog_reconfig_write.IN1
analog_reconfig_read => analog_reconfig_read.IN1
analog_reconfig_readdata[0] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[1] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[2] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[3] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[4] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[5] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[6] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[7] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[8] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[9] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[10] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[11] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[12] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[13] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[14] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[15] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[16] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[17] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[18] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[19] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[20] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[21] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[22] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[23] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[24] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[25] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[26] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[27] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[28] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[29] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[30] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_readdata[31] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_readdata
analog_reconfig_waitrequest <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_waitrequest
analog_reconfig_done <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_done
analog_reconfig_irq_from_base => analog_reconfig_irq_from_base.IN1
analog_reconfig_waitrequest_from_base => analog_reconfig_waitrequest_from_base.IN1
analog_reconfig_address_base[0] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_address_base
analog_reconfig_address_base[1] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_address_base
analog_reconfig_address_base[2] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_address_base
analog_reconfig_writedata_base[0] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[1] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[2] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[3] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[4] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[5] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[6] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[7] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[8] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[9] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[10] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[11] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[12] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[13] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[14] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[15] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[16] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[17] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[18] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[19] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[20] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[21] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[22] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[23] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[24] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[25] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[26] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[27] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[28] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[29] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[30] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_writedata_base[31] <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_writedata_base
analog_reconfig_write_base <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_write_base
analog_reconfig_read_base <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.analog_reconfig_read_base
analog_reconfig_readdata_base[0] => analog_reconfig_readdata_base[0].IN1
analog_reconfig_readdata_base[1] => analog_reconfig_readdata_base[1].IN1
analog_reconfig_readdata_base[2] => analog_reconfig_readdata_base[2].IN1
analog_reconfig_readdata_base[3] => analog_reconfig_readdata_base[3].IN1
analog_reconfig_readdata_base[4] => analog_reconfig_readdata_base[4].IN1
analog_reconfig_readdata_base[5] => analog_reconfig_readdata_base[5].IN1
analog_reconfig_readdata_base[6] => analog_reconfig_readdata_base[6].IN1
analog_reconfig_readdata_base[7] => analog_reconfig_readdata_base[7].IN1
analog_reconfig_readdata_base[8] => analog_reconfig_readdata_base[8].IN1
analog_reconfig_readdata_base[9] => analog_reconfig_readdata_base[9].IN1
analog_reconfig_readdata_base[10] => analog_reconfig_readdata_base[10].IN1
analog_reconfig_readdata_base[11] => analog_reconfig_readdata_base[11].IN1
analog_reconfig_readdata_base[12] => analog_reconfig_readdata_base[12].IN1
analog_reconfig_readdata_base[13] => analog_reconfig_readdata_base[13].IN1
analog_reconfig_readdata_base[14] => analog_reconfig_readdata_base[14].IN1
analog_reconfig_readdata_base[15] => analog_reconfig_readdata_base[15].IN1
analog_reconfig_readdata_base[16] => analog_reconfig_readdata_base[16].IN1
analog_reconfig_readdata_base[17] => analog_reconfig_readdata_base[17].IN1
analog_reconfig_readdata_base[18] => analog_reconfig_readdata_base[18].IN1
analog_reconfig_readdata_base[19] => analog_reconfig_readdata_base[19].IN1
analog_reconfig_readdata_base[20] => analog_reconfig_readdata_base[20].IN1
analog_reconfig_readdata_base[21] => analog_reconfig_readdata_base[21].IN1
analog_reconfig_readdata_base[22] => analog_reconfig_readdata_base[22].IN1
analog_reconfig_readdata_base[23] => analog_reconfig_readdata_base[23].IN1
analog_reconfig_readdata_base[24] => analog_reconfig_readdata_base[24].IN1
analog_reconfig_readdata_base[25] => analog_reconfig_readdata_base[25].IN1
analog_reconfig_readdata_base[26] => analog_reconfig_readdata_base[26].IN1
analog_reconfig_readdata_base[27] => analog_reconfig_readdata_base[27].IN1
analog_reconfig_readdata_base[28] => analog_reconfig_readdata_base[28].IN1
analog_reconfig_readdata_base[29] => analog_reconfig_readdata_base[29].IN1
analog_reconfig_readdata_base[30] => analog_reconfig_readdata_base[30].IN1
analog_reconfig_readdata_base[31] => analog_reconfig_readdata_base[31].IN1
arb_req <= alt_xcvr_reconfig_analog_av:reconfig_analog_cv.arb_req
arb_grant => arb_grant.IN1


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv
reconfig_clk => reconfig_clk.IN3
reset => reset.IN3
analog_reconfig_address[0] => analog_reconfig_address[0].IN1
analog_reconfig_address[1] => analog_reconfig_address[1].IN1
analog_reconfig_address[2] => analog_reconfig_address[2].IN1
analog_reconfig_writedata[0] => analog_reconfig_writedata[0].IN1
analog_reconfig_writedata[1] => analog_reconfig_writedata[1].IN1
analog_reconfig_writedata[2] => analog_reconfig_writedata[2].IN1
analog_reconfig_writedata[3] => analog_reconfig_writedata[3].IN1
analog_reconfig_writedata[4] => analog_reconfig_writedata[4].IN1
analog_reconfig_writedata[5] => analog_reconfig_writedata[5].IN1
analog_reconfig_writedata[6] => analog_reconfig_writedata[6].IN1
analog_reconfig_writedata[7] => analog_reconfig_writedata[7].IN1
analog_reconfig_writedata[8] => analog_reconfig_writedata[8].IN1
analog_reconfig_writedata[9] => analog_reconfig_writedata[9].IN1
analog_reconfig_writedata[10] => analog_reconfig_writedata[10].IN1
analog_reconfig_writedata[11] => analog_reconfig_writedata[11].IN1
analog_reconfig_writedata[12] => analog_reconfig_writedata[12].IN1
analog_reconfig_writedata[13] => analog_reconfig_writedata[13].IN1
analog_reconfig_writedata[14] => analog_reconfig_writedata[14].IN1
analog_reconfig_writedata[15] => analog_reconfig_writedata[15].IN1
analog_reconfig_writedata[16] => analog_reconfig_writedata[16].IN1
analog_reconfig_writedata[17] => analog_reconfig_writedata[17].IN1
analog_reconfig_writedata[18] => analog_reconfig_writedata[18].IN1
analog_reconfig_writedata[19] => analog_reconfig_writedata[19].IN1
analog_reconfig_writedata[20] => analog_reconfig_writedata[20].IN1
analog_reconfig_writedata[21] => analog_reconfig_writedata[21].IN1
analog_reconfig_writedata[22] => analog_reconfig_writedata[22].IN1
analog_reconfig_writedata[23] => analog_reconfig_writedata[23].IN1
analog_reconfig_writedata[24] => analog_reconfig_writedata[24].IN1
analog_reconfig_writedata[25] => analog_reconfig_writedata[25].IN1
analog_reconfig_writedata[26] => analog_reconfig_writedata[26].IN1
analog_reconfig_writedata[27] => analog_reconfig_writedata[27].IN1
analog_reconfig_writedata[28] => analog_reconfig_writedata[28].IN1
analog_reconfig_writedata[29] => analog_reconfig_writedata[29].IN1
analog_reconfig_writedata[30] => analog_reconfig_writedata[30].IN1
analog_reconfig_writedata[31] => analog_reconfig_writedata[31].IN1
analog_reconfig_write => analog_reconfig_write.IN1
analog_reconfig_read => analog_reconfig_read.IN1
analog_reconfig_readdata[0] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[1] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[2] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[3] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[4] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[5] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[6] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[7] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[8] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[9] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[10] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[11] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[12] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[13] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[14] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[15] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[16] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[17] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[18] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[19] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[20] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[21] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[22] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[23] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[24] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[25] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[26] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[27] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[28] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[29] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[30] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_readdata[31] <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_readdata
analog_reconfig_waitrequest <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_waitrequest
analog_reconfig_done <= alt_xreconf_uif:inst_xreconf_uif.user_reconfig_done
analog_reconfig_irq_from_base => analog_reconfig_irq_from_base.IN1
analog_reconfig_waitrequest_from_base => analog_reconfig_waitrequest_from_base.IN2
analog_reconfig_address_base[0] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_address_base
analog_reconfig_address_base[1] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_address_base
analog_reconfig_address_base[2] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_address_base
analog_reconfig_writedata_base[0] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[1] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[2] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[3] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[4] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[5] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[6] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[7] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[8] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[9] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[10] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[11] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[12] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[13] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[14] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[15] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[16] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[17] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[18] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[19] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[20] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[21] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[22] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[23] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[24] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[25] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[26] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[27] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[28] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[29] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[30] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_writedata_base[31] <= alt_xreconf_cif:inst_xreconf_cif.reconfig_writedata_base
analog_reconfig_write_base <= alt_xreconf_cif:inst_xreconf_cif.reconfig_write_base
analog_reconfig_read_base <= alt_xreconf_cif:inst_xreconf_cif.reconfig_read_base
analog_reconfig_readdata_base[0] => analog_reconfig_readdata_base[0].IN1
analog_reconfig_readdata_base[1] => analog_reconfig_readdata_base[1].IN1
analog_reconfig_readdata_base[2] => analog_reconfig_readdata_base[2].IN1
analog_reconfig_readdata_base[3] => analog_reconfig_readdata_base[3].IN1
analog_reconfig_readdata_base[4] => analog_reconfig_readdata_base[4].IN1
analog_reconfig_readdata_base[5] => analog_reconfig_readdata_base[5].IN1
analog_reconfig_readdata_base[6] => analog_reconfig_readdata_base[6].IN1
analog_reconfig_readdata_base[7] => analog_reconfig_readdata_base[7].IN1
analog_reconfig_readdata_base[8] => analog_reconfig_readdata_base[8].IN1
analog_reconfig_readdata_base[9] => analog_reconfig_readdata_base[9].IN1
analog_reconfig_readdata_base[10] => analog_reconfig_readdata_base[10].IN1
analog_reconfig_readdata_base[11] => analog_reconfig_readdata_base[11].IN1
analog_reconfig_readdata_base[12] => analog_reconfig_readdata_base[12].IN1
analog_reconfig_readdata_base[13] => analog_reconfig_readdata_base[13].IN1
analog_reconfig_readdata_base[14] => analog_reconfig_readdata_base[14].IN1
analog_reconfig_readdata_base[15] => analog_reconfig_readdata_base[15].IN1
analog_reconfig_readdata_base[16] => analog_reconfig_readdata_base[16].IN1
analog_reconfig_readdata_base[17] => analog_reconfig_readdata_base[17].IN1
analog_reconfig_readdata_base[18] => analog_reconfig_readdata_base[18].IN1
analog_reconfig_readdata_base[19] => analog_reconfig_readdata_base[19].IN1
analog_reconfig_readdata_base[20] => analog_reconfig_readdata_base[20].IN1
analog_reconfig_readdata_base[21] => analog_reconfig_readdata_base[21].IN1
analog_reconfig_readdata_base[22] => analog_reconfig_readdata_base[22].IN1
analog_reconfig_readdata_base[23] => analog_reconfig_readdata_base[23].IN1
analog_reconfig_readdata_base[24] => analog_reconfig_readdata_base[24].IN1
analog_reconfig_readdata_base[25] => analog_reconfig_readdata_base[25].IN1
analog_reconfig_readdata_base[26] => analog_reconfig_readdata_base[26].IN1
analog_reconfig_readdata_base[27] => analog_reconfig_readdata_base[27].IN1
analog_reconfig_readdata_base[28] => analog_reconfig_readdata_base[28].IN1
analog_reconfig_readdata_base[29] => analog_reconfig_readdata_base[29].IN1
analog_reconfig_readdata_base[30] => analog_reconfig_readdata_base[30].IN1
analog_reconfig_readdata_base[31] => analog_reconfig_readdata_base[31].IN1
arb_grant => arb_grant.IN1
arb_req <= alt_xreconf_cif:inst_xreconf_cif.arb_req


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif
reconfig_clk => reconfig_clk.IN1
reset => reset.IN1
user_reconfig_address[0] => Mux0.IN10
user_reconfig_address[0] => Decoder0.IN2
user_reconfig_address[0] => Mux1.IN4
user_reconfig_address[0] => Mux2.IN4
user_reconfig_address[0] => Mux3.IN4
user_reconfig_address[0] => Mux4.IN10
user_reconfig_address[0] => Mux5.IN10
user_reconfig_address[0] => Mux6.IN10
user_reconfig_address[0] => Mux7.IN10
user_reconfig_address[0] => Mux8.IN10
user_reconfig_address[0] => Mux9.IN10
user_reconfig_address[0] => Mux10.IN10
user_reconfig_address[0] => Mux11.IN10
user_reconfig_address[0] => Mux12.IN10
user_reconfig_address[0] => Mux13.IN10
user_reconfig_address[0] => Mux14.IN10
user_reconfig_address[0] => Mux15.IN10
user_reconfig_address[0] => Mux16.IN10
user_reconfig_address[0] => Mux17.IN10
user_reconfig_address[0] => Mux18.IN10
user_reconfig_address[0] => Mux19.IN10
user_reconfig_address[0] => Mux20.IN10
user_reconfig_address[0] => Mux21.IN10
user_reconfig_address[0] => Mux22.IN10
user_reconfig_address[0] => Mux23.IN10
user_reconfig_address[0] => Mux24.IN10
user_reconfig_address[0] => Mux25.IN10
user_reconfig_address[0] => Mux26.IN8
user_reconfig_address[0] => Mux27.IN8
user_reconfig_address[0] => Mux28.IN9
user_reconfig_address[0] => Mux29.IN9
user_reconfig_address[0] => Mux30.IN8
user_reconfig_address[0] => Mux31.IN8
user_reconfig_address[0] => Mux32.IN8
user_reconfig_address[0] => Mux33.IN8
user_reconfig_address[0] => Mux34.IN8
user_reconfig_address[0] => Mux35.IN8
user_reconfig_address[1] => Mux0.IN9
user_reconfig_address[1] => Decoder0.IN1
user_reconfig_address[1] => Mux1.IN3
user_reconfig_address[1] => Mux2.IN3
user_reconfig_address[1] => Mux3.IN3
user_reconfig_address[1] => Mux4.IN9
user_reconfig_address[1] => Mux5.IN9
user_reconfig_address[1] => Mux6.IN9
user_reconfig_address[1] => Mux7.IN9
user_reconfig_address[1] => Mux8.IN9
user_reconfig_address[1] => Mux9.IN9
user_reconfig_address[1] => Mux10.IN9
user_reconfig_address[1] => Mux11.IN9
user_reconfig_address[1] => Mux12.IN9
user_reconfig_address[1] => Mux13.IN9
user_reconfig_address[1] => Mux14.IN9
user_reconfig_address[1] => Mux15.IN9
user_reconfig_address[1] => Mux16.IN9
user_reconfig_address[1] => Mux17.IN9
user_reconfig_address[1] => Mux18.IN9
user_reconfig_address[1] => Mux19.IN9
user_reconfig_address[1] => Mux20.IN9
user_reconfig_address[1] => Mux21.IN9
user_reconfig_address[1] => Mux22.IN9
user_reconfig_address[1] => Mux23.IN9
user_reconfig_address[1] => Mux24.IN9
user_reconfig_address[1] => Mux25.IN9
user_reconfig_address[1] => Mux26.IN7
user_reconfig_address[1] => Mux27.IN7
user_reconfig_address[1] => Mux28.IN8
user_reconfig_address[1] => Mux29.IN8
user_reconfig_address[1] => Mux30.IN7
user_reconfig_address[1] => Mux31.IN7
user_reconfig_address[1] => Mux32.IN7
user_reconfig_address[1] => Mux33.IN7
user_reconfig_address[1] => Mux34.IN7
user_reconfig_address[1] => Mux35.IN7
user_reconfig_address[2] => Mux0.IN8
user_reconfig_address[2] => Decoder0.IN0
user_reconfig_address[2] => Mux1.IN2
user_reconfig_address[2] => Mux2.IN2
user_reconfig_address[2] => Mux3.IN2
user_reconfig_address[2] => Mux4.IN8
user_reconfig_address[2] => Mux5.IN8
user_reconfig_address[2] => Mux6.IN8
user_reconfig_address[2] => Mux7.IN8
user_reconfig_address[2] => Mux8.IN8
user_reconfig_address[2] => Mux9.IN8
user_reconfig_address[2] => Mux10.IN8
user_reconfig_address[2] => Mux11.IN8
user_reconfig_address[2] => Mux12.IN8
user_reconfig_address[2] => Mux13.IN8
user_reconfig_address[2] => Mux14.IN8
user_reconfig_address[2] => Mux15.IN8
user_reconfig_address[2] => Mux16.IN8
user_reconfig_address[2] => Mux17.IN8
user_reconfig_address[2] => Mux18.IN8
user_reconfig_address[2] => Mux19.IN8
user_reconfig_address[2] => Mux20.IN8
user_reconfig_address[2] => Mux21.IN8
user_reconfig_address[2] => Mux22.IN8
user_reconfig_address[2] => Mux23.IN8
user_reconfig_address[2] => Mux24.IN8
user_reconfig_address[2] => Mux25.IN8
user_reconfig_address[2] => Mux26.IN6
user_reconfig_address[2] => Mux27.IN6
user_reconfig_address[2] => Mux28.IN7
user_reconfig_address[2] => Mux29.IN7
user_reconfig_address[2] => Mux30.IN6
user_reconfig_address[2] => Mux31.IN6
user_reconfig_address[2] => Mux32.IN6
user_reconfig_address[2] => Mux33.IN6
user_reconfig_address[2] => Mux34.IN6
user_reconfig_address[2] => Mux35.IN6
user_reconfig_writedata[0] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[0] => uif_addr_offset.DATAB
user_reconfig_writedata[0] => uif_writedata.DATAB
user_reconfig_writedata[0] => uif_go.OUTPUTSELECT
user_reconfig_writedata[0] => uif_mode.OUTPUTSELECT
user_reconfig_writedata[0] => uif_mode.OUTPUTSELECT
user_reconfig_writedata[0] => uif_mode.OUTPUTSELECT
user_reconfig_writedata[1] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[1] => uif_addr_offset.DATAB
user_reconfig_writedata[1] => uif_writedata.DATAB
user_reconfig_writedata[1] => uif_mode.OUTPUTSELECT
user_reconfig_writedata[1] => uif_mode.OUTPUTSELECT
user_reconfig_writedata[1] => uif_mode.OUTPUTSELECT
user_reconfig_writedata[1] => uif_go.DATAA
user_reconfig_writedata[2] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[2] => uif_addr_offset.DATAB
user_reconfig_writedata[2] => uif_writedata.DATAB
user_reconfig_writedata[3] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[3] => uif_addr_offset.DATAB
user_reconfig_writedata[3] => uif_writedata.DATAB
user_reconfig_writedata[4] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[4] => uif_addr_offset.DATAB
user_reconfig_writedata[4] => uif_writedata.DATAB
user_reconfig_writedata[5] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[5] => uif_addr_offset.DATAB
user_reconfig_writedata[5] => uif_writedata.DATAB
user_reconfig_writedata[6] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[6] => uif_writedata.DATAB
user_reconfig_writedata[7] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[7] => uif_writedata.DATAB
user_reconfig_writedata[8] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[8] => uif_writedata.DATAB
user_reconfig_writedata[9] => uif_logical_ch_addr.DATAB
user_reconfig_writedata[9] => uif_writedata.DATAB
user_reconfig_writedata[10] => uif_writedata.DATAB
user_reconfig_writedata[11] => uif_writedata.DATAB
user_reconfig_writedata[12] => uif_writedata.DATAB
user_reconfig_writedata[13] => uif_writedata.DATAB
user_reconfig_writedata[14] => uif_writedata.DATAB
user_reconfig_writedata[15] => uif_writedata.DATAB
user_reconfig_writedata[16] => uif_writedata.DATAB
user_reconfig_writedata[17] => uif_writedata.DATAB
user_reconfig_writedata[18] => uif_writedata.DATAB
user_reconfig_writedata[19] => uif_writedata.DATAB
user_reconfig_writedata[20] => uif_writedata.DATAB
user_reconfig_writedata[21] => uif_writedata.DATAB
user_reconfig_writedata[22] => uif_writedata.DATAB
user_reconfig_writedata[23] => uif_writedata.DATAB
user_reconfig_writedata[24] => uif_writedata.DATAB
user_reconfig_writedata[25] => uif_writedata.DATAB
user_reconfig_writedata[26] => uif_writedata.DATAB
user_reconfig_writedata[27] => uif_writedata.DATAB
user_reconfig_writedata[28] => uif_writedata.DATAB
user_reconfig_writedata[29] => uif_writedata.DATAB
user_reconfig_writedata[30] => uif_writedata.DATAB
user_reconfig_writedata[31] => uif_writedata.DATAB
user_reconfig_write => always0.IN0
user_reconfig_write => always0.IN0
user_reconfig_read => user_reconfig_read.IN1
user_reconfig_readdata[0] <= user_reconfig_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[1] <= user_reconfig_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[2] <= user_reconfig_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[3] <= user_reconfig_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[4] <= user_reconfig_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[5] <= user_reconfig_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[6] <= user_reconfig_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[7] <= user_reconfig_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[8] <= user_reconfig_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[9] <= user_reconfig_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[10] <= user_reconfig_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[11] <= user_reconfig_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[12] <= user_reconfig_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[13] <= user_reconfig_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[14] <= user_reconfig_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[15] <= user_reconfig_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[16] <= user_reconfig_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[17] <= user_reconfig_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[18] <= user_reconfig_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[19] <= user_reconfig_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[20] <= user_reconfig_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[21] <= user_reconfig_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[22] <= user_reconfig_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[23] <= user_reconfig_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[24] <= user_reconfig_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[25] <= user_reconfig_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[26] <= user_reconfig_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[27] <= user_reconfig_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[28] <= user_reconfig_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[29] <= user_reconfig_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[30] <= user_reconfig_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_readdata[31] <= user_reconfig_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
user_reconfig_waitrequest <= altera_wait_generate:wait_gen.wait_req
user_reconfig_done <= uif_busy.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[0] <= uif_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[1] <= uif_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[2] <= uif_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[3] <= uif_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[4] <= uif_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[5] <= uif_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[6] <= uif_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[7] <= uif_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[8] <= uif_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[9] <= uif_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[10] <= uif_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[11] <= uif_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[12] <= uif_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[13] <= uif_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[14] <= uif_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[15] <= uif_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[16] <= uif_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[17] <= uif_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[18] <= uif_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[19] <= uif_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[20] <= uif_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[21] <= uif_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[22] <= uif_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[23] <= uif_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[24] <= uif_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[25] <= uif_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[26] <= uif_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[27] <= uif_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[28] <= uif_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[29] <= uif_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[30] <= uif_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_writedata[31] <= uif_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_addr_offset[0] <= uif_addr_offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_addr_offset[1] <= uif_addr_offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_addr_offset[2] <= uif_addr_offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_addr_offset[3] <= uif_addr_offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_addr_offset[4] <= uif_addr_offset[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_addr_offset[5] <= uif_addr_offset[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_mode[0] <= uif_mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_mode[1] <= uif_mode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_mode[2] <= uif_mode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_ctrl[0] <= uif_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_ctrl[1] <= uif_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[0] <= uif_logical_ch_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[1] <= uif_logical_ch_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[2] <= uif_logical_ch_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[3] <= uif_logical_ch_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[4] <= uif_logical_ch_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[5] <= uif_logical_ch_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[6] <= uif_logical_ch_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[7] <= uif_logical_ch_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[8] <= uif_logical_ch_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_logical_ch_addr[9] <= uif_logical_ch_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_go <= uif_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[0] => user_reconfig_readdata.DATAB
uif_readdata[1] => user_reconfig_readdata.DATAB
uif_readdata[2] => user_reconfig_readdata.DATAB
uif_readdata[3] => user_reconfig_readdata.DATAB
uif_readdata[4] => user_reconfig_readdata.DATAB
uif_readdata[5] => user_reconfig_readdata.DATAB
uif_readdata[6] => user_reconfig_readdata.DATAB
uif_readdata[7] => user_reconfig_readdata.DATAB
uif_readdata[8] => user_reconfig_readdata.DATAB
uif_readdata[9] => user_reconfig_readdata.DATAB
uif_readdata[10] => user_reconfig_readdata.DATAB
uif_readdata[11] => user_reconfig_readdata.DATAB
uif_readdata[12] => user_reconfig_readdata.DATAB
uif_readdata[13] => user_reconfig_readdata.DATAB
uif_readdata[14] => user_reconfig_readdata.DATAB
uif_readdata[15] => user_reconfig_readdata.DATAB
uif_readdata[16] => user_reconfig_readdata.DATAB
uif_readdata[17] => user_reconfig_readdata.DATAB
uif_readdata[18] => user_reconfig_readdata.DATAB
uif_readdata[19] => user_reconfig_readdata.DATAB
uif_readdata[20] => user_reconfig_readdata.DATAB
uif_readdata[21] => user_reconfig_readdata.DATAB
uif_readdata[22] => user_reconfig_readdata.DATAB
uif_readdata[23] => user_reconfig_readdata.DATAB
uif_readdata[24] => user_reconfig_readdata.DATAB
uif_readdata[25] => user_reconfig_readdata.DATAB
uif_readdata[26] => user_reconfig_readdata.DATAB
uif_readdata[27] => user_reconfig_readdata.DATAB
uif_readdata[28] => user_reconfig_readdata.DATAB
uif_readdata[29] => user_reconfig_readdata.DATAB
uif_readdata[30] => user_reconfig_readdata.DATAB
uif_readdata[31] => user_reconfig_readdata.DATAB
uif_phreaddata[0] => user_reconfig_readdata.DATAB
uif_phreaddata[1] => user_reconfig_readdata.DATAB
uif_phreaddata[2] => user_reconfig_readdata.DATAB
uif_phreaddata[3] => user_reconfig_readdata.DATAB
uif_phreaddata[4] => user_reconfig_readdata.DATAB
uif_phreaddata[5] => user_reconfig_readdata.DATAB
uif_phreaddata[6] => user_reconfig_readdata.DATAB
uif_phreaddata[7] => user_reconfig_readdata.DATAB
uif_phreaddata[8] => user_reconfig_readdata.DATAB
uif_phreaddata[9] => user_reconfig_readdata.DATAB
uif_phreaddata[10] => user_reconfig_readdata.DATAB
uif_phreaddata[11] => user_reconfig_readdata.DATAB
uif_phreaddata[12] => user_reconfig_readdata.DATAB
uif_phreaddata[13] => user_reconfig_readdata.DATAB
uif_phreaddata[14] => user_reconfig_readdata.DATAB
uif_phreaddata[15] => user_reconfig_readdata.DATAB
uif_phreaddata[16] => user_reconfig_readdata.DATAB
uif_phreaddata[17] => user_reconfig_readdata.DATAB
uif_phreaddata[18] => user_reconfig_readdata.DATAB
uif_phreaddata[19] => user_reconfig_readdata.DATAB
uif_phreaddata[20] => user_reconfig_readdata.DATAB
uif_phreaddata[21] => user_reconfig_readdata.DATAB
uif_phreaddata[22] => user_reconfig_readdata.DATAB
uif_phreaddata[23] => user_reconfig_readdata.DATAB
uif_phreaddata[24] => user_reconfig_readdata.DATAB
uif_phreaddata[25] => user_reconfig_readdata.DATAB
uif_phreaddata[26] => user_reconfig_readdata.DATAB
uif_phreaddata[27] => user_reconfig_readdata.DATAB
uif_phreaddata[28] => user_reconfig_readdata.DATAB
uif_phreaddata[29] => user_reconfig_readdata.DATAB
uif_phreaddata[30] => user_reconfig_readdata.DATAB
uif_phreaddata[31] => user_reconfig_readdata.DATAB
uif_illegal_pch_error => int_status_error.IN1
uif_illegal_offset_error => int_status_error.IN1
uif_busy => Mux27.IN10
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => user_reconfig_readdata.OUTPUTSELECT
uif_busy => always0.IN1
uif_busy => always0.IN0
uif_busy => user_reconfig_done.DATAIN


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen
rst => rst.IN1
clk => clk.IN1
launch_signal => wait_reg.IN1
launch_signal => wait_req.IN1
launch_signal => wait_req.IN1
launch_signal => launch_reg.DATAIN
wait_req <= wait_req.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl
clk => alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.clk
clk => alt_xreconf_analog_rmw_av:inst_rmw_sm.clk
clk => uif_illegal_offset_error~reg0.CLK
clk => uif_illegal_pch_error~reg0.CLK
clk => lpbk_postcdr_reg.CLK
clk => lpbk_precdr_reg.CLK
clk => lpbk_done.CLK
clk => lpbk_go.CLK
clk => lpbk_lock.CLK
reset => alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.reset
reset => alt_xreconf_analog_rmw_av:inst_rmw_sm.reset
reset => uif_illegal_offset_error~reg0.ACLR
reset => uif_illegal_pch_error~reg0.ACLR
reset => lpbk_postcdr_reg.ACLR
reset => lpbk_precdr_reg.ACLR
reset => lpbk_done.ACLR
reset => lpbk_go.ACLR
reset => lpbk_lock.ACLR
uif_addr_offset[0] => Decoder2.IN5
uif_addr_offset[0] => Decoder3.IN5
uif_addr_offset[0] => Equal0.IN31
uif_addr_offset[0] => Equal1.IN1
uif_addr_offset[0] => Equal3.IN1
uif_addr_offset[1] => Decoder2.IN4
uif_addr_offset[1] => Decoder3.IN4
uif_addr_offset[1] => Equal0.IN30
uif_addr_offset[1] => Equal1.IN31
uif_addr_offset[1] => Equal3.IN31
uif_addr_offset[2] => Decoder2.IN3
uif_addr_offset[2] => Decoder3.IN3
uif_addr_offset[2] => Equal0.IN29
uif_addr_offset[2] => Equal1.IN30
uif_addr_offset[2] => Equal3.IN30
uif_addr_offset[3] => Decoder2.IN2
uif_addr_offset[3] => Decoder3.IN2
uif_addr_offset[3] => Equal0.IN28
uif_addr_offset[3] => Equal1.IN29
uif_addr_offset[3] => Equal3.IN29
uif_addr_offset[4] => Decoder2.IN1
uif_addr_offset[4] => Decoder3.IN1
uif_addr_offset[4] => Equal0.IN27
uif_addr_offset[4] => Equal1.IN28
uif_addr_offset[4] => Equal3.IN0
uif_addr_offset[5] => Decoder2.IN0
uif_addr_offset[5] => Decoder3.IN0
uif_addr_offset[5] => Equal0.IN0
uif_addr_offset[5] => Equal1.IN0
uif_addr_offset[5] => Equal3.IN28
uif_go => comb.IN1
uif_mode[0] => alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.uif_mode[0]
uif_mode[0] => alt_xreconf_analog_rmw_av:inst_rmw_sm.uif_mode[0]
uif_mode[0] => Equal5.IN0
uif_mode[0] => Equal6.IN2
uif_mode[1] => alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.uif_mode[1]
uif_mode[1] => alt_xreconf_analog_rmw_av:inst_rmw_sm.uif_mode[1]
uif_mode[1] => Equal5.IN2
uif_mode[1] => Equal6.IN1
uif_mode[2] => alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.uif_mode[2]
uif_mode[2] => alt_xreconf_analog_rmw_av:inst_rmw_sm.uif_mode[2]
uif_mode[2] => Equal5.IN1
uif_mode[2] => Equal6.IN0
uif_writedata[0] => datain_rmw.DATAA
uif_writedata[0] => datain_rmw.DATAA
uif_writedata[0] => Decoder0.IN1
uif_writedata[0] => Decoder1.IN1
uif_writedata[0] => Selector6.IN10
uif_writedata[0] => lpbk_postcdr_reg.DATAB
uif_writedata[0] => Selector6.IN11
uif_writedata[0] => lpbk_precdr_reg.DATAIN
uif_writedata[1] => Decoder0.IN0
uif_writedata[1] => Decoder1.IN0
uif_writedata[1] => Selector5.IN5
uif_writedata[1] => datain_rmw.DATAB
uif_writedata[2] => datain_rmw[2].DATAB
uif_writedata[3] => datain_rmw[3].DATAB
uif_writedata[4] => datain_rmw[4].DATAB
uif_writedata[5] => datain_rmw[5].DATAB
uif_writedata[6] => datain_rmw[6].DATAB
uif_writedata[7] => datain_rmw[7].DATAB
uif_writedata[8] => datain_rmw[8].DATAB
uif_writedata[9] => datain_rmw[9].DATAB
uif_writedata[10] => datain_rmw[10].DATAB
uif_writedata[11] => datain_rmw[11].DATAB
uif_writedata[12] => datain_rmw[12].DATAB
uif_writedata[13] => datain_rmw[13].DATAB
uif_writedata[14] => datain_rmw[14].DATAB
uif_writedata[15] => datain_rmw[15].DATAB
uif_writedata[16] => datain_rmw[16].DATAB
uif_writedata[17] => datain_rmw[17].DATAB
uif_writedata[18] => datain_rmw[18].DATAB
uif_writedata[19] => datain_rmw[19].DATAB
uif_writedata[20] => datain_rmw[20].DATAB
uif_writedata[21] => datain_rmw[21].DATAB
uif_writedata[22] => datain_rmw[22].DATAB
uif_writedata[23] => datain_rmw[23].DATAB
uif_writedata[24] => datain_rmw[24].DATAB
uif_writedata[25] => datain_rmw[25].DATAB
uif_writedata[26] => datain_rmw[26].DATAB
uif_writedata[27] => datain_rmw[27].DATAB
uif_writedata[28] => datain_rmw[28].DATAB
uif_writedata[29] => datain_rmw[29].DATAB
uif_writedata[30] => datain_rmw[30].DATAB
uif_writedata[31] => datain_rmw[31].DATAB
uif_busy <= alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.uif_busy
uif_illegal_pch_error <= uif_illegal_pch_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_illegal_offset_error <= uif_illegal_offset_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[0] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[1] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[2] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[3] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[4] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[5] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[6] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[7] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[8] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[9] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[10] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[11] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[12] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[13] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[14] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[15] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[16] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[17] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[18] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[19] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[20] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[21] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[22] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[23] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[24] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[25] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[26] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[27] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[28] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[29] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[30] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
uif_readdata[31] <= uif_readdata.DB_MAX_OUTPUT_PORT_TYPE
ctrl_go <= alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.ctrl_go
ctrl_opcode[0] <= alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.ctrl_opcode[0]
ctrl_opcode[1] <= alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.ctrl_opcode[1]
ctrl_opcode[2] <= alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.ctrl_opcode[2]
ctrl_lock <= alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.ctrl_lock
ctrl_wait => alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.ctrl_wait
ctrl_illegal_phy_ch => alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm.illegal_ph_ch
ctrl_illegal_phy_ch => uif_illegal_pch_error~reg0.DATAIN
ctrl_readdata[0] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[0]
ctrl_readdata[0] => ShiftRight0.IN33
ctrl_readdata[1] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[1]
ctrl_readdata[1] => ShiftRight0.IN32
ctrl_readdata[2] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[2]
ctrl_readdata[2] => ShiftRight0.IN31
ctrl_readdata[3] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[3]
ctrl_readdata[3] => ShiftRight0.IN30
ctrl_readdata[4] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[4]
ctrl_readdata[4] => ShiftRight0.IN29
ctrl_readdata[5] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[5]
ctrl_readdata[5] => ShiftRight0.IN28
ctrl_readdata[6] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[6]
ctrl_readdata[6] => ShiftRight0.IN27
ctrl_readdata[7] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[7]
ctrl_readdata[7] => ShiftRight0.IN26
ctrl_readdata[8] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[8]
ctrl_readdata[8] => ShiftRight0.IN25
ctrl_readdata[9] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[9]
ctrl_readdata[9] => ShiftRight0.IN24
ctrl_readdata[10] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[10]
ctrl_readdata[10] => ShiftRight0.IN23
ctrl_readdata[11] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[11]
ctrl_readdata[11] => ShiftRight0.IN22
ctrl_readdata[12] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[12]
ctrl_readdata[12] => ShiftRight0.IN21
ctrl_readdata[13] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[13]
ctrl_readdata[13] => ShiftRight0.IN20
ctrl_readdata[14] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[14]
ctrl_readdata[14] => ShiftRight0.IN19
ctrl_readdata[15] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[15]
ctrl_readdata[15] => ShiftRight0.IN18
ctrl_readdata[16] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[16]
ctrl_readdata[16] => ShiftRight0.IN17
ctrl_readdata[17] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[17]
ctrl_readdata[17] => ShiftRight0.IN16
ctrl_readdata[18] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[18]
ctrl_readdata[18] => ShiftRight0.IN15
ctrl_readdata[19] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[19]
ctrl_readdata[19] => ShiftRight0.IN14
ctrl_readdata[20] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[20]
ctrl_readdata[20] => ShiftRight0.IN13
ctrl_readdata[21] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[21]
ctrl_readdata[21] => ShiftRight0.IN12
ctrl_readdata[22] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[22]
ctrl_readdata[22] => ShiftRight0.IN11
ctrl_readdata[23] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[23]
ctrl_readdata[23] => ShiftRight0.IN10
ctrl_readdata[24] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[24]
ctrl_readdata[24] => ShiftRight0.IN9
ctrl_readdata[25] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[25]
ctrl_readdata[25] => ShiftRight0.IN8
ctrl_readdata[26] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[26]
ctrl_readdata[26] => ShiftRight0.IN7
ctrl_readdata[27] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[27]
ctrl_readdata[27] => ShiftRight0.IN6
ctrl_readdata[28] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[28]
ctrl_readdata[28] => ShiftRight0.IN5
ctrl_readdata[29] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[29]
ctrl_readdata[29] => ShiftRight0.IN4
ctrl_readdata[30] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[30]
ctrl_readdata[30] => ShiftRight0.IN3
ctrl_readdata[31] => alt_xreconf_analog_rmw_av:inst_rmw_sm.readdata[31]
ctrl_readdata[31] => ShiftRight0.IN2
ctrl_writedata[0] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[0]
ctrl_writedata[1] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[1]
ctrl_writedata[2] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[2]
ctrl_writedata[3] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[3]
ctrl_writedata[4] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[4]
ctrl_writedata[5] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[5]
ctrl_writedata[6] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[6]
ctrl_writedata[7] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[7]
ctrl_writedata[8] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[8]
ctrl_writedata[9] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[9]
ctrl_writedata[10] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[10]
ctrl_writedata[11] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[11]
ctrl_writedata[12] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[12]
ctrl_writedata[13] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[13]
ctrl_writedata[14] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[14]
ctrl_writedata[15] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[15]
ctrl_writedata[16] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[16]
ctrl_writedata[17] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[17]
ctrl_writedata[18] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[18]
ctrl_writedata[19] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[19]
ctrl_writedata[20] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[20]
ctrl_writedata[21] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[21]
ctrl_writedata[22] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[22]
ctrl_writedata[23] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[23]
ctrl_writedata[24] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[24]
ctrl_writedata[25] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[25]
ctrl_writedata[26] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[26]
ctrl_writedata[27] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[27]
ctrl_writedata[28] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[28]
ctrl_writedata[29] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[29]
ctrl_writedata[30] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[30]
ctrl_writedata[31] <= alt_xreconf_analog_rmw_av:inst_rmw_sm.outdata[31]
ctrl_addr_offset[0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
ctrl_addr_offset[1] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
ctrl_addr_offset[2] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
ctrl_addr_offset[3] <= <GND>
ctrl_addr_offset[4] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ctrl_addr_offset[5] <= <GND>
ctrl_addr_offset[6] <= <GND>
ctrl_addr_offset[7] <= <GND>
ctrl_addr_offset[8] <= <GND>
ctrl_addr_offset[9] <= <GND>
ctrl_addr_offset[10] <= <GND>
waitrequest_from_base => alt_xreconf_analog_rmw_av:inst_rmw_sm.waitrequest_from_base


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm
clk => lpbk_lock_ack~reg0.CLK
clk => ctrl_opcode[0]~reg0.CLK
clk => ctrl_opcode[1]~reg0.CLK
clk => ctrl_opcode[2]~reg0.CLK
clk => ctrl_lock~reg0.CLK
clk => ctrl_go~reg0.CLK
clk => uif_busy~reg0.CLK
clk => state~1.DATAIN
reset => lpbk_lock_ack~reg0.ACLR
reset => ctrl_opcode[0]~reg0.ACLR
reset => ctrl_opcode[1]~reg0.ACLR
reset => ctrl_opcode[2]~reg0.ACLR
reset => ctrl_lock~reg0.ACLR
reset => ctrl_go~reg0.ACLR
reset => uif_busy~reg0.ACLR
reset => state~3.DATAIN
uif_go => always0.IN1
uif_go => always0.IN0
uif_go => Selector2.IN3
uif_go => Selector5.IN1
uif_mode[0] => Equal0.IN0
uif_mode[0] => Equal1.IN2
uif_mode[1] => Equal0.IN2
uif_mode[1] => Equal1.IN0
uif_mode[2] => Equal0.IN1
uif_mode[2] => Equal1.IN1
uif_busy <= uif_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_go <= ctrl_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_opcode[0] <= ctrl_opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_opcode[1] <= ctrl_opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_opcode[2] <= ctrl_opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_lock <= ctrl_lock~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_wait => Selector1.IN3
ctrl_wait => Selector4.IN3
ctrl_wait => Selector0.IN2
ctrl_wait => always0.IN0
ctrl_wait => always0.IN0
ctrl_wait => next_state.STATE_LOCK_CHK.DATAB
illegal_offset_f => always0.IN1
illegal_offset_f => always0.IN1
illegal_ph_ch => always0.IN1
illegal_ph_ch => always0.IN1
lpbk_lock => Selector5.IN3
lpbk_lock => ctrl_lock.OUTPUTSELECT
lpbk_lock => Selector0.IN4
lpbk_lock_ack <= lpbk_lock_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm
clk => outdata[0]~reg0.CLK
clk => outdata[1]~reg0.CLK
clk => outdata[2]~reg0.CLK
clk => outdata[3]~reg0.CLK
clk => outdata[4]~reg0.CLK
clk => outdata[5]~reg0.CLK
clk => outdata[6]~reg0.CLK
clk => outdata[7]~reg0.CLK
clk => outdata[8]~reg0.CLK
clk => outdata[9]~reg0.CLK
clk => outdata[10]~reg0.CLK
clk => outdata[11]~reg0.CLK
clk => outdata[12]~reg0.CLK
clk => outdata[13]~reg0.CLK
clk => outdata[14]~reg0.CLK
clk => outdata[15]~reg0.CLK
clk => outdata[16]~reg0.CLK
clk => outdata[17]~reg0.CLK
clk => outdata[18]~reg0.CLK
clk => outdata[19]~reg0.CLK
clk => outdata[20]~reg0.CLK
clk => outdata[21]~reg0.CLK
clk => outdata[22]~reg0.CLK
clk => outdata[23]~reg0.CLK
clk => outdata[24]~reg0.CLK
clk => outdata[25]~reg0.CLK
clk => outdata[26]~reg0.CLK
clk => outdata[27]~reg0.CLK
clk => outdata[28]~reg0.CLK
clk => outdata[29]~reg0.CLK
clk => outdata[30]~reg0.CLK
clk => outdata[31]~reg0.CLK
reset => outdata[0]~reg0.ACLR
reset => outdata[1]~reg0.ACLR
reset => outdata[2]~reg0.ACLR
reset => outdata[3]~reg0.ACLR
reset => outdata[4]~reg0.ACLR
reset => outdata[5]~reg0.ACLR
reset => outdata[6]~reg0.ACLR
reset => outdata[7]~reg0.ACLR
reset => outdata[8]~reg0.ACLR
reset => outdata[9]~reg0.ACLR
reset => outdata[10]~reg0.ACLR
reset => outdata[11]~reg0.ACLR
reset => outdata[12]~reg0.ACLR
reset => outdata[13]~reg0.ACLR
reset => outdata[14]~reg0.ACLR
reset => outdata[15]~reg0.ACLR
reset => outdata[16]~reg0.ACLR
reset => outdata[17]~reg0.ACLR
reset => outdata[18]~reg0.ACLR
reset => outdata[19]~reg0.ACLR
reset => outdata[20]~reg0.ACLR
reset => outdata[21]~reg0.ACLR
reset => outdata[22]~reg0.ACLR
reset => outdata[23]~reg0.ACLR
reset => outdata[24]~reg0.ACLR
reset => outdata[25]~reg0.ACLR
reset => outdata[26]~reg0.ACLR
reset => outdata[27]~reg0.ACLR
reset => outdata[28]~reg0.ACLR
reset => outdata[29]~reg0.ACLR
reset => outdata[30]~reg0.ACLR
reset => outdata[31]~reg0.ACLR
offset[0] => ShiftLeft0.IN5
offset[0] => ShiftLeft1.IN5
offset[1] => ShiftLeft0.IN4
offset[1] => ShiftLeft1.IN4
offset[2] => ShiftLeft0.IN3
offset[2] => ShiftLeft1.IN3
offset[3] => ShiftLeft0.IN2
offset[3] => ShiftLeft1.IN2
offset[4] => ShiftLeft0.IN1
offset[4] => ShiftLeft1.IN1
length[0] => LessThan0.IN10
length[0] => LessThan1.IN10
length[0] => LessThan2.IN10
length[0] => LessThan3.IN10
length[0] => LessThan4.IN10
length[0] => LessThan5.IN10
length[0] => LessThan6.IN10
length[0] => LessThan7.IN10
length[0] => LessThan8.IN10
length[0] => LessThan9.IN10
length[0] => LessThan10.IN10
length[0] => LessThan11.IN10
length[0] => LessThan12.IN10
length[0] => LessThan13.IN10
length[0] => LessThan14.IN10
length[0] => LessThan15.IN10
length[0] => LessThan16.IN10
length[0] => LessThan17.IN10
length[0] => LessThan18.IN10
length[0] => LessThan19.IN10
length[0] => LessThan20.IN10
length[0] => LessThan21.IN10
length[0] => LessThan22.IN10
length[0] => LessThan23.IN10
length[0] => LessThan24.IN10
length[0] => LessThan25.IN10
length[0] => LessThan26.IN10
length[0] => LessThan27.IN10
length[0] => LessThan28.IN10
length[0] => LessThan29.IN10
length[0] => LessThan30.IN10
length[0] => LessThan31.IN10
length[1] => LessThan0.IN9
length[1] => LessThan1.IN9
length[1] => LessThan2.IN9
length[1] => LessThan3.IN9
length[1] => LessThan4.IN9
length[1] => LessThan5.IN9
length[1] => LessThan6.IN9
length[1] => LessThan7.IN9
length[1] => LessThan8.IN9
length[1] => LessThan9.IN9
length[1] => LessThan10.IN9
length[1] => LessThan11.IN9
length[1] => LessThan12.IN9
length[1] => LessThan13.IN9
length[1] => LessThan14.IN9
length[1] => LessThan15.IN9
length[1] => LessThan16.IN9
length[1] => LessThan17.IN9
length[1] => LessThan18.IN9
length[1] => LessThan19.IN9
length[1] => LessThan20.IN9
length[1] => LessThan21.IN9
length[1] => LessThan22.IN9
length[1] => LessThan23.IN9
length[1] => LessThan24.IN9
length[1] => LessThan25.IN9
length[1] => LessThan26.IN9
length[1] => LessThan27.IN9
length[1] => LessThan28.IN9
length[1] => LessThan29.IN9
length[1] => LessThan30.IN9
length[1] => LessThan31.IN9
length[2] => LessThan0.IN8
length[2] => LessThan1.IN8
length[2] => LessThan2.IN8
length[2] => LessThan3.IN8
length[2] => LessThan4.IN8
length[2] => LessThan5.IN8
length[2] => LessThan6.IN8
length[2] => LessThan7.IN8
length[2] => LessThan8.IN8
length[2] => LessThan9.IN8
length[2] => LessThan10.IN8
length[2] => LessThan11.IN8
length[2] => LessThan12.IN8
length[2] => LessThan13.IN8
length[2] => LessThan14.IN8
length[2] => LessThan15.IN8
length[2] => LessThan16.IN8
length[2] => LessThan17.IN8
length[2] => LessThan18.IN8
length[2] => LessThan19.IN8
length[2] => LessThan20.IN8
length[2] => LessThan21.IN8
length[2] => LessThan22.IN8
length[2] => LessThan23.IN8
length[2] => LessThan24.IN8
length[2] => LessThan25.IN8
length[2] => LessThan26.IN8
length[2] => LessThan27.IN8
length[2] => LessThan28.IN8
length[2] => LessThan29.IN8
length[2] => LessThan30.IN8
length[2] => LessThan31.IN8
length[3] => LessThan0.IN7
length[3] => LessThan1.IN7
length[3] => LessThan2.IN7
length[3] => LessThan3.IN7
length[3] => LessThan4.IN7
length[3] => LessThan5.IN7
length[3] => LessThan6.IN7
length[3] => LessThan7.IN7
length[3] => LessThan8.IN7
length[3] => LessThan9.IN7
length[3] => LessThan10.IN7
length[3] => LessThan11.IN7
length[3] => LessThan12.IN7
length[3] => LessThan13.IN7
length[3] => LessThan14.IN7
length[3] => LessThan15.IN7
length[3] => LessThan16.IN7
length[3] => LessThan17.IN7
length[3] => LessThan18.IN7
length[3] => LessThan19.IN7
length[3] => LessThan20.IN7
length[3] => LessThan21.IN7
length[3] => LessThan22.IN7
length[3] => LessThan23.IN7
length[3] => LessThan24.IN7
length[3] => LessThan25.IN7
length[3] => LessThan26.IN7
length[3] => LessThan27.IN7
length[3] => LessThan28.IN7
length[3] => LessThan29.IN7
length[3] => LessThan30.IN7
length[3] => LessThan31.IN7
length[4] => LessThan0.IN6
length[4] => LessThan1.IN6
length[4] => LessThan2.IN6
length[4] => LessThan3.IN6
length[4] => LessThan4.IN6
length[4] => LessThan5.IN6
length[4] => LessThan6.IN6
length[4] => LessThan7.IN6
length[4] => LessThan8.IN6
length[4] => LessThan9.IN6
length[4] => LessThan10.IN6
length[4] => LessThan11.IN6
length[4] => LessThan12.IN6
length[4] => LessThan13.IN6
length[4] => LessThan14.IN6
length[4] => LessThan15.IN6
length[4] => LessThan16.IN6
length[4] => LessThan17.IN6
length[4] => LessThan18.IN6
length[4] => LessThan19.IN6
length[4] => LessThan20.IN6
length[4] => LessThan21.IN6
length[4] => LessThan22.IN6
length[4] => LessThan23.IN6
length[4] => LessThan24.IN6
length[4] => LessThan25.IN6
length[4] => LessThan26.IN6
length[4] => LessThan27.IN6
length[4] => LessThan28.IN6
length[4] => LessThan29.IN6
length[4] => LessThan30.IN6
length[4] => LessThan31.IN6
waitrequest_from_base => always2.IN1
uif_mode[0] => Equal0.IN0
uif_mode[1] => Equal0.IN2
uif_mode[2] => Equal0.IN1
writedata[0] => mask_wd_reg[0].DATAA
writedata[1] => mask_wd_reg[1].DATAA
writedata[2] => mask_wd_reg[2].DATAA
writedata[3] => mask_wd_reg[3].DATAA
writedata[4] => mask_wd_reg[4].DATAA
writedata[5] => mask_wd_reg[5].DATAA
writedata[6] => mask_wd_reg[6].DATAA
writedata[7] => mask_wd_reg[7].DATAA
writedata[8] => mask_wd_reg[8].DATAA
writedata[9] => mask_wd_reg[9].DATAA
writedata[10] => mask_wd_reg[10].DATAA
writedata[11] => mask_wd_reg[11].DATAA
writedata[12] => mask_wd_reg[12].DATAA
writedata[13] => mask_wd_reg[13].DATAA
writedata[14] => mask_wd_reg[14].DATAA
writedata[15] => mask_wd_reg[15].DATAA
writedata[16] => mask_wd_reg[16].DATAA
writedata[17] => mask_wd_reg[17].DATAA
writedata[18] => mask_wd_reg[18].DATAA
writedata[19] => mask_wd_reg[19].DATAA
writedata[20] => mask_wd_reg[20].DATAA
writedata[21] => mask_wd_reg[21].DATAA
writedata[22] => mask_wd_reg[22].DATAA
writedata[23] => mask_wd_reg[23].DATAA
writedata[24] => mask_wd_reg[24].DATAA
writedata[25] => mask_wd_reg[25].DATAA
writedata[26] => mask_wd_reg[26].DATAA
writedata[27] => mask_wd_reg[27].DATAA
writedata[28] => mask_wd_reg[28].DATAA
writedata[29] => mask_wd_reg[29].DATAA
writedata[30] => mask_wd_reg[30].DATAA
writedata[31] => mask_wd_reg[31].DATAA
readdata[0] => wd_and_rd[0].IN1
readdata[1] => wd_and_rd[1].IN1
readdata[2] => wd_and_rd[2].IN1
readdata[3] => wd_and_rd[3].IN1
readdata[4] => wd_and_rd[4].IN1
readdata[5] => wd_and_rd[5].IN1
readdata[6] => wd_and_rd[6].IN1
readdata[7] => wd_and_rd[7].IN1
readdata[8] => wd_and_rd[8].IN1
readdata[9] => wd_and_rd[9].IN1
readdata[10] => wd_and_rd[10].IN1
readdata[11] => wd_and_rd[11].IN1
readdata[12] => wd_and_rd[12].IN1
readdata[13] => wd_and_rd[13].IN1
readdata[14] => wd_and_rd[14].IN1
readdata[15] => wd_and_rd[15].IN1
readdata[16] => wd_and_rd[16].IN1
readdata[17] => wd_and_rd[17].IN1
readdata[18] => wd_and_rd[18].IN1
readdata[19] => wd_and_rd[19].IN1
readdata[20] => wd_and_rd[20].IN1
readdata[21] => wd_and_rd[21].IN1
readdata[22] => wd_and_rd[22].IN1
readdata[23] => wd_and_rd[23].IN1
readdata[24] => wd_and_rd[24].IN1
readdata[25] => wd_and_rd[25].IN1
readdata[26] => wd_and_rd[26].IN1
readdata[27] => wd_and_rd[27].IN1
readdata[28] => wd_and_rd[28].IN1
readdata[29] => wd_and_rd[29].IN1
readdata[30] => wd_and_rd[30].IN1
readdata[31] => wd_and_rd[31].IN1
outdata[0] <= outdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[1] <= outdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[2] <= outdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[3] <= outdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[4] <= outdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[5] <= outdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[6] <= outdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[7] <= outdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[8] <= outdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[9] <= outdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[10] <= outdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[11] <= outdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[12] <= outdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[13] <= outdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[14] <= outdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[15] <= outdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[16] <= outdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[17] <= outdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[18] <= outdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[19] <= outdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[20] <= outdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[21] <= outdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[22] <= outdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[23] <= outdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[24] <= outdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[25] <= outdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[26] <= outdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[27] <= outdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[28] <= outdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[29] <= outdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[30] <= outdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outdata[31] <= outdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif
reconfig_clk => reconfig_clk.IN2
reset => reset.IN2
ctrl_go => ctrl_go.IN1
ctrl_opcode[0] => ctrl_opcode[0].IN1
ctrl_opcode[1] => ctrl_opcode[1].IN1
ctrl_opcode[2] => ctrl_opcode[2].IN1
ctrl_lock => ctrl_lock.IN1
ctrl_addr_offset[0] => ctrl_addr_offset[0].IN1
ctrl_addr_offset[1] => ctrl_addr_offset[1].IN1
ctrl_addr_offset[2] => ctrl_addr_offset[2].IN1
ctrl_addr_offset[3] => ctrl_addr_offset[3].IN1
ctrl_addr_offset[4] => ctrl_addr_offset[4].IN1
ctrl_addr_offset[5] => ctrl_addr_offset[5].IN1
ctrl_addr_offset[6] => ctrl_addr_offset[6].IN1
ctrl_addr_offset[7] => ctrl_addr_offset[7].IN1
ctrl_addr_offset[8] => ctrl_addr_offset[8].IN1
ctrl_addr_offset[9] => ctrl_addr_offset[9].IN1
ctrl_addr_offset[10] => ctrl_addr_offset[10].IN1
ctrl_writedata[0] => ctrl_writedata[0].IN1
ctrl_writedata[1] => ctrl_writedata[1].IN1
ctrl_writedata[2] => ctrl_writedata[2].IN1
ctrl_writedata[3] => ctrl_writedata[3].IN1
ctrl_writedata[4] => ctrl_writedata[4].IN1
ctrl_writedata[5] => ctrl_writedata[5].IN1
ctrl_writedata[6] => ctrl_writedata[6].IN1
ctrl_writedata[7] => ctrl_writedata[7].IN1
ctrl_writedata[8] => ctrl_writedata[8].IN1
ctrl_writedata[9] => ctrl_writedata[9].IN1
ctrl_writedata[10] => ctrl_writedata[10].IN1
ctrl_writedata[11] => ctrl_writedata[11].IN1
ctrl_writedata[12] => ctrl_writedata[12].IN1
ctrl_writedata[13] => ctrl_writedata[13].IN1
ctrl_writedata[14] => ctrl_writedata[14].IN1
ctrl_writedata[15] => ctrl_writedata[15].IN1
ctrl_writedata[16] => ctrl_writedata[16].IN1
ctrl_writedata[17] => ctrl_writedata[17].IN1
ctrl_writedata[18] => ctrl_writedata[18].IN1
ctrl_writedata[19] => ctrl_writedata[19].IN1
ctrl_writedata[20] => ctrl_writedata[20].IN1
ctrl_writedata[21] => ctrl_writedata[21].IN1
ctrl_writedata[22] => ctrl_writedata[22].IN1
ctrl_writedata[23] => ctrl_writedata[23].IN1
ctrl_writedata[24] => ctrl_writedata[24].IN1
ctrl_writedata[25] => ctrl_writedata[25].IN1
ctrl_writedata[26] => ctrl_writedata[26].IN1
ctrl_writedata[27] => ctrl_writedata[27].IN1
ctrl_writedata[28] => ctrl_writedata[28].IN1
ctrl_writedata[29] => ctrl_writedata[29].IN1
ctrl_writedata[30] => ctrl_writedata[30].IN1
ctrl_writedata[31] => ctrl_writedata[31].IN1
uif_logical_ch_addr[0] => uif_logical_ch_addr[0].IN1
uif_logical_ch_addr[1] => uif_logical_ch_addr[1].IN1
uif_logical_ch_addr[2] => uif_logical_ch_addr[2].IN1
uif_logical_ch_addr[3] => uif_logical_ch_addr[3].IN1
uif_logical_ch_addr[4] => uif_logical_ch_addr[4].IN1
uif_logical_ch_addr[5] => uif_logical_ch_addr[5].IN1
uif_logical_ch_addr[6] => uif_logical_ch_addr[6].IN1
uif_logical_ch_addr[7] => uif_logical_ch_addr[7].IN1
uif_logical_ch_addr[8] => uif_logical_ch_addr[8].IN1
uif_logical_ch_addr[9] => uif_logical_ch_addr[9].IN1
ctrl_readdata[0] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[1] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[2] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[3] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[4] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[5] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[6] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[7] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[8] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[9] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[10] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[11] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[12] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[13] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[14] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[15] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[16] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[17] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[18] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[19] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[20] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[21] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[22] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[23] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[24] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[25] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[26] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[27] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[28] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[29] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[30] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_readdata[31] <= alt_xreconf_basic_acq:inst_basic_acq.readdata_for_user
ctrl_phreaddata[0] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[1] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[2] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[3] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[4] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[5] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[6] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[7] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[8] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[9] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[10] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[11] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[12] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[13] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[14] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[15] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[16] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[17] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[18] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[19] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[20] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[21] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[22] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[23] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[24] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[25] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[26] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[27] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[28] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[29] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[30] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_phreaddata[31] <= alt_xreconf_basic_acq:inst_basic_acq.ph_readdata
ctrl_illegal_phy_ch <= alt_xreconf_basic_acq:inst_basic_acq.illegal_phy_ch
ctrl_waitrequest <= alt_xreconf_basic_acq:inst_basic_acq.waitrequest_to_ctrl
reconfig_address_base[0] <= alt_arbiter_acq:mutex_inst.master_address
reconfig_address_base[1] <= alt_arbiter_acq:mutex_inst.master_address
reconfig_address_base[2] <= alt_arbiter_acq:mutex_inst.master_address
reconfig_writedata_base[0] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[1] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[2] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[3] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[4] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[5] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[6] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[7] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[8] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[9] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[10] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[11] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[12] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[13] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[14] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[15] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[16] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[17] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[18] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[19] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[20] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[21] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[22] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[23] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[24] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[25] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[26] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[27] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[28] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[29] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[30] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_writedata_base[31] <= alt_arbiter_acq:mutex_inst.master_writedata
reconfig_write_base <= alt_arbiter_acq:mutex_inst.master_write
reconfig_read_base <= alt_arbiter_acq:mutex_inst.master_read
reconfig_readdata_base[0] => reconfig_readdata_base[0].IN1
reconfig_readdata_base[1] => reconfig_readdata_base[1].IN1
reconfig_readdata_base[2] => reconfig_readdata_base[2].IN1
reconfig_readdata_base[3] => reconfig_readdata_base[3].IN1
reconfig_readdata_base[4] => reconfig_readdata_base[4].IN1
reconfig_readdata_base[5] => reconfig_readdata_base[5].IN1
reconfig_readdata_base[6] => reconfig_readdata_base[6].IN1
reconfig_readdata_base[7] => reconfig_readdata_base[7].IN1
reconfig_readdata_base[8] => reconfig_readdata_base[8].IN1
reconfig_readdata_base[9] => reconfig_readdata_base[9].IN1
reconfig_readdata_base[10] => reconfig_readdata_base[10].IN1
reconfig_readdata_base[11] => reconfig_readdata_base[11].IN1
reconfig_readdata_base[12] => reconfig_readdata_base[12].IN1
reconfig_readdata_base[13] => reconfig_readdata_base[13].IN1
reconfig_readdata_base[14] => reconfig_readdata_base[14].IN1
reconfig_readdata_base[15] => reconfig_readdata_base[15].IN1
reconfig_readdata_base[16] => reconfig_readdata_base[16].IN1
reconfig_readdata_base[17] => reconfig_readdata_base[17].IN1
reconfig_readdata_base[18] => reconfig_readdata_base[18].IN1
reconfig_readdata_base[19] => reconfig_readdata_base[19].IN1
reconfig_readdata_base[20] => reconfig_readdata_base[20].IN1
reconfig_readdata_base[21] => reconfig_readdata_base[21].IN1
reconfig_readdata_base[22] => reconfig_readdata_base[22].IN1
reconfig_readdata_base[23] => reconfig_readdata_base[23].IN1
reconfig_readdata_base[24] => reconfig_readdata_base[24].IN1
reconfig_readdata_base[25] => reconfig_readdata_base[25].IN1
reconfig_readdata_base[26] => reconfig_readdata_base[26].IN1
reconfig_readdata_base[27] => reconfig_readdata_base[27].IN1
reconfig_readdata_base[28] => reconfig_readdata_base[28].IN1
reconfig_readdata_base[29] => reconfig_readdata_base[29].IN1
reconfig_readdata_base[30] => reconfig_readdata_base[30].IN1
reconfig_readdata_base[31] => reconfig_readdata_base[31].IN1
reconfig_irq_from_base => ~NO_FANOUT~
reconfig_waitrequest_from_base => reconfig_waitrequest_from_base.IN2
arb_grant => arb_grant.IN1
arb_req <= alt_arbiter_acq:mutex_inst.arb_req


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq
clk => waitrequest_to_ctrl~reg0.CLK
clk => ph_readdata[0]~reg0.CLK
clk => ph_readdata[1]~reg0.CLK
clk => ph_readdata[2]~reg0.CLK
clk => ph_readdata[3]~reg0.CLK
clk => ph_readdata[4]~reg0.CLK
clk => ph_readdata[5]~reg0.CLK
clk => ph_readdata[6]~reg0.CLK
clk => ph_readdata[7]~reg0.CLK
clk => ph_readdata[8]~reg0.CLK
clk => ph_readdata[9]~reg0.CLK
clk => ph_readdata[10]~reg0.CLK
clk => ph_readdata[11]~reg0.CLK
clk => ph_readdata[12]~reg0.CLK
clk => ph_readdata[13]~reg0.CLK
clk => ph_readdata[14]~reg0.CLK
clk => ph_readdata[15]~reg0.CLK
clk => ph_readdata[16]~reg0.CLK
clk => ph_readdata[17]~reg0.CLK
clk => ph_readdata[18]~reg0.CLK
clk => ph_readdata[19]~reg0.CLK
clk => ph_readdata[20]~reg0.CLK
clk => ph_readdata[21]~reg0.CLK
clk => ph_readdata[22]~reg0.CLK
clk => ph_readdata[23]~reg0.CLK
clk => ph_readdata[24]~reg0.CLK
clk => ph_readdata[25]~reg0.CLK
clk => ph_readdata[26]~reg0.CLK
clk => ph_readdata[27]~reg0.CLK
clk => ph_readdata[28]~reg0.CLK
clk => ph_readdata[29]~reg0.CLK
clk => ph_readdata[30]~reg0.CLK
clk => ph_readdata[31]~reg0.CLK
clk => readdata_for_user[0]~reg0.CLK
clk => readdata_for_user[1]~reg0.CLK
clk => readdata_for_user[2]~reg0.CLK
clk => readdata_for_user[3]~reg0.CLK
clk => readdata_for_user[4]~reg0.CLK
clk => readdata_for_user[5]~reg0.CLK
clk => readdata_for_user[6]~reg0.CLK
clk => readdata_for_user[7]~reg0.CLK
clk => readdata_for_user[8]~reg0.CLK
clk => readdata_for_user[9]~reg0.CLK
clk => readdata_for_user[10]~reg0.CLK
clk => readdata_for_user[11]~reg0.CLK
clk => readdata_for_user[12]~reg0.CLK
clk => readdata_for_user[13]~reg0.CLK
clk => readdata_for_user[14]~reg0.CLK
clk => readdata_for_user[15]~reg0.CLK
clk => readdata_for_user[16]~reg0.CLK
clk => readdata_for_user[17]~reg0.CLK
clk => readdata_for_user[18]~reg0.CLK
clk => readdata_for_user[19]~reg0.CLK
clk => readdata_for_user[20]~reg0.CLK
clk => readdata_for_user[21]~reg0.CLK
clk => readdata_for_user[22]~reg0.CLK
clk => readdata_for_user[23]~reg0.CLK
clk => readdata_for_user[24]~reg0.CLK
clk => readdata_for_user[25]~reg0.CLK
clk => readdata_for_user[26]~reg0.CLK
clk => readdata_for_user[27]~reg0.CLK
clk => readdata_for_user[28]~reg0.CLK
clk => readdata_for_user[29]~reg0.CLK
clk => readdata_for_user[30]~reg0.CLK
clk => readdata_for_user[31]~reg0.CLK
clk => master_writedata[0]~reg0.CLK
clk => master_writedata[1]~reg0.CLK
clk => master_writedata[2]~reg0.CLK
clk => master_writedata[3]~reg0.CLK
clk => master_writedata[4]~reg0.CLK
clk => master_writedata[5]~reg0.CLK
clk => master_writedata[6]~reg0.CLK
clk => master_writedata[7]~reg0.CLK
clk => master_writedata[8]~reg0.CLK
clk => master_writedata[9]~reg0.CLK
clk => master_writedata[10]~reg0.CLK
clk => master_writedata[11]~reg0.CLK
clk => master_writedata[12]~reg0.CLK
clk => master_writedata[13]~reg0.CLK
clk => master_writedata[14]~reg0.CLK
clk => master_writedata[15]~reg0.CLK
clk => master_writedata[16]~reg0.CLK
clk => master_writedata[17]~reg0.CLK
clk => master_writedata[18]~reg0.CLK
clk => master_writedata[19]~reg0.CLK
clk => master_writedata[20]~reg0.CLK
clk => master_writedata[21]~reg0.CLK
clk => master_writedata[22]~reg0.CLK
clk => master_writedata[23]~reg0.CLK
clk => master_writedata[24]~reg0.CLK
clk => master_writedata[25]~reg0.CLK
clk => master_writedata[26]~reg0.CLK
clk => master_writedata[27]~reg0.CLK
clk => master_writedata[28]~reg0.CLK
clk => master_writedata[29]~reg0.CLK
clk => master_writedata[30]~reg0.CLK
clk => master_writedata[31]~reg0.CLK
clk => mutex_req~reg0.CLK
clk => illegal_phy_ch~reg0.CLK
clk => master_read~reg0.CLK
clk => master_write~reg0.CLK
clk => master_address[0]~reg0.CLK
clk => master_address[1]~reg0.CLK
clk => master_address[2]~reg0.CLK
clk => phy_addr_is_set.CLK
clk => lch_legal.CLK
clk => lch_dly[0].CLK
clk => lch_dly[1].CLK
clk => lch_dly[2].CLK
clk => lch_dly[3].CLK
clk => lch_dly[4].CLK
clk => lch_dly[5].CLK
clk => lch_dly[6].CLK
clk => lch_dly[7].CLK
clk => lch_dly[8].CLK
clk => lch_dly[9].CLK
clk => state~1.DATAIN
reset => waitrequest_to_ctrl~reg0.ACLR
reset => ph_readdata[0]~reg0.ACLR
reset => ph_readdata[1]~reg0.ACLR
reset => ph_readdata[2]~reg0.ACLR
reset => ph_readdata[3]~reg0.ACLR
reset => ph_readdata[4]~reg0.ACLR
reset => ph_readdata[5]~reg0.ACLR
reset => ph_readdata[6]~reg0.ACLR
reset => ph_readdata[7]~reg0.ACLR
reset => ph_readdata[8]~reg0.ACLR
reset => ph_readdata[9]~reg0.ACLR
reset => ph_readdata[10]~reg0.ACLR
reset => ph_readdata[11]~reg0.ACLR
reset => ph_readdata[12]~reg0.ACLR
reset => ph_readdata[13]~reg0.ACLR
reset => ph_readdata[14]~reg0.ACLR
reset => ph_readdata[15]~reg0.ACLR
reset => ph_readdata[16]~reg0.ACLR
reset => ph_readdata[17]~reg0.ACLR
reset => ph_readdata[18]~reg0.ACLR
reset => ph_readdata[19]~reg0.ACLR
reset => ph_readdata[20]~reg0.ACLR
reset => ph_readdata[21]~reg0.ACLR
reset => ph_readdata[22]~reg0.ACLR
reset => ph_readdata[23]~reg0.ACLR
reset => ph_readdata[24]~reg0.ACLR
reset => ph_readdata[25]~reg0.ACLR
reset => ph_readdata[26]~reg0.ACLR
reset => ph_readdata[27]~reg0.ACLR
reset => ph_readdata[28]~reg0.ACLR
reset => ph_readdata[29]~reg0.ACLR
reset => ph_readdata[30]~reg0.ACLR
reset => ph_readdata[31]~reg0.ACLR
reset => readdata_for_user[0]~reg0.ACLR
reset => readdata_for_user[1]~reg0.ACLR
reset => readdata_for_user[2]~reg0.ACLR
reset => readdata_for_user[3]~reg0.ACLR
reset => readdata_for_user[4]~reg0.ACLR
reset => readdata_for_user[5]~reg0.ACLR
reset => readdata_for_user[6]~reg0.ACLR
reset => readdata_for_user[7]~reg0.ACLR
reset => readdata_for_user[8]~reg0.ACLR
reset => readdata_for_user[9]~reg0.ACLR
reset => readdata_for_user[10]~reg0.ACLR
reset => readdata_for_user[11]~reg0.ACLR
reset => readdata_for_user[12]~reg0.ACLR
reset => readdata_for_user[13]~reg0.ACLR
reset => readdata_for_user[14]~reg0.ACLR
reset => readdata_for_user[15]~reg0.ACLR
reset => readdata_for_user[16]~reg0.ACLR
reset => readdata_for_user[17]~reg0.ACLR
reset => readdata_for_user[18]~reg0.ACLR
reset => readdata_for_user[19]~reg0.ACLR
reset => readdata_for_user[20]~reg0.ACLR
reset => readdata_for_user[21]~reg0.ACLR
reset => readdata_for_user[22]~reg0.ACLR
reset => readdata_for_user[23]~reg0.ACLR
reset => readdata_for_user[24]~reg0.ACLR
reset => readdata_for_user[25]~reg0.ACLR
reset => readdata_for_user[26]~reg0.ACLR
reset => readdata_for_user[27]~reg0.ACLR
reset => readdata_for_user[28]~reg0.ACLR
reset => readdata_for_user[29]~reg0.ACLR
reset => readdata_for_user[30]~reg0.ACLR
reset => readdata_for_user[31]~reg0.ACLR
reset => master_writedata[0]~reg0.ACLR
reset => master_writedata[1]~reg0.ACLR
reset => master_writedata[2]~reg0.ACLR
reset => master_writedata[3]~reg0.ACLR
reset => master_writedata[4]~reg0.ACLR
reset => master_writedata[5]~reg0.ACLR
reset => master_writedata[6]~reg0.ACLR
reset => master_writedata[7]~reg0.ACLR
reset => master_writedata[8]~reg0.ACLR
reset => master_writedata[9]~reg0.ACLR
reset => master_writedata[10]~reg0.ACLR
reset => master_writedata[11]~reg0.ACLR
reset => master_writedata[12]~reg0.ACLR
reset => master_writedata[13]~reg0.ACLR
reset => master_writedata[14]~reg0.ACLR
reset => master_writedata[15]~reg0.ACLR
reset => master_writedata[16]~reg0.ACLR
reset => master_writedata[17]~reg0.ACLR
reset => master_writedata[18]~reg0.ACLR
reset => master_writedata[19]~reg0.ACLR
reset => master_writedata[20]~reg0.ACLR
reset => master_writedata[21]~reg0.ACLR
reset => master_writedata[22]~reg0.ACLR
reset => master_writedata[23]~reg0.ACLR
reset => master_writedata[24]~reg0.ACLR
reset => master_writedata[25]~reg0.ACLR
reset => master_writedata[26]~reg0.ACLR
reset => master_writedata[27]~reg0.ACLR
reset => master_writedata[28]~reg0.ACLR
reset => master_writedata[29]~reg0.ACLR
reset => master_writedata[30]~reg0.ACLR
reset => master_writedata[31]~reg0.ACLR
reset => mutex_req~reg0.ACLR
reset => illegal_phy_ch~reg0.ACLR
reset => master_read~reg0.ACLR
reset => master_write~reg0.ACLR
reset => master_address[0]~reg0.ACLR
reset => master_address[1]~reg0.ACLR
reset => master_address[2]~reg0.ACLR
reset => phy_addr_is_set.ACLR
reset => lch_legal.ACLR
reset => lch_dly[0].ACLR
reset => lch_dly[1].ACLR
reset => lch_dly[2].ACLR
reset => lch_dly[3].ACLR
reset => lch_dly[4].ACLR
reset => lch_dly[5].ACLR
reset => lch_dly[6].ACLR
reset => lch_dly[7].ACLR
reset => lch_dly[8].ACLR
reset => lch_dly[9].ACLR
reset => state~3.DATAIN
ctrl_go => next_state.OUTPUTSELECT
ctrl_go => next_state.OUTPUTSELECT
ctrl_go => Selector7.IN14
ctrl_go => Selector13.IN13
ctrl_lock => Selector13.IN15
ctrl_lock => Selector14.IN13
ctrl_lock => Selector16.IN2
opcode[0] => Equal1.IN0
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN2
opcode[0] => Equal4.IN1
opcode[0] => Equal5.IN2
opcode[0] => Equal6.IN1
opcode[0] => Equal7.IN2
opcode[1] => Equal1.IN2
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN1
opcode[1] => Equal4.IN2
opcode[1] => Equal5.IN0
opcode[1] => Equal6.IN0
opcode[1] => Equal7.IN1
opcode[2] => Equal1.IN1
opcode[2] => Equal2.IN0
opcode[2] => Equal3.IN0
opcode[2] => Equal4.IN0
opcode[2] => Equal5.IN1
opcode[2] => Equal6.IN2
opcode[2] => Equal7.IN0
ctrl_writedata[0] => Selector27.IN4
ctrl_writedata[1] => Selector26.IN5
ctrl_writedata[2] => Selector25.IN3
ctrl_writedata[3] => Selector24.IN4
ctrl_writedata[4] => Selector23.IN2
ctrl_writedata[5] => Selector22.IN2
ctrl_writedata[6] => Selector21.IN2
ctrl_writedata[7] => Selector20.IN2
ctrl_writedata[8] => Selector19.IN2
ctrl_writedata[9] => Selector18.IN2
ctrl_writedata[10] => Selector17.IN2
ctrl_writedata[11] => master_writedata.DATAB
ctrl_writedata[12] => master_writedata.DATAB
ctrl_writedata[13] => master_writedata.DATAB
ctrl_writedata[14] => master_writedata.DATAB
ctrl_writedata[15] => master_writedata.DATAB
ctrl_writedata[16] => master_writedata.DATAB
ctrl_writedata[17] => master_writedata.DATAB
ctrl_writedata[18] => master_writedata.DATAB
ctrl_writedata[19] => master_writedata.DATAB
ctrl_writedata[20] => master_writedata.DATAB
ctrl_writedata[21] => master_writedata.DATAB
ctrl_writedata[22] => master_writedata.DATAB
ctrl_writedata[23] => master_writedata.DATAB
ctrl_writedata[24] => master_writedata.DATAB
ctrl_writedata[25] => master_writedata.DATAB
ctrl_writedata[26] => master_writedata.DATAB
ctrl_writedata[27] => master_writedata.DATAB
ctrl_writedata[28] => master_writedata.DATAB
ctrl_writedata[29] => master_writedata.DATAB
ctrl_writedata[30] => master_writedata.DATAB
ctrl_writedata[31] => master_writedata.DATAB
illegal_phy_ch <= illegal_phy_ch~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest_to_ctrl <= waitrequest_to_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
logical_ch_addr[0] => Equal0.IN9
logical_ch_addr[0] => Selector27.IN5
logical_ch_addr[0] => lch_dly[0].DATAIN
logical_ch_addr[1] => Equal0.IN8
logical_ch_addr[1] => Selector26.IN6
logical_ch_addr[1] => lch_dly[1].DATAIN
logical_ch_addr[2] => Equal0.IN7
logical_ch_addr[2] => Selector25.IN4
logical_ch_addr[2] => lch_dly[2].DATAIN
logical_ch_addr[3] => Equal0.IN6
logical_ch_addr[3] => Selector24.IN5
logical_ch_addr[3] => lch_dly[3].DATAIN
logical_ch_addr[4] => Equal0.IN5
logical_ch_addr[4] => Selector23.IN3
logical_ch_addr[4] => lch_dly[4].DATAIN
logical_ch_addr[5] => Equal0.IN4
logical_ch_addr[5] => Selector22.IN3
logical_ch_addr[5] => lch_dly[5].DATAIN
logical_ch_addr[6] => Equal0.IN3
logical_ch_addr[6] => Selector21.IN3
logical_ch_addr[6] => lch_dly[6].DATAIN
logical_ch_addr[7] => Equal0.IN2
logical_ch_addr[7] => Selector20.IN3
logical_ch_addr[7] => lch_dly[7].DATAIN
logical_ch_addr[8] => Equal0.IN1
logical_ch_addr[8] => Selector19.IN3
logical_ch_addr[8] => lch_dly[8].DATAIN
logical_ch_addr[9] => Equal0.IN0
logical_ch_addr[9] => Selector18.IN3
logical_ch_addr[9] => lch_dly[9].DATAIN
ch_offset_addr[0] => Selector27.IN6
ch_offset_addr[1] => Selector26.IN7
ch_offset_addr[2] => Selector25.IN5
ch_offset_addr[3] => Selector24.IN6
ch_offset_addr[4] => Selector23.IN4
ch_offset_addr[5] => Selector22.IN4
ch_offset_addr[6] => Selector21.IN4
ch_offset_addr[7] => Selector20.IN4
ch_offset_addr[8] => Selector19.IN4
ch_offset_addr[9] => Selector18.IN4
ch_offset_addr[10] => Selector17.IN3
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => always4.IN1
waitrequest_from_basic => always4.IN1
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => always4.IN1
waitrequest_from_basic => next_state.OUTPUTSELECT
waitrequest_from_basic => next_state.OUTPUTSELECT
readdata_for_user[0] <= readdata_for_user[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[1] <= readdata_for_user[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[2] <= readdata_for_user[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[3] <= readdata_for_user[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[4] <= readdata_for_user[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[5] <= readdata_for_user[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[6] <= readdata_for_user[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[7] <= readdata_for_user[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[8] <= readdata_for_user[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[9] <= readdata_for_user[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[10] <= readdata_for_user[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[11] <= readdata_for_user[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[12] <= readdata_for_user[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[13] <= readdata_for_user[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[14] <= readdata_for_user[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[15] <= readdata_for_user[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[16] <= readdata_for_user[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[17] <= readdata_for_user[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[18] <= readdata_for_user[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[19] <= readdata_for_user[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[20] <= readdata_for_user[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[21] <= readdata_for_user[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[22] <= readdata_for_user[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[23] <= readdata_for_user[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[24] <= readdata_for_user[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[25] <= readdata_for_user[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[26] <= readdata_for_user[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[27] <= readdata_for_user[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[28] <= readdata_for_user[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[29] <= readdata_for_user[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[30] <= readdata_for_user[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata_for_user[31] <= readdata_for_user[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[0] <= ph_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[1] <= ph_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[2] <= ph_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[3] <= ph_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[4] <= ph_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[5] <= ph_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[6] <= ph_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[7] <= ph_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[8] <= ph_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[9] <= ph_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[10] <= ph_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[11] <= ph_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[12] <= ph_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[13] <= ph_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[14] <= ph_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[15] <= ph_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[16] <= ph_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[17] <= ph_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[18] <= ph_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[19] <= ph_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[20] <= ph_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[21] <= ph_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[22] <= ph_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[23] <= ph_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[24] <= ph_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[25] <= ph_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[26] <= ph_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[27] <= ph_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[28] <= ph_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[29] <= ph_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[30] <= ph_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ph_readdata[31] <= ph_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_readdata[0] => readdata_for_user.DATAB
master_readdata[0] => ph_readdata.DATAB
master_readdata[0] => Selector60.IN3
master_readdata[0] => next_state.DATAB
master_readdata[0] => Equal8.IN2
master_readdata[0] => next_state.DATAB
master_readdata[1] => readdata_for_user.DATAB
master_readdata[1] => ph_readdata.DATAB
master_readdata[1] => Selector59.IN3
master_readdata[1] => Equal8.IN1
master_readdata[2] => readdata_for_user.DATAB
master_readdata[2] => ph_readdata.DATAB
master_readdata[2] => Selector58.IN3
master_readdata[2] => Equal8.IN0
master_readdata[3] => readdata_for_user.DATAB
master_readdata[3] => ph_readdata.DATAB
master_readdata[3] => Selector57.IN3
master_readdata[4] => readdata_for_user.DATAB
master_readdata[4] => ph_readdata.DATAB
master_readdata[4] => Selector56.IN3
master_readdata[5] => readdata_for_user.DATAB
master_readdata[5] => ph_readdata.DATAB
master_readdata[5] => Selector55.IN3
master_readdata[6] => readdata_for_user.DATAB
master_readdata[6] => ph_readdata.DATAB
master_readdata[6] => Selector54.IN3
master_readdata[7] => readdata_for_user.DATAB
master_readdata[7] => ph_readdata.DATAB
master_readdata[7] => Selector53.IN3
master_readdata[8] => readdata_for_user.DATAB
master_readdata[8] => ph_readdata.DATAB
master_readdata[8] => Selector52.IN3
master_readdata[9] => readdata_for_user.DATAB
master_readdata[9] => ph_readdata.DATAB
master_readdata[9] => Selector51.IN3
master_readdata[10] => readdata_for_user.DATAB
master_readdata[10] => ph_readdata.DATAB
master_readdata[10] => Selector50.IN3
master_readdata[11] => readdata_for_user.DATAB
master_readdata[11] => ph_readdata.DATAB
master_readdata[11] => Selector49.IN3
master_readdata[12] => readdata_for_user.DATAB
master_readdata[12] => ph_readdata.DATAB
master_readdata[12] => Selector48.IN3
master_readdata[13] => readdata_for_user.DATAB
master_readdata[13] => ph_readdata.DATAB
master_readdata[13] => Selector47.IN3
master_readdata[14] => readdata_for_user.DATAB
master_readdata[14] => ph_readdata.DATAB
master_readdata[14] => Selector46.IN3
master_readdata[15] => readdata_for_user.DATAB
master_readdata[15] => ph_readdata.DATAB
master_readdata[15] => Selector45.IN3
master_readdata[16] => readdata_for_user.DATAB
master_readdata[16] => ph_readdata.DATAB
master_readdata[16] => Selector44.IN3
master_readdata[17] => readdata_for_user.DATAB
master_readdata[17] => ph_readdata.DATAB
master_readdata[17] => Selector43.IN3
master_readdata[18] => readdata_for_user.DATAB
master_readdata[18] => ph_readdata.DATAB
master_readdata[18] => Selector42.IN3
master_readdata[19] => readdata_for_user.DATAB
master_readdata[19] => ph_readdata.DATAB
master_readdata[19] => Selector41.IN3
master_readdata[20] => readdata_for_user.DATAB
master_readdata[20] => ph_readdata.DATAB
master_readdata[20] => Selector40.IN3
master_readdata[21] => readdata_for_user.DATAB
master_readdata[21] => ph_readdata.DATAB
master_readdata[21] => Selector39.IN3
master_readdata[22] => readdata_for_user.DATAB
master_readdata[22] => ph_readdata.DATAB
master_readdata[22] => Selector38.IN3
master_readdata[23] => readdata_for_user.DATAB
master_readdata[23] => ph_readdata.DATAB
master_readdata[23] => Selector37.IN3
master_readdata[24] => readdata_for_user.DATAB
master_readdata[24] => ph_readdata.DATAB
master_readdata[24] => Selector36.IN3
master_readdata[25] => readdata_for_user.DATAB
master_readdata[25] => ph_readdata.DATAB
master_readdata[25] => Selector35.IN3
master_readdata[26] => readdata_for_user.DATAB
master_readdata[26] => ph_readdata.DATAB
master_readdata[26] => Selector34.IN3
master_readdata[27] => readdata_for_user.DATAB
master_readdata[27] => ph_readdata.DATAB
master_readdata[27] => Selector33.IN3
master_readdata[28] => readdata_for_user.DATAB
master_readdata[28] => ph_readdata.DATAB
master_readdata[28] => Selector32.IN3
master_readdata[29] => readdata_for_user.DATAB
master_readdata[29] => ph_readdata.DATAB
master_readdata[29] => Selector31.IN3
master_readdata[30] => readdata_for_user.DATAB
master_readdata[30] => ph_readdata.DATAB
master_readdata[30] => Selector30.IN3
master_readdata[31] => readdata_for_user.DATAB
master_readdata[31] => ph_readdata.DATAB
master_readdata[31] => Selector29.IN3
mutex_grant => Selector2.IN14
mutex_grant => Selector1.IN2
mutex_req <= mutex_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[16] <= master_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[17] <= master_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[18] <= master_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[19] <= master_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[20] <= master_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[21] <= master_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[22] <= master_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[23] <= master_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[24] <= master_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[25] <= master_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[26] <= master_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[27] <= master_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[28] <= master_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[29] <= master_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[30] <= master_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[31] <= master_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
address[0] => master_address.IN1
address[1] => master_address.IN1
address[2] => master_address.IN1
writedata[0] => master_writedata.IN1
writedata[1] => master_writedata.IN1
writedata[2] => master_writedata.IN1
writedata[3] => master_writedata.IN1
writedata[4] => master_writedata.IN1
writedata[5] => master_writedata.IN1
writedata[6] => master_writedata.IN1
writedata[7] => master_writedata.IN1
writedata[8] => master_writedata.IN1
writedata[9] => master_writedata.IN1
writedata[10] => master_writedata.IN1
writedata[11] => master_writedata.IN1
writedata[12] => master_writedata.IN1
writedata[13] => master_writedata.IN1
writedata[14] => master_writedata.IN1
writedata[15] => master_writedata.IN1
writedata[16] => master_writedata.IN1
writedata[17] => master_writedata.IN1
writedata[18] => master_writedata.IN1
writedata[19] => master_writedata.IN1
writedata[20] => master_writedata.IN1
writedata[21] => master_writedata.IN1
writedata[22] => master_writedata.IN1
writedata[23] => master_writedata.IN1
writedata[24] => master_writedata.IN1
writedata[25] => master_writedata.IN1
writedata[26] => master_writedata.IN1
writedata[27] => master_writedata.IN1
writedata[28] => master_writedata.IN1
writedata[29] => master_writedata.IN1
writedata[30] => master_writedata.IN1
writedata[31] => master_writedata.IN1
write => master_write.IN1
read => master_read.IN1
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= master_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= master_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= master_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= master_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= master_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= master_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= master_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= master_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= master_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= master_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= master_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= master_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= master_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= master_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= master_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= master_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= master_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= master_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= master_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= master_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= master_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= master_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= master_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= master_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= master_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= master_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= master_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= master_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= master_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= master_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= master_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= master_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= master_address.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[16] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[17] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[18] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[19] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[20] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[21] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[22] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[23] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[24] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[25] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[26] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[27] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[28] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[29] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[30] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[31] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_waitrequest => waitrequest.IN1
master_readdata[0] => readdata[0].DATAIN
master_readdata[1] => readdata[1].DATAIN
master_readdata[2] => readdata[2].DATAIN
master_readdata[3] => readdata[3].DATAIN
master_readdata[4] => readdata[4].DATAIN
master_readdata[5] => readdata[5].DATAIN
master_readdata[6] => readdata[6].DATAIN
master_readdata[7] => readdata[7].DATAIN
master_readdata[8] => readdata[8].DATAIN
master_readdata[9] => readdata[9].DATAIN
master_readdata[10] => readdata[10].DATAIN
master_readdata[11] => readdata[11].DATAIN
master_readdata[12] => readdata[12].DATAIN
master_readdata[13] => readdata[13].DATAIN
master_readdata[14] => readdata[14].DATAIN
master_readdata[15] => readdata[15].DATAIN
master_readdata[16] => readdata[16].DATAIN
master_readdata[17] => readdata[17].DATAIN
master_readdata[18] => readdata[18].DATAIN
master_readdata[19] => readdata[19].DATAIN
master_readdata[20] => readdata[20].DATAIN
master_readdata[21] => readdata[21].DATAIN
master_readdata[22] => readdata[22].DATAIN
master_readdata[23] => readdata[23].DATAIN
master_readdata[24] => readdata[24].DATAIN
master_readdata[25] => readdata[25].DATAIN
master_readdata[26] => readdata[26].DATAIN
master_readdata[27] => readdata[27].DATAIN
master_readdata[28] => readdata[28].DATAIN
master_readdata[29] => readdata[29].DATAIN
master_readdata[30] => readdata[30].DATAIN
master_readdata[31] => readdata[31].DATAIN
arb_req <= mutex_req.DB_MAX_OUTPUT_PORT_TYPE
arb_grant => granted.IN0
mutex_req => granted.IN1
mutex_req => arb_req.DATAIN
mutex_grant <= granted.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct
clk => alt_arbiter_acq:mutex_inst.clk
clk => reg_arb_req.CLK
reset => alt_arbiter_acq:mutex_inst.reset
reset => reg_arb_req.ACLR
write => always0.IN1
write => alt_arbiter_acq:mutex_inst.write
read => alt_arbiter_acq:mutex_inst.read
writedata[0] => alt_arbiter_acq:mutex_inst.writedata[0]
writedata[0] => reg_arb_req.DATAIN
writedata[1] => alt_arbiter_acq:mutex_inst.writedata[1]
writedata[2] => alt_arbiter_acq:mutex_inst.writedata[2]
writedata[3] => alt_arbiter_acq:mutex_inst.writedata[3]
writedata[4] => alt_arbiter_acq:mutex_inst.writedata[4]
writedata[5] => alt_arbiter_acq:mutex_inst.writedata[5]
writedata[6] => alt_arbiter_acq:mutex_inst.writedata[6]
writedata[7] => alt_arbiter_acq:mutex_inst.writedata[7]
writedata[8] => alt_arbiter_acq:mutex_inst.writedata[8]
writedata[9] => alt_arbiter_acq:mutex_inst.writedata[9]
writedata[10] => alt_arbiter_acq:mutex_inst.writedata[10]
writedata[11] => alt_arbiter_acq:mutex_inst.writedata[11]
writedata[12] => alt_arbiter_acq:mutex_inst.writedata[12]
writedata[13] => alt_arbiter_acq:mutex_inst.writedata[13]
writedata[14] => alt_arbiter_acq:mutex_inst.writedata[14]
writedata[15] => alt_arbiter_acq:mutex_inst.writedata[15]
writedata[16] => alt_arbiter_acq:mutex_inst.writedata[16]
writedata[17] => alt_arbiter_acq:mutex_inst.writedata[17]
writedata[18] => alt_arbiter_acq:mutex_inst.writedata[18]
writedata[19] => alt_arbiter_acq:mutex_inst.writedata[19]
writedata[20] => alt_arbiter_acq:mutex_inst.writedata[20]
writedata[21] => alt_arbiter_acq:mutex_inst.writedata[21]
writedata[22] => alt_arbiter_acq:mutex_inst.writedata[22]
writedata[23] => alt_arbiter_acq:mutex_inst.writedata[23]
writedata[24] => alt_arbiter_acq:mutex_inst.writedata[24]
writedata[25] => alt_arbiter_acq:mutex_inst.writedata[25]
writedata[26] => alt_arbiter_acq:mutex_inst.writedata[26]
writedata[27] => alt_arbiter_acq:mutex_inst.writedata[27]
writedata[28] => alt_arbiter_acq:mutex_inst.writedata[28]
writedata[29] => alt_arbiter_acq:mutex_inst.writedata[29]
writedata[30] => alt_arbiter_acq:mutex_inst.writedata[30]
writedata[31] => alt_arbiter_acq:mutex_inst.writedata[31]
address[0] => alt_arbiter_acq:mutex_inst.address[0]
address[0] => Equal0.IN2
address[1] => alt_arbiter_acq:mutex_inst.address[1]
address[1] => Equal0.IN1
address[2] => alt_arbiter_acq:mutex_inst.address[2]
address[2] => Equal0.IN0
readdata[0] <= alt_arbiter_acq:mutex_inst.readdata[0]
readdata[1] <= alt_arbiter_acq:mutex_inst.readdata[1]
readdata[2] <= alt_arbiter_acq:mutex_inst.readdata[2]
readdata[3] <= alt_arbiter_acq:mutex_inst.readdata[3]
readdata[4] <= alt_arbiter_acq:mutex_inst.readdata[4]
readdata[5] <= alt_arbiter_acq:mutex_inst.readdata[5]
readdata[6] <= alt_arbiter_acq:mutex_inst.readdata[6]
readdata[7] <= alt_arbiter_acq:mutex_inst.readdata[7]
readdata[8] <= alt_arbiter_acq:mutex_inst.readdata[8]
readdata[9] <= alt_arbiter_acq:mutex_inst.readdata[9]
readdata[10] <= alt_arbiter_acq:mutex_inst.readdata[10]
readdata[11] <= alt_arbiter_acq:mutex_inst.readdata[11]
readdata[12] <= alt_arbiter_acq:mutex_inst.readdata[12]
readdata[13] <= alt_arbiter_acq:mutex_inst.readdata[13]
readdata[14] <= alt_arbiter_acq:mutex_inst.readdata[14]
readdata[15] <= alt_arbiter_acq:mutex_inst.readdata[15]
readdata[16] <= alt_arbiter_acq:mutex_inst.readdata[16]
readdata[17] <= alt_arbiter_acq:mutex_inst.readdata[17]
readdata[18] <= alt_arbiter_acq:mutex_inst.readdata[18]
readdata[19] <= alt_arbiter_acq:mutex_inst.readdata[19]
readdata[20] <= alt_arbiter_acq:mutex_inst.readdata[20]
readdata[21] <= alt_arbiter_acq:mutex_inst.readdata[21]
readdata[22] <= alt_arbiter_acq:mutex_inst.readdata[22]
readdata[23] <= alt_arbiter_acq:mutex_inst.readdata[23]
readdata[24] <= alt_arbiter_acq:mutex_inst.readdata[24]
readdata[25] <= alt_arbiter_acq:mutex_inst.readdata[25]
readdata[26] <= alt_arbiter_acq:mutex_inst.readdata[26]
readdata[27] <= alt_arbiter_acq:mutex_inst.readdata[27]
readdata[28] <= alt_arbiter_acq:mutex_inst.readdata[28]
readdata[29] <= alt_arbiter_acq:mutex_inst.readdata[29]
readdata[30] <= alt_arbiter_acq:mutex_inst.readdata[30]
readdata[31] <= alt_arbiter_acq:mutex_inst.readdata[31]
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
basic_write <= alt_arbiter_acq:mutex_inst.master_write
basic_read <= alt_arbiter_acq:mutex_inst.master_read
basic_writedata[0] <= alt_arbiter_acq:mutex_inst.master_writedata[0]
basic_writedata[1] <= alt_arbiter_acq:mutex_inst.master_writedata[1]
basic_writedata[2] <= alt_arbiter_acq:mutex_inst.master_writedata[2]
basic_writedata[3] <= alt_arbiter_acq:mutex_inst.master_writedata[3]
basic_writedata[4] <= alt_arbiter_acq:mutex_inst.master_writedata[4]
basic_writedata[5] <= alt_arbiter_acq:mutex_inst.master_writedata[5]
basic_writedata[6] <= alt_arbiter_acq:mutex_inst.master_writedata[6]
basic_writedata[7] <= alt_arbiter_acq:mutex_inst.master_writedata[7]
basic_writedata[8] <= alt_arbiter_acq:mutex_inst.master_writedata[8]
basic_writedata[9] <= alt_arbiter_acq:mutex_inst.master_writedata[9]
basic_writedata[10] <= alt_arbiter_acq:mutex_inst.master_writedata[10]
basic_writedata[11] <= alt_arbiter_acq:mutex_inst.master_writedata[11]
basic_writedata[12] <= alt_arbiter_acq:mutex_inst.master_writedata[12]
basic_writedata[13] <= alt_arbiter_acq:mutex_inst.master_writedata[13]
basic_writedata[14] <= alt_arbiter_acq:mutex_inst.master_writedata[14]
basic_writedata[15] <= alt_arbiter_acq:mutex_inst.master_writedata[15]
basic_writedata[16] <= alt_arbiter_acq:mutex_inst.master_writedata[16]
basic_writedata[17] <= alt_arbiter_acq:mutex_inst.master_writedata[17]
basic_writedata[18] <= alt_arbiter_acq:mutex_inst.master_writedata[18]
basic_writedata[19] <= alt_arbiter_acq:mutex_inst.master_writedata[19]
basic_writedata[20] <= alt_arbiter_acq:mutex_inst.master_writedata[20]
basic_writedata[21] <= alt_arbiter_acq:mutex_inst.master_writedata[21]
basic_writedata[22] <= alt_arbiter_acq:mutex_inst.master_writedata[22]
basic_writedata[23] <= alt_arbiter_acq:mutex_inst.master_writedata[23]
basic_writedata[24] <= alt_arbiter_acq:mutex_inst.master_writedata[24]
basic_writedata[25] <= alt_arbiter_acq:mutex_inst.master_writedata[25]
basic_writedata[26] <= alt_arbiter_acq:mutex_inst.master_writedata[26]
basic_writedata[27] <= alt_arbiter_acq:mutex_inst.master_writedata[27]
basic_writedata[28] <= alt_arbiter_acq:mutex_inst.master_writedata[28]
basic_writedata[29] <= alt_arbiter_acq:mutex_inst.master_writedata[29]
basic_writedata[30] <= alt_arbiter_acq:mutex_inst.master_writedata[30]
basic_writedata[31] <= alt_arbiter_acq:mutex_inst.master_writedata[31]
basic_address[0] <= alt_arbiter_acq:mutex_inst.master_address[0]
basic_address[1] <= alt_arbiter_acq:mutex_inst.master_address[1]
basic_address[2] <= alt_arbiter_acq:mutex_inst.master_address[2]
basic_readdata[0] => alt_arbiter_acq:mutex_inst.master_readdata[0]
basic_readdata[1] => alt_arbiter_acq:mutex_inst.master_readdata[1]
basic_readdata[2] => alt_arbiter_acq:mutex_inst.master_readdata[2]
basic_readdata[3] => alt_arbiter_acq:mutex_inst.master_readdata[3]
basic_readdata[4] => alt_arbiter_acq:mutex_inst.master_readdata[4]
basic_readdata[5] => alt_arbiter_acq:mutex_inst.master_readdata[5]
basic_readdata[6] => alt_arbiter_acq:mutex_inst.master_readdata[6]
basic_readdata[7] => alt_arbiter_acq:mutex_inst.master_readdata[7]
basic_readdata[8] => alt_arbiter_acq:mutex_inst.master_readdata[8]
basic_readdata[9] => alt_arbiter_acq:mutex_inst.master_readdata[9]
basic_readdata[10] => alt_arbiter_acq:mutex_inst.master_readdata[10]
basic_readdata[11] => alt_arbiter_acq:mutex_inst.master_readdata[11]
basic_readdata[12] => alt_arbiter_acq:mutex_inst.master_readdata[12]
basic_readdata[13] => alt_arbiter_acq:mutex_inst.master_readdata[13]
basic_readdata[14] => alt_arbiter_acq:mutex_inst.master_readdata[14]
basic_readdata[15] => alt_arbiter_acq:mutex_inst.master_readdata[15]
basic_readdata[16] => alt_arbiter_acq:mutex_inst.master_readdata[16]
basic_readdata[17] => alt_arbiter_acq:mutex_inst.master_readdata[17]
basic_readdata[18] => alt_arbiter_acq:mutex_inst.master_readdata[18]
basic_readdata[19] => alt_arbiter_acq:mutex_inst.master_readdata[19]
basic_readdata[20] => alt_arbiter_acq:mutex_inst.master_readdata[20]
basic_readdata[21] => alt_arbiter_acq:mutex_inst.master_readdata[21]
basic_readdata[22] => alt_arbiter_acq:mutex_inst.master_readdata[22]
basic_readdata[23] => alt_arbiter_acq:mutex_inst.master_readdata[23]
basic_readdata[24] => alt_arbiter_acq:mutex_inst.master_readdata[24]
basic_readdata[25] => alt_arbiter_acq:mutex_inst.master_readdata[25]
basic_readdata[26] => alt_arbiter_acq:mutex_inst.master_readdata[26]
basic_readdata[27] => alt_arbiter_acq:mutex_inst.master_readdata[27]
basic_readdata[28] => alt_arbiter_acq:mutex_inst.master_readdata[28]
basic_readdata[29] => alt_arbiter_acq:mutex_inst.master_readdata[29]
basic_readdata[30] => alt_arbiter_acq:mutex_inst.master_readdata[30]
basic_readdata[31] => alt_arbiter_acq:mutex_inst.master_readdata[31]
basic_waitrequest => alt_arbiter_acq:mutex_inst.master_waitrequest
arb_req <= alt_arbiter_acq:mutex_inst.arb_req
arb_grant => alt_arbiter_acq:mutex_inst.arb_grant


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
address[0] => master_address.IN1
address[1] => master_address.IN1
address[2] => master_address.IN1
writedata[0] => master_writedata.IN1
writedata[1] => master_writedata.IN1
writedata[2] => master_writedata.IN1
writedata[3] => master_writedata.IN1
writedata[4] => master_writedata.IN1
writedata[5] => master_writedata.IN1
writedata[6] => master_writedata.IN1
writedata[7] => master_writedata.IN1
writedata[8] => master_writedata.IN1
writedata[9] => master_writedata.IN1
writedata[10] => master_writedata.IN1
writedata[11] => master_writedata.IN1
writedata[12] => master_writedata.IN1
writedata[13] => master_writedata.IN1
writedata[14] => master_writedata.IN1
writedata[15] => master_writedata.IN1
writedata[16] => master_writedata.IN1
writedata[17] => master_writedata.IN1
writedata[18] => master_writedata.IN1
writedata[19] => master_writedata.IN1
writedata[20] => master_writedata.IN1
writedata[21] => master_writedata.IN1
writedata[22] => master_writedata.IN1
writedata[23] => master_writedata.IN1
writedata[24] => master_writedata.IN1
writedata[25] => master_writedata.IN1
writedata[26] => master_writedata.IN1
writedata[27] => master_writedata.IN1
writedata[28] => master_writedata.IN1
writedata[29] => master_writedata.IN1
writedata[30] => master_writedata.IN1
writedata[31] => master_writedata.IN1
write => master_write.IN1
read => master_read.IN1
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= master_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= master_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= master_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= master_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= master_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= master_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= master_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= master_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= master_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= master_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= master_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= master_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= master_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= master_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= master_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= master_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= master_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= master_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= master_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= master_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= master_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= master_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= master_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= master_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= master_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= master_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= master_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= master_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= master_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= master_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= master_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= master_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= master_address.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[16] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[17] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[18] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[19] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[20] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[21] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[22] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[23] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[24] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[25] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[26] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[27] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[28] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[29] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[30] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[31] <= master_writedata.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_waitrequest => waitrequest.IN1
master_readdata[0] => readdata[0].DATAIN
master_readdata[1] => readdata[1].DATAIN
master_readdata[2] => readdata[2].DATAIN
master_readdata[3] => readdata[3].DATAIN
master_readdata[4] => readdata[4].DATAIN
master_readdata[5] => readdata[5].DATAIN
master_readdata[6] => readdata[6].DATAIN
master_readdata[7] => readdata[7].DATAIN
master_readdata[8] => readdata[8].DATAIN
master_readdata[9] => readdata[9].DATAIN
master_readdata[10] => readdata[10].DATAIN
master_readdata[11] => readdata[11].DATAIN
master_readdata[12] => readdata[12].DATAIN
master_readdata[13] => readdata[13].DATAIN
master_readdata[14] => readdata[14].DATAIN
master_readdata[15] => readdata[15].DATAIN
master_readdata[16] => readdata[16].DATAIN
master_readdata[17] => readdata[17].DATAIN
master_readdata[18] => readdata[18].DATAIN
master_readdata[19] => readdata[19].DATAIN
master_readdata[20] => readdata[20].DATAIN
master_readdata[21] => readdata[21].DATAIN
master_readdata[22] => readdata[22].DATAIN
master_readdata[23] => readdata[23].DATAIN
master_readdata[24] => readdata[24].DATAIN
master_readdata[25] => readdata[25].DATAIN
master_readdata[26] => readdata[26].DATAIN
master_readdata[27] => readdata[27].DATAIN
master_readdata[28] => readdata[28].DATAIN
master_readdata[29] => readdata[29].DATAIN
master_readdata[30] => readdata[30].DATAIN
master_readdata[31] => readdata[31].DATAIN
arb_req <= mutex_req.DB_MAX_OUTPUT_PORT_TYPE
arb_grant => granted.IN0
mutex_req => granted.IN1
mutex_req => arb_req.DATAIN
mutex_grant <= granted.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq
reconfig_clk => rx_cal_busy~reg0.CLK
reconfig_clk => tx_cal_busy~reg0.CLK
reconfig_clk => startup_cal_done.CLK
reconfig_clk => reconfig_busy~reg0.CLK
reset => rx_cal_busy~reg0.PRESET
reset => tx_cal_busy~reg0.PRESET
reset => startup_cal_done.ACLR
reset => reconfig_busy~reg0.PRESET
busy[0] => hold.IN1
busy[0] => hold.IN0
busy[0] => hold.IN0
busy[0] => WideOr0.IN0
busy[0] => w_rx_cal_busy.IN0
busy[0] => oc_cal_busy.DATAIN
busy[1] => WideOr0.IN1
busy[2] => WideOr0.IN2
busy[3] => hold.IN1
busy[3] => WideOr0.IN3
busy[3] => w_rx_cal_busy.IN1
busy[4] => WideOr0.IN4
busy[5] => WideOr0.IN5
busy[5] => w_rx_cal_busy.IN1
busy[6] => hold.IN1
busy[6] => hold.IN1
busy[6] => hold.IN1
busy[6] => WideOr0.IN6
busy[6] => w_tx_cal_busy.IN0
busy[7] => WideOr0.IN7
busy[8] => WideOr0.IN8
busy[9] => hold.IN1
busy[9] => WideOr0.IN9
busy[9] => w_tx_cal_busy.IN1
busy[9] => w_rx_cal_busy.IN1
cal_busy_in => hold.IN1
hold[0] <= startup_cal_done.DB_MAX_OUTPUT_PORT_TYPE
hold[1] <= <GND>
hold[2] <= <GND>
hold[3] <= hold.DB_MAX_OUTPUT_PORT_TYPE
hold[4] <= <GND>
hold[5] <= hold.DB_MAX_OUTPUT_PORT_TYPE
hold[6] <= hold.DB_MAX_OUTPUT_PORT_TYPE
hold[7] <= <GND>
hold[8] <= <GND>
hold[9] <= hold.DB_MAX_OUTPUT_PORT_TYPE
reconfig_busy <= reconfig_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_cal_busy <= tx_cal_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy <= rx_cal_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
oc_cal_busy <= busy[0].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic
reconfig_clk => reconfig_clk.IN1
reset => reset.IN1
lif_is_active => lif_is_active.IN1
basic_reconfig_write[0] => basic_reconfig_write[0].IN1
basic_reconfig_read[0] => basic_reconfig_read[0].IN1
basic_reconfig_writedata[0] => basic_reconfig_writedata[0].IN1
basic_reconfig_writedata[1] => basic_reconfig_writedata[1].IN1
basic_reconfig_writedata[2] => basic_reconfig_writedata[2].IN1
basic_reconfig_writedata[3] => basic_reconfig_writedata[3].IN1
basic_reconfig_writedata[4] => basic_reconfig_writedata[4].IN1
basic_reconfig_writedata[5] => basic_reconfig_writedata[5].IN1
basic_reconfig_writedata[6] => basic_reconfig_writedata[6].IN1
basic_reconfig_writedata[7] => basic_reconfig_writedata[7].IN1
basic_reconfig_writedata[8] => basic_reconfig_writedata[8].IN1
basic_reconfig_writedata[9] => basic_reconfig_writedata[9].IN1
basic_reconfig_writedata[10] => basic_reconfig_writedata[10].IN1
basic_reconfig_writedata[11] => basic_reconfig_writedata[11].IN1
basic_reconfig_writedata[12] => basic_reconfig_writedata[12].IN1
basic_reconfig_writedata[13] => basic_reconfig_writedata[13].IN1
basic_reconfig_writedata[14] => basic_reconfig_writedata[14].IN1
basic_reconfig_writedata[15] => basic_reconfig_writedata[15].IN1
basic_reconfig_writedata[16] => basic_reconfig_writedata[16].IN1
basic_reconfig_writedata[17] => basic_reconfig_writedata[17].IN1
basic_reconfig_writedata[18] => basic_reconfig_writedata[18].IN1
basic_reconfig_writedata[19] => basic_reconfig_writedata[19].IN1
basic_reconfig_writedata[20] => basic_reconfig_writedata[20].IN1
basic_reconfig_writedata[21] => basic_reconfig_writedata[21].IN1
basic_reconfig_writedata[22] => basic_reconfig_writedata[22].IN1
basic_reconfig_writedata[23] => basic_reconfig_writedata[23].IN1
basic_reconfig_writedata[24] => basic_reconfig_writedata[24].IN1
basic_reconfig_writedata[25] => basic_reconfig_writedata[25].IN1
basic_reconfig_writedata[26] => basic_reconfig_writedata[26].IN1
basic_reconfig_writedata[27] => basic_reconfig_writedata[27].IN1
basic_reconfig_writedata[28] => basic_reconfig_writedata[28].IN1
basic_reconfig_writedata[29] => basic_reconfig_writedata[29].IN1
basic_reconfig_writedata[30] => basic_reconfig_writedata[30].IN1
basic_reconfig_writedata[31] => basic_reconfig_writedata[31].IN1
basic_reconfig_address[0] => basic_reconfig_address[0].IN1
basic_reconfig_address[1] => basic_reconfig_address[1].IN1
basic_reconfig_address[2] => basic_reconfig_address[2].IN1
basic_reconfig_readdata[0] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[1] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[2] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[3] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[4] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[5] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[6] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[7] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[8] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[9] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[10] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[11] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[12] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[13] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[14] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[15] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[16] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[17] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[18] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[19] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[20] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[21] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[22] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[23] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[24] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[25] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[26] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[27] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[28] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[29] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[30] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_readdata[31] <= av_xcvr_reconfig_basic:a5.basic_reconfig_readdata
basic_reconfig_waitrequest[0] <= av_xcvr_reconfig_basic:a5.basic_reconfig_waitrequest
lch_testbus[0] <= av_xcvr_reconfig_basic:a5.lch_testbus
lch_testbus[1] <= av_xcvr_reconfig_basic:a5.lch_testbus
lch_testbus[2] <= av_xcvr_reconfig_basic:a5.lch_testbus
lch_testbus[3] <= av_xcvr_reconfig_basic:a5.lch_testbus
lch_testbus[4] <= av_xcvr_reconfig_basic:a5.lch_testbus
lch_testbus[5] <= av_xcvr_reconfig_basic:a5.lch_testbus
lch_testbus[6] <= av_xcvr_reconfig_basic:a5.lch_testbus
lch_testbus[7] <= av_xcvr_reconfig_basic:a5.lch_testbus
pch_testbus[0] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[1] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[2] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[3] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[4] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[5] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[6] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[7] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[8] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[9] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[10] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[11] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[12] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[13] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[14] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[15] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[16] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[17] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[18] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[19] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[20] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[21] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[22] <= av_xcvr_reconfig_basic:a5.pch_testbus
pch_testbus[23] <= av_xcvr_reconfig_basic:a5.pch_testbus
lch_atbout <= av_xcvr_reconfig_basic:a5.atbout
ifsel_notdone <= av_xcvr_reconfig_basic:a5.ifsel_notdone
oc_cal_busy => oc_cal_busy.IN1
tx_cal_busy => tx_cal_busy.IN1
rx_cal_busy => rx_cal_busy.IN1
reconfig_to_xcvr[0] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[1] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[2] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[3] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[4] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[5] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[6] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[7] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[8] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[9] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[10] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[11] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[12] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[13] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[14] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[15] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[16] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[17] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[18] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[19] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[20] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[21] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[22] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[23] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[24] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[25] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[26] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[27] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[28] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[29] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[30] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[31] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[32] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[33] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[34] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[35] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[36] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[37] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[38] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[39] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[40] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[41] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[42] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[43] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[44] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[45] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[46] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[47] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[48] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[49] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[50] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[51] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[52] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[53] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[54] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[55] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[56] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[57] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[58] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[59] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[60] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[61] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[62] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[63] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[64] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[65] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[66] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[67] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[68] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[69] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[70] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[71] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[72] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[73] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[74] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[75] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[76] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[77] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[78] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[79] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[80] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[81] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[82] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[83] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[84] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[85] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[86] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[87] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[88] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[89] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[90] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[91] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[92] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[93] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[94] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[95] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[96] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[97] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[98] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[99] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[100] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[101] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[102] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[103] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[104] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[105] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[106] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[107] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[108] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[109] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[110] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[111] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[112] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[113] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[114] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[115] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[116] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[117] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[118] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[119] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[120] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[121] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[122] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[123] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[124] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[125] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[126] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[127] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[128] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[129] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[130] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[131] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[132] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[133] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[134] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[135] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[136] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[137] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[138] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_to_xcvr[139] <= av_xcvr_reconfig_basic:a5.reconfig_to_xcvr
reconfig_from_xcvr[0] => reconfig_from_xcvr[0].IN1
reconfig_from_xcvr[1] => reconfig_from_xcvr[1].IN1
reconfig_from_xcvr[2] => reconfig_from_xcvr[2].IN1
reconfig_from_xcvr[3] => reconfig_from_xcvr[3].IN1
reconfig_from_xcvr[4] => reconfig_from_xcvr[4].IN1
reconfig_from_xcvr[5] => reconfig_from_xcvr[5].IN1
reconfig_from_xcvr[6] => reconfig_from_xcvr[6].IN1
reconfig_from_xcvr[7] => reconfig_from_xcvr[7].IN1
reconfig_from_xcvr[8] => reconfig_from_xcvr[8].IN1
reconfig_from_xcvr[9] => reconfig_from_xcvr[9].IN1
reconfig_from_xcvr[10] => reconfig_from_xcvr[10].IN1
reconfig_from_xcvr[11] => reconfig_from_xcvr[11].IN1
reconfig_from_xcvr[12] => reconfig_from_xcvr[12].IN1
reconfig_from_xcvr[13] => reconfig_from_xcvr[13].IN1
reconfig_from_xcvr[14] => reconfig_from_xcvr[14].IN1
reconfig_from_xcvr[15] => reconfig_from_xcvr[15].IN1
reconfig_from_xcvr[16] => reconfig_from_xcvr[16].IN1
reconfig_from_xcvr[17] => reconfig_from_xcvr[17].IN1
reconfig_from_xcvr[18] => reconfig_from_xcvr[18].IN1
reconfig_from_xcvr[19] => reconfig_from_xcvr[19].IN1
reconfig_from_xcvr[20] => reconfig_from_xcvr[20].IN1
reconfig_from_xcvr[21] => reconfig_from_xcvr[21].IN1
reconfig_from_xcvr[22] => reconfig_from_xcvr[22].IN1
reconfig_from_xcvr[23] => reconfig_from_xcvr[23].IN1
reconfig_from_xcvr[24] => reconfig_from_xcvr[24].IN1
reconfig_from_xcvr[25] => reconfig_from_xcvr[25].IN1
reconfig_from_xcvr[26] => reconfig_from_xcvr[26].IN1
reconfig_from_xcvr[27] => reconfig_from_xcvr[27].IN1
reconfig_from_xcvr[28] => reconfig_from_xcvr[28].IN1
reconfig_from_xcvr[29] => reconfig_from_xcvr[29].IN1
reconfig_from_xcvr[30] => reconfig_from_xcvr[30].IN1
reconfig_from_xcvr[31] => reconfig_from_xcvr[31].IN1
reconfig_from_xcvr[32] => reconfig_from_xcvr[32].IN1
reconfig_from_xcvr[33] => reconfig_from_xcvr[33].IN1
reconfig_from_xcvr[34] => reconfig_from_xcvr[34].IN1
reconfig_from_xcvr[35] => reconfig_from_xcvr[35].IN1
reconfig_from_xcvr[36] => reconfig_from_xcvr[36].IN1
reconfig_from_xcvr[37] => reconfig_from_xcvr[37].IN1
reconfig_from_xcvr[38] => reconfig_from_xcvr[38].IN1
reconfig_from_xcvr[39] => reconfig_from_xcvr[39].IN1
reconfig_from_xcvr[40] => reconfig_from_xcvr[40].IN1
reconfig_from_xcvr[41] => reconfig_from_xcvr[41].IN1
reconfig_from_xcvr[42] => reconfig_from_xcvr[42].IN1
reconfig_from_xcvr[43] => reconfig_from_xcvr[43].IN1
reconfig_from_xcvr[44] => reconfig_from_xcvr[44].IN1
reconfig_from_xcvr[45] => reconfig_from_xcvr[45].IN1
reconfig_from_xcvr[46] => reconfig_from_xcvr[46].IN1
reconfig_from_xcvr[47] => reconfig_from_xcvr[47].IN1
reconfig_from_xcvr[48] => reconfig_from_xcvr[48].IN1
reconfig_from_xcvr[49] => reconfig_from_xcvr[49].IN1
reconfig_from_xcvr[50] => reconfig_from_xcvr[50].IN1
reconfig_from_xcvr[51] => reconfig_from_xcvr[51].IN1
reconfig_from_xcvr[52] => reconfig_from_xcvr[52].IN1
reconfig_from_xcvr[53] => reconfig_from_xcvr[53].IN1
reconfig_from_xcvr[54] => reconfig_from_xcvr[54].IN1
reconfig_from_xcvr[55] => reconfig_from_xcvr[55].IN1
reconfig_from_xcvr[56] => reconfig_from_xcvr[56].IN1
reconfig_from_xcvr[57] => reconfig_from_xcvr[57].IN1
reconfig_from_xcvr[58] => reconfig_from_xcvr[58].IN1
reconfig_from_xcvr[59] => reconfig_from_xcvr[59].IN1
reconfig_from_xcvr[60] => reconfig_from_xcvr[60].IN1
reconfig_from_xcvr[61] => reconfig_from_xcvr[61].IN1
reconfig_from_xcvr[62] => reconfig_from_xcvr[62].IN1
reconfig_from_xcvr[63] => reconfig_from_xcvr[63].IN1
reconfig_from_xcvr[64] => reconfig_from_xcvr[64].IN1
reconfig_from_xcvr[65] => reconfig_from_xcvr[65].IN1
reconfig_from_xcvr[66] => reconfig_from_xcvr[66].IN1
reconfig_from_xcvr[67] => reconfig_from_xcvr[67].IN1
reconfig_from_xcvr[68] => reconfig_from_xcvr[68].IN1
reconfig_from_xcvr[69] => reconfig_from_xcvr[69].IN1
reconfig_from_xcvr[70] => reconfig_from_xcvr[70].IN1
reconfig_from_xcvr[71] => reconfig_from_xcvr[71].IN1
reconfig_from_xcvr[72] => reconfig_from_xcvr[72].IN1
reconfig_from_xcvr[73] => reconfig_from_xcvr[73].IN1
reconfig_from_xcvr[74] => reconfig_from_xcvr[74].IN1
reconfig_from_xcvr[75] => reconfig_from_xcvr[75].IN1
reconfig_from_xcvr[76] => reconfig_from_xcvr[76].IN1
reconfig_from_xcvr[77] => reconfig_from_xcvr[77].IN1
reconfig_from_xcvr[78] => reconfig_from_xcvr[78].IN1
reconfig_from_xcvr[79] => reconfig_from_xcvr[79].IN1
reconfig_from_xcvr[80] => reconfig_from_xcvr[80].IN1
reconfig_from_xcvr[81] => reconfig_from_xcvr[81].IN1
reconfig_from_xcvr[82] => reconfig_from_xcvr[82].IN1
reconfig_from_xcvr[83] => reconfig_from_xcvr[83].IN1
reconfig_from_xcvr[84] => reconfig_from_xcvr[84].IN1
reconfig_from_xcvr[85] => reconfig_from_xcvr[85].IN1
reconfig_from_xcvr[86] => reconfig_from_xcvr[86].IN1
reconfig_from_xcvr[87] => reconfig_from_xcvr[87].IN1
reconfig_from_xcvr[88] => reconfig_from_xcvr[88].IN1
reconfig_from_xcvr[89] => reconfig_from_xcvr[89].IN1
reconfig_from_xcvr[90] => reconfig_from_xcvr[90].IN1
reconfig_from_xcvr[91] => reconfig_from_xcvr[91].IN1


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5
reconfig_clk => reconfig_clk.IN5
reset => reset.IN3
lif_is_active => lif_is_active.IN1
basic_reconfig_write[0] => basic_reconfig_write[0].IN1
basic_reconfig_read[0] => basic_reconfig_read[0].IN1
basic_reconfig_writedata[0] => basic_reconfig_writedata[0].IN1
basic_reconfig_writedata[1] => basic_reconfig_writedata[1].IN1
basic_reconfig_writedata[2] => basic_reconfig_writedata[2].IN1
basic_reconfig_writedata[3] => basic_reconfig_writedata[3].IN1
basic_reconfig_writedata[4] => basic_reconfig_writedata[4].IN1
basic_reconfig_writedata[5] => basic_reconfig_writedata[5].IN1
basic_reconfig_writedata[6] => basic_reconfig_writedata[6].IN1
basic_reconfig_writedata[7] => basic_reconfig_writedata[7].IN1
basic_reconfig_writedata[8] => basic_reconfig_writedata[8].IN1
basic_reconfig_writedata[9] => basic_reconfig_writedata[9].IN1
basic_reconfig_writedata[10] => basic_reconfig_writedata[10].IN1
basic_reconfig_writedata[11] => basic_reconfig_writedata[11].IN1
basic_reconfig_writedata[12] => basic_reconfig_writedata[12].IN1
basic_reconfig_writedata[13] => basic_reconfig_writedata[13].IN1
basic_reconfig_writedata[14] => basic_reconfig_writedata[14].IN1
basic_reconfig_writedata[15] => basic_reconfig_writedata[15].IN1
basic_reconfig_writedata[16] => basic_reconfig_writedata[16].IN1
basic_reconfig_writedata[17] => basic_reconfig_writedata[17].IN1
basic_reconfig_writedata[18] => basic_reconfig_writedata[18].IN1
basic_reconfig_writedata[19] => basic_reconfig_writedata[19].IN1
basic_reconfig_writedata[20] => basic_reconfig_writedata[20].IN1
basic_reconfig_writedata[21] => basic_reconfig_writedata[21].IN1
basic_reconfig_writedata[22] => basic_reconfig_writedata[22].IN1
basic_reconfig_writedata[23] => basic_reconfig_writedata[23].IN1
basic_reconfig_writedata[24] => basic_reconfig_writedata[24].IN1
basic_reconfig_writedata[25] => basic_reconfig_writedata[25].IN1
basic_reconfig_writedata[26] => basic_reconfig_writedata[26].IN1
basic_reconfig_writedata[27] => basic_reconfig_writedata[27].IN1
basic_reconfig_writedata[28] => basic_reconfig_writedata[28].IN1
basic_reconfig_writedata[29] => basic_reconfig_writedata[29].IN1
basic_reconfig_writedata[30] => basic_reconfig_writedata[30].IN1
basic_reconfig_writedata[31] => basic_reconfig_writedata[31].IN1
basic_reconfig_address[0] => basic_reconfig_address[0].IN1
basic_reconfig_address[1] => basic_reconfig_address[1].IN1
basic_reconfig_address[2] => basic_reconfig_address[2].IN1
basic_reconfig_readdata[0] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[1] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[2] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[3] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[4] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[5] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[6] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[7] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[8] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[9] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[10] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[11] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[12] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[13] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[14] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[15] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[16] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[17] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[18] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[19] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[20] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[21] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[22] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[23] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[24] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[25] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[26] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[27] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[28] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[29] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[30] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_readdata[31] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_readdata
basic_reconfig_waitrequest[0] <= av_xrbasic_lif:lif[0].logical_if.basic_reconfig_waitrequest
lch_testbus[0] <= av_xrbasic_lif:lif[0].logical_if.lch_testbus
lch_testbus[1] <= av_xrbasic_lif:lif[0].logical_if.lch_testbus
lch_testbus[2] <= av_xrbasic_lif:lif[0].logical_if.lch_testbus
lch_testbus[3] <= av_xrbasic_lif:lif[0].logical_if.lch_testbus
lch_testbus[4] <= av_xrbasic_lif:lif[0].logical_if.lch_testbus
lch_testbus[5] <= av_xrbasic_lif:lif[0].logical_if.lch_testbus
lch_testbus[6] <= av_xrbasic_lif:lif[0].logical_if.lch_testbus
lch_testbus[7] <= av_xrbasic_lif:lif[0].logical_if.lch_testbus
pch_testbus[0] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[1] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[2] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[3] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[4] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[5] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[6] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[7] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[8] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[9] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[10] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[11] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[12] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[13] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[14] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[15] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[16] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[17] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[18] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[19] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[20] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[21] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[22] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
pch_testbus[23] <= av_xrbasic_lif:lif[0].logical_if.pch_testbus
atbout <= av_reconfig_bundle_to_basic:bundle.pif_atbout
ifsel_notdone <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
oc_cal_busy => oc_cal_busy.IN1
tx_cal_busy => tx_cal_busy.IN1
rx_cal_busy => rx_cal_busy.IN1
reconfig_to_xcvr[0] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[1] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[2] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[3] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[4] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[5] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[6] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[7] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[8] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[9] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[10] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[11] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[12] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[13] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[14] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[15] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[16] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[17] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[18] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[19] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[20] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[21] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[22] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[23] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[24] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[25] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[26] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[27] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[28] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[29] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[30] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[31] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[32] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[33] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[34] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[35] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[36] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[37] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[38] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[39] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[40] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[41] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[42] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[43] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[44] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[45] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[46] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[47] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[48] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[49] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[50] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[51] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[52] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[53] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[54] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[55] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[56] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[57] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[58] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[59] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[60] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[61] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[62] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[63] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[64] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[65] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[66] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[67] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[68] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[69] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[70] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[71] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[72] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[73] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[74] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[75] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[76] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[77] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[78] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[79] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[80] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[81] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[82] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[83] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[84] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[85] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[86] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[87] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[88] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[89] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[90] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[91] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[92] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[93] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[94] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[95] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[96] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[97] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[98] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[99] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[100] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[101] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[102] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[103] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[104] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[105] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[106] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[107] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[108] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[109] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[110] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[111] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[112] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[113] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[114] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[115] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[116] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[117] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[118] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[119] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[120] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[121] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[122] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[123] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[124] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[125] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[126] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[127] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[128] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[129] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[130] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[131] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[132] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[133] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[134] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[135] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[136] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[137] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[138] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_to_xcvr[139] <= av_reconfig_bundle_to_basic:bundle.reconfig_to_xcvr
reconfig_from_xcvr[0] => reconfig_from_xcvr[0].IN1
reconfig_from_xcvr[1] => reconfig_from_xcvr[1].IN1
reconfig_from_xcvr[2] => reconfig_from_xcvr[2].IN1
reconfig_from_xcvr[3] => reconfig_from_xcvr[3].IN1
reconfig_from_xcvr[4] => reconfig_from_xcvr[4].IN1
reconfig_from_xcvr[5] => reconfig_from_xcvr[5].IN1
reconfig_from_xcvr[6] => reconfig_from_xcvr[6].IN1
reconfig_from_xcvr[7] => reconfig_from_xcvr[7].IN1
reconfig_from_xcvr[8] => reconfig_from_xcvr[8].IN1
reconfig_from_xcvr[9] => reconfig_from_xcvr[9].IN1
reconfig_from_xcvr[10] => reconfig_from_xcvr[10].IN1
reconfig_from_xcvr[11] => reconfig_from_xcvr[11].IN1
reconfig_from_xcvr[12] => reconfig_from_xcvr[12].IN1
reconfig_from_xcvr[13] => reconfig_from_xcvr[13].IN1
reconfig_from_xcvr[14] => reconfig_from_xcvr[14].IN1
reconfig_from_xcvr[15] => reconfig_from_xcvr[15].IN1
reconfig_from_xcvr[16] => reconfig_from_xcvr[16].IN1
reconfig_from_xcvr[17] => reconfig_from_xcvr[17].IN1
reconfig_from_xcvr[18] => reconfig_from_xcvr[18].IN1
reconfig_from_xcvr[19] => reconfig_from_xcvr[19].IN1
reconfig_from_xcvr[20] => reconfig_from_xcvr[20].IN1
reconfig_from_xcvr[21] => reconfig_from_xcvr[21].IN1
reconfig_from_xcvr[22] => reconfig_from_xcvr[22].IN1
reconfig_from_xcvr[23] => reconfig_from_xcvr[23].IN1
reconfig_from_xcvr[24] => reconfig_from_xcvr[24].IN1
reconfig_from_xcvr[25] => reconfig_from_xcvr[25].IN1
reconfig_from_xcvr[26] => reconfig_from_xcvr[26].IN1
reconfig_from_xcvr[27] => reconfig_from_xcvr[27].IN1
reconfig_from_xcvr[28] => reconfig_from_xcvr[28].IN1
reconfig_from_xcvr[29] => reconfig_from_xcvr[29].IN1
reconfig_from_xcvr[30] => reconfig_from_xcvr[30].IN1
reconfig_from_xcvr[31] => reconfig_from_xcvr[31].IN1
reconfig_from_xcvr[32] => reconfig_from_xcvr[32].IN1
reconfig_from_xcvr[33] => reconfig_from_xcvr[33].IN1
reconfig_from_xcvr[34] => reconfig_from_xcvr[34].IN1
reconfig_from_xcvr[35] => reconfig_from_xcvr[35].IN1
reconfig_from_xcvr[36] => reconfig_from_xcvr[36].IN1
reconfig_from_xcvr[37] => reconfig_from_xcvr[37].IN1
reconfig_from_xcvr[38] => reconfig_from_xcvr[38].IN1
reconfig_from_xcvr[39] => reconfig_from_xcvr[39].IN1
reconfig_from_xcvr[40] => reconfig_from_xcvr[40].IN1
reconfig_from_xcvr[41] => reconfig_from_xcvr[41].IN1
reconfig_from_xcvr[42] => reconfig_from_xcvr[42].IN1
reconfig_from_xcvr[43] => reconfig_from_xcvr[43].IN1
reconfig_from_xcvr[44] => reconfig_from_xcvr[44].IN1
reconfig_from_xcvr[45] => reconfig_from_xcvr[45].IN1
reconfig_from_xcvr[46] => reconfig_from_xcvr[46].IN1
reconfig_from_xcvr[47] => reconfig_from_xcvr[47].IN1
reconfig_from_xcvr[48] => reconfig_from_xcvr[48].IN1
reconfig_from_xcvr[49] => reconfig_from_xcvr[49].IN1
reconfig_from_xcvr[50] => reconfig_from_xcvr[50].IN1
reconfig_from_xcvr[51] => reconfig_from_xcvr[51].IN1
reconfig_from_xcvr[52] => reconfig_from_xcvr[52].IN1
reconfig_from_xcvr[53] => reconfig_from_xcvr[53].IN1
reconfig_from_xcvr[54] => reconfig_from_xcvr[54].IN1
reconfig_from_xcvr[55] => reconfig_from_xcvr[55].IN1
reconfig_from_xcvr[56] => reconfig_from_xcvr[56].IN1
reconfig_from_xcvr[57] => reconfig_from_xcvr[57].IN1
reconfig_from_xcvr[58] => reconfig_from_xcvr[58].IN1
reconfig_from_xcvr[59] => reconfig_from_xcvr[59].IN1
reconfig_from_xcvr[60] => reconfig_from_xcvr[60].IN1
reconfig_from_xcvr[61] => reconfig_from_xcvr[61].IN1
reconfig_from_xcvr[62] => reconfig_from_xcvr[62].IN1
reconfig_from_xcvr[63] => reconfig_from_xcvr[63].IN1
reconfig_from_xcvr[64] => reconfig_from_xcvr[64].IN1
reconfig_from_xcvr[65] => reconfig_from_xcvr[65].IN1
reconfig_from_xcvr[66] => reconfig_from_xcvr[66].IN1
reconfig_from_xcvr[67] => reconfig_from_xcvr[67].IN1
reconfig_from_xcvr[68] => reconfig_from_xcvr[68].IN1
reconfig_from_xcvr[69] => reconfig_from_xcvr[69].IN1
reconfig_from_xcvr[70] => reconfig_from_xcvr[70].IN1
reconfig_from_xcvr[71] => reconfig_from_xcvr[71].IN1
reconfig_from_xcvr[72] => reconfig_from_xcvr[72].IN1
reconfig_from_xcvr[73] => reconfig_from_xcvr[73].IN1
reconfig_from_xcvr[74] => reconfig_from_xcvr[74].IN1
reconfig_from_xcvr[75] => reconfig_from_xcvr[75].IN1
reconfig_from_xcvr[76] => reconfig_from_xcvr[76].IN1
reconfig_from_xcvr[77] => reconfig_from_xcvr[77].IN1
reconfig_from_xcvr[78] => reconfig_from_xcvr[78].IN1
reconfig_from_xcvr[79] => reconfig_from_xcvr[79].IN1
reconfig_from_xcvr[80] => reconfig_from_xcvr[80].IN1
reconfig_from_xcvr[81] => reconfig_from_xcvr[81].IN1
reconfig_from_xcvr[82] => reconfig_from_xcvr[82].IN1
reconfig_from_xcvr[83] => reconfig_from_xcvr[83].IN1
reconfig_from_xcvr[84] => reconfig_from_xcvr[84].IN1
reconfig_from_xcvr[85] => reconfig_from_xcvr[85].IN1
reconfig_from_xcvr[86] => reconfig_from_xcvr[86].IN1
reconfig_from_xcvr[87] => reconfig_from_xcvr[87].IN1
reconfig_from_xcvr[88] => reconfig_from_xcvr[88].IN1
reconfig_from_xcvr[89] => reconfig_from_xcvr[89].IN1
reconfig_from_xcvr[90] => reconfig_from_xcvr[90].IN1
reconfig_from_xcvr[91] => reconfig_from_xcvr[91].IN1


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if
reconfig_clk => reconfig_clk.IN1
reset => reset.IN1
lif_is_active => lif_is_active.IN1
basic_reconfig_write => basic_reconfig_write.IN1
basic_reconfig_read => basic_reconfig_read.IN1
basic_reconfig_writedata[0] => basic_reconfig_writedata[0].IN1
basic_reconfig_writedata[1] => basic_reconfig_writedata[1].IN1
basic_reconfig_writedata[2] => basic_reconfig_writedata[2].IN1
basic_reconfig_writedata[3] => basic_reconfig_writedata[3].IN1
basic_reconfig_writedata[4] => basic_reconfig_writedata[4].IN1
basic_reconfig_writedata[5] => basic_reconfig_writedata[5].IN1
basic_reconfig_writedata[6] => basic_reconfig_writedata[6].IN1
basic_reconfig_writedata[7] => basic_reconfig_writedata[7].IN1
basic_reconfig_writedata[8] => basic_reconfig_writedata[8].IN1
basic_reconfig_writedata[9] => basic_reconfig_writedata[9].IN1
basic_reconfig_writedata[10] => basic_reconfig_writedata[10].IN1
basic_reconfig_writedata[11] => basic_reconfig_writedata[11].IN1
basic_reconfig_writedata[12] => basic_reconfig_writedata[12].IN1
basic_reconfig_writedata[13] => basic_reconfig_writedata[13].IN1
basic_reconfig_writedata[14] => basic_reconfig_writedata[14].IN1
basic_reconfig_writedata[15] => basic_reconfig_writedata[15].IN1
basic_reconfig_writedata[16] => basic_reconfig_writedata[16].IN1
basic_reconfig_writedata[17] => basic_reconfig_writedata[17].IN1
basic_reconfig_writedata[18] => basic_reconfig_writedata[18].IN1
basic_reconfig_writedata[19] => basic_reconfig_writedata[19].IN1
basic_reconfig_writedata[20] => basic_reconfig_writedata[20].IN1
basic_reconfig_writedata[21] => basic_reconfig_writedata[21].IN1
basic_reconfig_writedata[22] => basic_reconfig_writedata[22].IN1
basic_reconfig_writedata[23] => basic_reconfig_writedata[23].IN1
basic_reconfig_writedata[24] => basic_reconfig_writedata[24].IN1
basic_reconfig_writedata[25] => basic_reconfig_writedata[25].IN1
basic_reconfig_writedata[26] => basic_reconfig_writedata[26].IN1
basic_reconfig_writedata[27] => basic_reconfig_writedata[27].IN1
basic_reconfig_writedata[28] => basic_reconfig_writedata[28].IN1
basic_reconfig_writedata[29] => basic_reconfig_writedata[29].IN1
basic_reconfig_writedata[30] => basic_reconfig_writedata[30].IN1
basic_reconfig_writedata[31] => basic_reconfig_writedata[31].IN1
basic_reconfig_address[0] => basic_reconfig_address[0].IN1
basic_reconfig_address[1] => basic_reconfig_address[1].IN1
basic_reconfig_address[2] => basic_reconfig_address[2].IN1
basic_reconfig_readdata[0] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[1] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[2] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[3] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[4] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[5] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[6] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[7] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[8] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[9] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[10] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[11] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[12] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[13] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[14] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[15] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[16] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[17] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[18] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[19] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[20] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[21] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[22] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[23] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[24] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[25] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[26] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[27] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[28] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[29] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[30] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_readdata[31] <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_readdata
basic_reconfig_waitrequest <= av_xrbasic_lif_csr:lif_csr.basic_reconfig_waitrequest
pif_testbus_sel[0] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[1] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[2] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[3] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[4] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[5] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[6] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[7] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[8] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[9] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[10] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[11] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[12] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[13] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[14] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[15] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[16] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[17] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[18] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[19] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[20] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[21] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[22] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus_sel[23] <= pif_testbus_sel.DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[0] => pif_testbus_groups[0][0].IN1
pif_testbus[1] => pif_testbus_groups[0][1].IN1
pif_testbus[2] => pif_testbus_groups[0][2].IN1
pif_testbus[3] => pif_testbus_groups[0][3].IN1
pif_testbus[4] => pif_testbus_groups[0][4].IN1
pif_testbus[5] => pif_testbus_groups[0][5].IN1
pif_testbus[6] => pif_testbus_groups[0][6].IN1
pif_testbus[7] => pif_testbus_groups[0][7].IN1
pif_testbus[8] => pif_testbus_groups[0][8].IN1
pif_testbus[9] => pif_testbus_groups[0][9].IN1
pif_testbus[10] => pif_testbus_groups[0][10].IN1
pif_testbus[11] => pif_testbus_groups[0][11].IN1
pif_testbus[12] => pif_testbus_groups[0][12].IN1
pif_testbus[13] => pif_testbus_groups[0][13].IN1
pif_testbus[14] => pif_testbus_groups[0][14].IN1
pif_testbus[15] => pif_testbus_groups[0][15].IN1
pif_testbus[16] => pif_testbus_groups[0][16].IN1
pif_testbus[17] => pif_testbus_groups[0][17].IN1
pif_testbus[18] => pif_testbus_groups[0][18].IN1
pif_testbus[19] => pif_testbus_groups[0][19].IN1
pif_testbus[20] => pif_testbus_groups[0][20].IN1
pif_testbus[21] => pif_testbus_groups[0][21].IN1
pif_testbus[22] => pif_testbus_groups[0][22].IN1
pif_testbus[23] => pif_testbus_groups[0][23].IN1
pif_testbus[24] => pif_testbus_groups.IN1
pif_testbus[25] => pif_testbus_groups.IN1
pif_testbus[26] => pif_testbus_groups.IN1
pif_testbus[27] => pif_testbus_groups.IN1
pif_testbus[28] => pif_testbus_groups.IN1
pif_testbus[29] => pif_testbus_groups.IN1
pif_testbus[30] => pif_testbus_groups.IN1
pif_testbus[31] => pif_testbus_groups.IN1
pif_testbus[32] => pif_testbus_groups.IN1
pif_testbus[33] => pif_testbus_groups.IN1
pif_testbus[34] => pif_testbus_groups.IN1
pif_testbus[35] => pif_testbus_groups.IN1
pif_testbus[36] => pif_testbus_groups.IN1
pif_testbus[37] => pif_testbus_groups.IN1
pif_testbus[38] => pif_testbus_groups.IN1
pif_testbus[39] => pif_testbus_groups.IN1
pif_testbus[40] => pif_testbus_groups.IN1
pif_testbus[41] => pif_testbus_groups.IN1
pif_testbus[42] => pif_testbus_groups.IN1
pif_testbus[43] => pif_testbus_groups.IN1
pif_testbus[44] => pif_testbus_groups.IN1
pif_testbus[45] => pif_testbus_groups.IN1
pif_testbus[46] => pif_testbus_groups.IN1
pif_testbus[47] => pif_testbus_groups.IN1
lch_testbus[0] <= csr_mux:pif_tbus_mux.out_narrow
lch_testbus[1] <= csr_mux:pif_tbus_mux.out_narrow
lch_testbus[2] <= csr_mux:pif_tbus_mux.out_narrow
lch_testbus[3] <= csr_mux:pif_tbus_mux.out_narrow
lch_testbus[4] <= csr_mux:pif_tbus_mux.out_narrow
lch_testbus[5] <= csr_mux:pif_tbus_mux.out_narrow
lch_testbus[6] <= csr_mux:pif_tbus_mux.out_narrow
lch_testbus[7] <= csr_mux:pif_tbus_mux.out_narrow
pch_testbus[0] <= pif_testbus_groups[1][0].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[1] <= pif_testbus_groups[1][1].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[2] <= pif_testbus_groups[1][2].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[3] <= pif_testbus_groups[1][3].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[4] <= pif_testbus_groups[1][4].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[5] <= pif_testbus_groups[1][5].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[6] <= pif_testbus_groups[1][6].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[7] <= pif_testbus_groups[1][7].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[8] <= pif_testbus_groups[1][8].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[9] <= pif_testbus_groups[1][9].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[10] <= pif_testbus_groups[1][10].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[11] <= pif_testbus_groups[1][11].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[12] <= pif_testbus_groups[1][12].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[13] <= pif_testbus_groups[1][13].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[14] <= pif_testbus_groups[1][14].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[15] <= pif_testbus_groups[1][15].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[16] <= pif_testbus_groups[1][16].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[17] <= pif_testbus_groups[1][17].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[18] <= pif_testbus_groups[1][18].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[19] <= pif_testbus_groups[1][19].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[20] <= pif_testbus_groups[1][20].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[21] <= pif_testbus_groups[1][21].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[22] <= pif_testbus_groups[1][22].DB_MAX_OUTPUT_PORT_TYPE
pch_testbus[23] <= pif_testbus_groups[1][23].DB_MAX_OUTPUT_PORT_TYPE
pif_arb_req[0] <= pif_arb_req.DB_MAX_OUTPUT_PORT_TYPE
pif_arb_req[1] <= pif_arb_req.DB_MAX_OUTPUT_PORT_TYPE
pif_arb_grant[0] => pif_enabled_and_granted[0].IN1
pif_arb_grant[1] => pif_enabled_and_granted[1].IN1
native_reconfig_readdata[0] => reco_rdata_groups[0][0].IN1
native_reconfig_readdata[1] => reco_rdata_groups[0][1].IN1
native_reconfig_readdata[2] => reco_rdata_groups[0][2].IN1
native_reconfig_readdata[3] => reco_rdata_groups[0][3].IN1
native_reconfig_readdata[4] => reco_rdata_groups[0][4].IN1
native_reconfig_readdata[5] => reco_rdata_groups[0][5].IN1
native_reconfig_readdata[6] => reco_rdata_groups[0][6].IN1
native_reconfig_readdata[7] => reco_rdata_groups[0][7].IN1
native_reconfig_readdata[8] => reco_rdata_groups[0][8].IN1
native_reconfig_readdata[9] => reco_rdata_groups[0][9].IN1
native_reconfig_readdata[10] => reco_rdata_groups[0][10].IN1
native_reconfig_readdata[11] => reco_rdata_groups[0][11].IN1
native_reconfig_readdata[12] => reco_rdata_groups[0][12].IN1
native_reconfig_readdata[13] => reco_rdata_groups[0][13].IN1
native_reconfig_readdata[14] => reco_rdata_groups[0][14].IN1
native_reconfig_readdata[15] => reco_rdata_groups[0][15].IN1
native_reconfig_readdata[16] => reco_rdata_groups.IN1
native_reconfig_readdata[17] => reco_rdata_groups.IN1
native_reconfig_readdata[18] => reco_rdata_groups.IN1
native_reconfig_readdata[19] => reco_rdata_groups.IN1
native_reconfig_readdata[20] => reco_rdata_groups.IN1
native_reconfig_readdata[21] => reco_rdata_groups.IN1
native_reconfig_readdata[22] => reco_rdata_groups.IN1
native_reconfig_readdata[23] => reco_rdata_groups.IN1
native_reconfig_readdata[24] => reco_rdata_groups.IN1
native_reconfig_readdata[25] => reco_rdata_groups.IN1
native_reconfig_readdata[26] => reco_rdata_groups.IN1
native_reconfig_readdata[27] => reco_rdata_groups.IN1
native_reconfig_readdata[28] => reco_rdata_groups.IN1
native_reconfig_readdata[29] => reco_rdata_groups.IN1
native_reconfig_readdata[30] => reco_rdata_groups.IN1
native_reconfig_readdata[31] => reco_rdata_groups.IN1
native_reconfig_writedata[0] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[1] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[2] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[3] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[4] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[5] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[6] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[7] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[8] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[9] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[10] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[11] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[12] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[13] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[14] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[15] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[16] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[17] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[18] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[19] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[20] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[21] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[22] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[23] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[24] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[25] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[26] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[27] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[28] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[29] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[30] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_writedata[31] <= native_reconfig_writedata.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[0] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[1] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[2] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[3] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[4] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[5] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[6] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[7] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[8] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[9] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[10] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[11] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[12] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[13] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[14] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[15] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[16] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[17] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[18] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[19] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[20] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[21] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[22] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_address[23] <= native_reconfig_address.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_write[0] <= native_reconfig_write.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_write[1] <= native_reconfig_write.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_read[0] <= native_reconfig_read.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_read[1] <= native_reconfig_read.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr
reconfig_clk => reconfig_clk.IN2
reset => lif_number[0]~reg0.ACLR
reset => lif_number[1]~reg0.ACLR
reset => lif_number[2]~reg0.ACLR
reset => lif_number[3]~reg0.ACLR
reset => lif_number[4]~reg0.ACLR
reset => reco_addr[0]~reg0.ACLR
reset => reco_addr[1]~reg0.ACLR
reset => reco_addr[2]~reg0.ACLR
reset => reco_addr[3]~reg0.ACLR
reset => reco_addr[4]~reg0.ACLR
reset => reco_addr[5]~reg0.ACLR
reset => reco_addr[6]~reg0.ACLR
reset => reco_addr[7]~reg0.ACLR
reset => reco_addr[8]~reg0.ACLR
reset => reco_addr[9]~reg0.ACLR
reset => reco_addr[10]~reg0.ACLR
reset => reco_addr[11]~reg0.ACLR
reset => reco_addr_load_cntr[0].ACLR
reset => reco_addr_load_cntr[1].ACLR
reset => reco_read_length_cntr[0].ACLR
reset => reco_read_length_cntr[1].ACLR
reset => reco_read_length_cntr[2].ACLR
reset => reco_write~reg0.ACLR
reset => testbus_sel[0]~reg0.ACLR
reset => testbus_sel[1]~reg0.ACLR
reset => testbus_sel[2]~reg0.ACLR
reset => testbus_sel[3]~reg0.ACLR
reset => lif_inwait.ACLR
reset => lif_wrwait.ACLR
reset => basic_reconfig_readdata[0]~reg0.ACLR
reset => basic_reconfig_readdata[1]~reg0.ACLR
reset => basic_reconfig_readdata[2]~reg0.ACLR
reset => basic_reconfig_readdata[3]~reg0.ACLR
reset => basic_reconfig_readdata[4]~reg0.ACLR
reset => basic_reconfig_readdata[5]~reg0.ACLR
reset => basic_reconfig_readdata[6]~reg0.ACLR
reset => basic_reconfig_readdata[7]~reg0.ACLR
reset => basic_reconfig_readdata[8]~reg0.ACLR
reset => basic_reconfig_readdata[9]~reg0.ACLR
reset => basic_reconfig_readdata[10]~reg0.ACLR
reset => basic_reconfig_readdata[11]~reg0.ACLR
reset => basic_reconfig_readdata[12]~reg0.ACLR
reset => basic_reconfig_readdata[13]~reg0.ACLR
reset => basic_reconfig_readdata[14]~reg0.ACLR
reset => basic_reconfig_readdata[15]~reg0.ACLR
reset => basic_reconfig_readdata[16]~reg0.ACLR
reset => basic_reconfig_readdata[17]~reg0.ACLR
reset => basic_reconfig_readdata[18]~reg0.ACLR
reset => basic_reconfig_readdata[19]~reg0.ACLR
reset => basic_reconfig_readdata[20]~reg0.ACLR
reset => basic_reconfig_readdata[21]~reg0.ACLR
reset => basic_reconfig_readdata[22]~reg0.ACLR
reset => basic_reconfig_readdata[23]~reg0.ACLR
reset => basic_reconfig_readdata[24]~reg0.ACLR
reset => basic_reconfig_readdata[25]~reg0.ACLR
reset => basic_reconfig_readdata[26]~reg0.ACLR
reset => basic_reconfig_readdata[27]~reg0.ACLR
reset => basic_reconfig_readdata[28]~reg0.ACLR
reset => basic_reconfig_readdata[29]~reg0.ACLR
reset => basic_reconfig_readdata[30]~reg0.ACLR
reset => basic_reconfig_readdata[31]~reg0.ACLR
reset => reg_is_phys_addr.ACLR
reset => reg_write_incr.ACLR
reset => reg_plock.ACLR
reset => reg_rwdata[0]~reg0.ACLR
reset => reg_rwdata[1]~reg0.ACLR
reset => reg_rwdata[2]~reg0.ACLR
reset => reg_rwdata[3]~reg0.ACLR
reset => reg_rwdata[4]~reg0.ACLR
reset => reg_rwdata[5]~reg0.ACLR
reset => reg_rwdata[6]~reg0.ACLR
reset => reg_rwdata[7]~reg0.ACLR
reset => reg_rwdata[8]~reg0.ACLR
reset => reg_rwdata[9]~reg0.ACLR
reset => reg_rwdata[10]~reg0.ACLR
reset => reg_rwdata[11]~reg0.ACLR
reset => reg_rwdata[12]~reg0.ACLR
reset => reg_rwdata[13]~reg0.ACLR
reset => reg_rwdata[14]~reg0.ACLR
reset => reg_rwdata[15]~reg0.ACLR
reset => reg_rwdata[16]~reg0.ACLR
reset => reg_rwdata[17]~reg0.ACLR
reset => reg_rwdata[18]~reg0.ACLR
reset => reg_rwdata[19]~reg0.ACLR
reset => reg_rwdata[20]~reg0.ACLR
reset => reg_rwdata[21]~reg0.ACLR
reset => reg_rwdata[22]~reg0.ACLR
reset => reg_rwdata[23]~reg0.ACLR
reset => reg_rwdata[24]~reg0.ACLR
reset => reg_rwdata[25]~reg0.ACLR
reset => reg_rwdata[26]~reg0.ACLR
reset => reg_rwdata[27]~reg0.ACLR
reset => reg_rwdata[28]~reg0.ACLR
reset => reg_rwdata[29]~reg0.ACLR
reset => reg_rwdata[30]~reg0.ACLR
reset => reg_rwdata[31]~reg0.ACLR
reset => reg_addr[0].ACLR
reset => reg_addr[1].ACLR
reset => reg_addr[2].ACLR
reset => reg_addr[3].ACLR
reset => reg_addr[4].ACLR
reset => reg_addr[5].ACLR
reset => reg_addr[6].ACLR
reset => reg_addr[7].ACLR
reset => reg_addr[8].ACLR
reset => reg_addr[9].ACLR
reset => reg_addr[10].ACLR
reset => reg_addr[11].ACLR
reset => reg_lch[0].ACLR
reset => reg_lch[1].ACLR
reset => reg_lch[2].ACLR
reset => reg_lch[3].ACLR
reset => reg_lch[4].ACLR
lif_is_active => reg_plock.DATAB
lif_is_active => lif_is_active_last.DATAIN
basic_reconfig_write => always0.IN1
basic_reconfig_write => always1.IN1
basic_reconfig_write => always2.IN1
basic_reconfig_write => always2.IN1
basic_reconfig_write => always3.IN1
basic_reconfig_write => w_write_incr.IN1
basic_reconfig_write => lif_waitrequest.IN1
basic_reconfig_write => lif_waitrequest.IN1
basic_reconfig_read => lif_waitrequest.IN1
basic_reconfig_read => lif_waitrequest.IN1
basic_reconfig_writedata[0] => reg_lch.DATAB
basic_reconfig_writedata[0] => reg_addr.DATAB
basic_reconfig_writedata[0] => reg_rwdata.DATAB
basic_reconfig_writedata[0] => Equal0.IN2
basic_reconfig_writedata[0] => Equal3.IN31
basic_reconfig_writedata[0] => Equal4.IN1
basic_reconfig_writedata[0] => Equal5.IN31
basic_reconfig_writedata[0] => Equal6.IN2
basic_reconfig_writedata[0] => Equal7.IN31
basic_reconfig_writedata[0] => Equal8.IN1
basic_reconfig_writedata[0] => Equal13.IN31
basic_reconfig_writedata[0] => Equal15.IN31
basic_reconfig_writedata[0] => Equal16.IN0
basic_reconfig_writedata[1] => reg_lch.DATAB
basic_reconfig_writedata[1] => reg_addr.DATAB
basic_reconfig_writedata[1] => reg_rwdata.DATAB
basic_reconfig_writedata[1] => Equal0.IN1
basic_reconfig_writedata[1] => Equal3.IN30
basic_reconfig_writedata[1] => Equal4.IN31
basic_reconfig_writedata[1] => Equal5.IN1
basic_reconfig_writedata[1] => Equal6.IN1
basic_reconfig_writedata[1] => Equal7.IN0
basic_reconfig_writedata[1] => Equal8.IN0
basic_reconfig_writedata[1] => Equal13.IN30
basic_reconfig_writedata[1] => Equal15.IN30
basic_reconfig_writedata[1] => Equal16.IN31
basic_reconfig_writedata[2] => reg_lch.DATAB
basic_reconfig_writedata[2] => reg_addr.DATAB
basic_reconfig_writedata[2] => reg_rwdata.DATAB
basic_reconfig_writedata[2] => Equal0.IN31
basic_reconfig_writedata[2] => Equal3.IN0
basic_reconfig_writedata[2] => Equal4.IN0
basic_reconfig_writedata[2] => Equal5.IN0
basic_reconfig_writedata[2] => Equal6.IN0
basic_reconfig_writedata[2] => Equal7.IN30
basic_reconfig_writedata[2] => Equal8.IN31
basic_reconfig_writedata[2] => Equal13.IN29
basic_reconfig_writedata[2] => Equal15.IN29
basic_reconfig_writedata[2] => Equal16.IN30
basic_reconfig_writedata[3] => reg_lch.DATAB
basic_reconfig_writedata[3] => reg_addr.DATAB
basic_reconfig_writedata[3] => reg_rwdata.DATAB
basic_reconfig_writedata[3] => Equal0.IN0
basic_reconfig_writedata[3] => Equal3.IN29
basic_reconfig_writedata[3] => Equal4.IN30
basic_reconfig_writedata[3] => Equal5.IN30
basic_reconfig_writedata[3] => Equal6.IN31
basic_reconfig_writedata[3] => Equal7.IN29
basic_reconfig_writedata[3] => Equal8.IN30
basic_reconfig_writedata[3] => Equal13.IN0
basic_reconfig_writedata[3] => Equal15.IN28
basic_reconfig_writedata[3] => Equal16.IN29
basic_reconfig_writedata[4] => reg_lch.DATAB
basic_reconfig_writedata[4] => reg_addr.DATAB
basic_reconfig_writedata[4] => reg_rwdata.DATAB
basic_reconfig_writedata[5] => reg_addr.DATAB
basic_reconfig_writedata[5] => reg_rwdata.DATAB
basic_reconfig_writedata[6] => reg_addr.DATAB
basic_reconfig_writedata[6] => reg_rwdata.DATAB
basic_reconfig_writedata[7] => reg_addr.DATAB
basic_reconfig_writedata[7] => reg_rwdata.DATAB
basic_reconfig_writedata[8] => reg_addr.DATAB
basic_reconfig_writedata[8] => reg_rwdata.DATAB
basic_reconfig_writedata[9] => reg_addr.DATAB
basic_reconfig_writedata[9] => reg_rwdata.DATAB
basic_reconfig_writedata[10] => reg_addr.DATAB
basic_reconfig_writedata[10] => reg_rwdata.DATAB
basic_reconfig_writedata[11] => reg_addr.DATAB
basic_reconfig_writedata[11] => reg_rwdata.DATAB
basic_reconfig_writedata[12] => reg_rwdata.DATAB
basic_reconfig_writedata[13] => reg_rwdata.DATAB
basic_reconfig_writedata[14] => reg_rwdata.DATAB
basic_reconfig_writedata[15] => reg_rwdata.DATAB
basic_reconfig_writedata[16] => reg_rwdata.DATAB
basic_reconfig_writedata[17] => reg_rwdata.DATAB
basic_reconfig_writedata[18] => reg_rwdata.DATAB
basic_reconfig_writedata[19] => reg_rwdata.DATAB
basic_reconfig_writedata[20] => reg_rwdata.DATAB
basic_reconfig_writedata[21] => reg_rwdata.DATAB
basic_reconfig_writedata[22] => reg_rwdata.DATAB
basic_reconfig_writedata[23] => reg_rwdata.DATAB
basic_reconfig_writedata[24] => reg_rwdata.DATAB
basic_reconfig_writedata[25] => reg_rwdata.DATAB
basic_reconfig_writedata[26] => reg_rwdata.DATAB
basic_reconfig_writedata[27] => reg_rwdata.DATAB
basic_reconfig_writedata[28] => reg_rwdata.DATAB
basic_reconfig_writedata[29] => reg_rwdata.DATAB
basic_reconfig_writedata[30] => reg_rwdata.DATAB
basic_reconfig_writedata[31] => reg_rwdata.DATAB
basic_reconfig_address[0] => Mux0.IN9
basic_reconfig_address[0] => Mux1.IN9
basic_reconfig_address[0] => Mux2.IN9
basic_reconfig_address[0] => Mux3.IN9
basic_reconfig_address[0] => Mux4.IN9
basic_reconfig_address[0] => Mux5.IN9
basic_reconfig_address[0] => Mux6.IN9
basic_reconfig_address[0] => Mux7.IN9
basic_reconfig_address[0] => Mux8.IN9
basic_reconfig_address[0] => Mux9.IN9
basic_reconfig_address[0] => Mux10.IN9
basic_reconfig_address[0] => Mux11.IN9
basic_reconfig_address[0] => Mux12.IN9
basic_reconfig_address[0] => Mux13.IN9
basic_reconfig_address[0] => Mux14.IN9
basic_reconfig_address[0] => Mux15.IN9
basic_reconfig_address[0] => Mux16.IN9
basic_reconfig_address[0] => Mux17.IN9
basic_reconfig_address[0] => Mux18.IN9
basic_reconfig_address[0] => Mux19.IN9
basic_reconfig_address[0] => Mux20.IN8
basic_reconfig_address[0] => Mux21.IN8
basic_reconfig_address[0] => Mux22.IN8
basic_reconfig_address[0] => Mux23.IN8
basic_reconfig_address[0] => Mux24.IN8
basic_reconfig_address[0] => Mux25.IN8
basic_reconfig_address[0] => Mux26.IN8
basic_reconfig_address[0] => Mux27.IN7
basic_reconfig_address[0] => Mux28.IN5
basic_reconfig_address[0] => Mux29.IN5
basic_reconfig_address[0] => Mux30.IN5
basic_reconfig_address[0] => Mux31.IN5
basic_reconfig_address[0] => Equal1.IN1
basic_reconfig_address[0] => Equal9.IN0
basic_reconfig_address[0] => Equal10.IN2
basic_reconfig_address[0] => Equal12.IN1
basic_reconfig_address[1] => Mux0.IN8
basic_reconfig_address[1] => Mux1.IN8
basic_reconfig_address[1] => Mux2.IN8
basic_reconfig_address[1] => Mux3.IN8
basic_reconfig_address[1] => Mux4.IN8
basic_reconfig_address[1] => Mux5.IN8
basic_reconfig_address[1] => Mux6.IN8
basic_reconfig_address[1] => Mux7.IN8
basic_reconfig_address[1] => Mux8.IN8
basic_reconfig_address[1] => Mux9.IN8
basic_reconfig_address[1] => Mux10.IN8
basic_reconfig_address[1] => Mux11.IN8
basic_reconfig_address[1] => Mux12.IN8
basic_reconfig_address[1] => Mux13.IN8
basic_reconfig_address[1] => Mux14.IN8
basic_reconfig_address[1] => Mux15.IN8
basic_reconfig_address[1] => Mux16.IN8
basic_reconfig_address[1] => Mux17.IN8
basic_reconfig_address[1] => Mux18.IN8
basic_reconfig_address[1] => Mux19.IN8
basic_reconfig_address[1] => Mux20.IN7
basic_reconfig_address[1] => Mux21.IN7
basic_reconfig_address[1] => Mux22.IN7
basic_reconfig_address[1] => Mux23.IN7
basic_reconfig_address[1] => Mux24.IN7
basic_reconfig_address[1] => Mux25.IN7
basic_reconfig_address[1] => Mux26.IN7
basic_reconfig_address[1] => Mux27.IN6
basic_reconfig_address[1] => Mux28.IN4
basic_reconfig_address[1] => Mux29.IN4
basic_reconfig_address[1] => Mux30.IN4
basic_reconfig_address[1] => Mux31.IN4
basic_reconfig_address[1] => Equal1.IN0
basic_reconfig_address[1] => Equal9.IN2
basic_reconfig_address[1] => Equal10.IN1
basic_reconfig_address[1] => Equal12.IN2
basic_reconfig_address[2] => Mux0.IN7
basic_reconfig_address[2] => Mux1.IN7
basic_reconfig_address[2] => Mux2.IN7
basic_reconfig_address[2] => Mux3.IN7
basic_reconfig_address[2] => Mux4.IN7
basic_reconfig_address[2] => Mux5.IN7
basic_reconfig_address[2] => Mux6.IN7
basic_reconfig_address[2] => Mux7.IN7
basic_reconfig_address[2] => Mux8.IN7
basic_reconfig_address[2] => Mux9.IN7
basic_reconfig_address[2] => Mux10.IN7
basic_reconfig_address[2] => Mux11.IN7
basic_reconfig_address[2] => Mux12.IN7
basic_reconfig_address[2] => Mux13.IN7
basic_reconfig_address[2] => Mux14.IN7
basic_reconfig_address[2] => Mux15.IN7
basic_reconfig_address[2] => Mux16.IN7
basic_reconfig_address[2] => Mux17.IN7
basic_reconfig_address[2] => Mux18.IN7
basic_reconfig_address[2] => Mux19.IN7
basic_reconfig_address[2] => Mux20.IN6
basic_reconfig_address[2] => Mux21.IN6
basic_reconfig_address[2] => Mux22.IN6
basic_reconfig_address[2] => Mux23.IN6
basic_reconfig_address[2] => Mux24.IN6
basic_reconfig_address[2] => Mux25.IN6
basic_reconfig_address[2] => Mux26.IN6
basic_reconfig_address[2] => Mux27.IN5
basic_reconfig_address[2] => Mux28.IN3
basic_reconfig_address[2] => Mux29.IN3
basic_reconfig_address[2] => Mux30.IN3
basic_reconfig_address[2] => Mux31.IN3
basic_reconfig_address[2] => Equal1.IN2
basic_reconfig_address[2] => Equal9.IN1
basic_reconfig_address[2] => Equal10.IN0
basic_reconfig_address[2] => Equal12.IN0
basic_reconfig_readdata[0] <= basic_reconfig_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[1] <= basic_reconfig_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[2] <= basic_reconfig_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[3] <= basic_reconfig_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[4] <= basic_reconfig_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[5] <= basic_reconfig_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[6] <= basic_reconfig_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[7] <= basic_reconfig_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[8] <= basic_reconfig_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[9] <= basic_reconfig_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[10] <= basic_reconfig_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[11] <= basic_reconfig_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[12] <= basic_reconfig_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[13] <= basic_reconfig_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[14] <= basic_reconfig_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[15] <= basic_reconfig_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[16] <= basic_reconfig_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[17] <= basic_reconfig_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[18] <= basic_reconfig_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[19] <= basic_reconfig_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[20] <= basic_reconfig_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[21] <= basic_reconfig_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[22] <= basic_reconfig_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[23] <= basic_reconfig_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[24] <= basic_reconfig_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[25] <= basic_reconfig_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[26] <= basic_reconfig_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[27] <= basic_reconfig_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[28] <= basic_reconfig_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[29] <= basic_reconfig_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[30] <= basic_reconfig_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_readdata[31] <= basic_reconfig_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
basic_reconfig_waitrequest <= lif_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
lif_number[0] <= lif_number[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lif_number[1] <= lif_number[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lif_number[2] <= lif_number[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lif_number[3] <= lif_number[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lif_number[4] <= lif_number[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pif_number[0] <= av_xrbasic_l2p_rom:l2pch.physical_if
pch_number[0] <= pch_number[0].DB_MAX_OUTPUT_PORT_TYPE
pch_number[1] <= pch_number[1].DB_MAX_OUTPUT_PORT_TYPE
pch_number[2] <= pch_number[2].DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[0] <= reg_rwdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[1] <= reg_rwdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[2] <= reg_rwdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[3] <= reg_rwdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[4] <= reg_rwdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[5] <= reg_rwdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[6] <= reg_rwdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[7] <= reg_rwdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[8] <= reg_rwdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[9] <= reg_rwdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[10] <= reg_rwdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[11] <= reg_rwdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[12] <= reg_rwdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[13] <= reg_rwdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[14] <= reg_rwdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[15] <= reg_rwdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[16] <= reg_rwdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[17] <= reg_rwdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[18] <= reg_rwdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[19] <= reg_rwdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[20] <= reg_rwdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[21] <= reg_rwdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[22] <= reg_rwdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[23] <= reg_rwdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[24] <= reg_rwdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[25] <= reg_rwdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[26] <= reg_rwdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[27] <= reg_rwdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[28] <= reg_rwdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[29] <= reg_rwdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[30] <= reg_rwdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rwdata[31] <= reg_rwdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
plock_get <= plock_get.DB_MAX_OUTPUT_PORT_TYPE
plock_granted => Mux31.IN8
testbus_sel[0] <= testbus_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
testbus_sel[1] <= testbus_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
testbus_sel[2] <= testbus_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
testbus_sel[3] <= testbus_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_read <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
reco_write <= reco_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[0] <= reco_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[1] <= reco_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[2] <= reco_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[3] <= reco_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[4] <= reco_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[5] <= reco_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[6] <= reco_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[7] <= reco_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[8] <= reco_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[9] <= reco_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[10] <= reco_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_addr[11] <= reco_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reco_rdata[0] => reg_rwdata.DATAB
reco_rdata[1] => reg_rwdata.DATAB
reco_rdata[2] => reg_rwdata.DATAB
reco_rdata[3] => reg_rwdata.DATAB
reco_rdata[4] => reg_rwdata.DATAB
reco_rdata[5] => reg_rwdata.DATAB
reco_rdata[6] => reg_rwdata.DATAB
reco_rdata[7] => reg_rwdata.DATAB
reco_rdata[8] => reg_rwdata.DATAB
reco_rdata[9] => reg_rwdata.DATAB
reco_rdata[10] => reg_rwdata.DATAB
reco_rdata[11] => reg_rwdata.DATAB
reco_rdata[12] => reg_rwdata.DATAB
reco_rdata[13] => reg_rwdata.DATAB
reco_rdata[14] => reg_rwdata.DATAB
reco_rdata[15] => reg_rwdata.DATAB


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch
clk => l2p_rom_rddata_b[0].CLK
clk => l2p_rom_rddata_b[1].CLK
clk => l2p_rom_rddata_b[2].CLK
clk => l2p_rom_rddata_b[3].CLK
clk => l2p_rom_rddata_b[4].CLK
clk => l2p_rom_rddata_b[5].CLK
clk => l2p_rom_rddata_b[6].CLK
clk => l2p_rom_rddata_b[7].CLK
clk => l2p_rom_rddata_b[8].CLK
clk => l2p_rom_rddata_b[9].CLK
clk => l2p_rom_rddata_b[10].CLK
clk => l2p_rom_rddata_b[11].CLK
clk => l2p_rom_rddata_b[12].CLK
clk => l2p_rom_rddata_b[13].CLK
clk => l2p_rom_rddata_b[14].CLK
clk => l2p_rom_rddata_b[15].CLK
clk => l2p_rom_rddata_b[16].CLK
clk => l2p_rom_rddata_b[17].CLK
clk => l2p_rom_rddata_b[18].CLK
clk => l2p_rom_rddata_b[19].CLK
clk => l2p_rom_rddata_b[20].CLK
clk => l2p_rom_rddata_b[21].CLK
clk => l2p_rom_rddata_b[22].CLK
clk => l2p_rom_rddata_b[23].CLK
clk => l2p_rom_rddata_b[24].CLK
clk => l2p_rom_rddata_b[25].CLK
clk => l2p_rom_rddata_b[26].CLK
clk => l2p_rom_rddata_b[27].CLK
clk => l2p_rom_rddata_b[28].CLK
clk => l2p_rom_rddata_b[29].CLK
clk => l2p_rom_rddata_b[30].CLK
clk => l2p_rom_rddata_b[31].CLK
clk => l2p_rom_rddata_a[0].CLK
clk => l2p_rom_rddata_a[1].CLK
clk => l2p_rom_rddata_a[2].CLK
clk => l2p_rom_rddata_a[3].CLK
logical_ch[0] => rom_l2p_ch.RADDR2
logical_ch[0] => rom_l2p_ch.PORTBRADDR2
logical_ch[1] => rom_l2p_ch.RADDR3
logical_ch[1] => rom_l2p_ch.PORTBRADDR3
logical_ch[2] => rom_l2p_ch.RADDR4
logical_ch[2] => rom_l2p_ch.PORTBRADDR4
logical_ch[3] => rom_l2p_ch.RADDR5
logical_ch[3] => rom_l2p_ch.PORTBRADDR5
logical_ch[4] => rom_l2p_ch.RADDR6
logical_ch[4] => rom_l2p_ch.PORTBRADDR6
l2p_word_sel[0] => rom_l2p_ch.PORTBRADDR
l2p_word_sel[1] => rom_l2p_ch.PORTBRADDR1
l2p_rom_data[0] <= l2p_rom_rddata_b[0].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[1] <= l2p_rom_rddata_b[1].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[2] <= l2p_rom_rddata_b[2].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[3] <= l2p_rom_rddata_b[3].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[4] <= l2p_rom_rddata_b[4].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[5] <= l2p_rom_rddata_b[5].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[6] <= l2p_rom_rddata_b[6].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[7] <= l2p_rom_rddata_b[7].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[8] <= l2p_rom_rddata_b[8].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[9] <= l2p_rom_rddata_b[9].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[10] <= l2p_rom_rddata_b[10].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[11] <= l2p_rom_rddata_b[11].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[12] <= l2p_rom_rddata_b[12].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[13] <= l2p_rom_rddata_b[13].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[14] <= l2p_rom_rddata_b[14].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[15] <= l2p_rom_rddata_b[15].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[16] <= l2p_rom_rddata_b[16].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[17] <= l2p_rom_rddata_b[17].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[18] <= l2p_rom_rddata_b[18].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[19] <= l2p_rom_rddata_b[19].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[20] <= l2p_rom_rddata_b[20].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[21] <= l2p_rom_rddata_b[21].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[22] <= l2p_rom_rddata_b[22].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[23] <= l2p_rom_rddata_b[23].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[24] <= l2p_rom_rddata_b[24].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[25] <= l2p_rom_rddata_b[25].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[26] <= l2p_rom_rddata_b[26].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[27] <= l2p_rom_rddata_b[27].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[28] <= l2p_rom_rddata_b[28].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[29] <= l2p_rom_rddata_b[29].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[30] <= l2p_rom_rddata_b[30].DB_MAX_OUTPUT_PORT_TYPE
l2p_rom_data[31] <= l2p_rom_rddata_b[31].DB_MAX_OUTPUT_PORT_TYPE
physical_if[0] <= l2p_rom_rddata_a[3].DB_MAX_OUTPUT_PORT_TYPE
physical_ch[0] <= l2p_rom_rddata_a[0].DB_MAX_OUTPUT_PORT_TYPE
physical_ch[1] <= l2p_rom_rddata_a[1].DB_MAX_OUTPUT_PORT_TYPE
physical_ch[2] <= l2p_rom_rddata_a[2].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr
clk => physical_addr[0]~reg0.CLK
clk => physical_addr[1]~reg0.CLK
clk => physical_addr[2]~reg0.CLK
clk => physical_addr[3]~reg0.CLK
clk => physical_addr[4]~reg0.CLK
clk => physical_addr[5]~reg0.CLK
clk => physical_addr[6]~reg0.CLK
clk => physical_addr[7]~reg0.CLK
clk => physical_addr[8]~reg0.CLK
clk => physical_addr[9]~reg0.CLK
clk => physical_addr[10]~reg0.CLK
clk => physical_addr[11]~reg0.CLK
offset_addr[0] => Add0.IN19
offset_addr[1] => Add0.IN18
offset_addr[2] => Add0.IN17
offset_addr[3] => Add0.IN16
offset_addr[4] => Add0.IN15
offset_addr[5] => Add0.IN14
offset_addr[6] => Add0.IN13
offset_addr[7] => Add0.IN12
offset_addr[8] => Add0.IN11
offset_addr[9] => Add0.IN10
offset_addr[10] => Add0.IN9
offset_addr[11] => Add0.IN8
physical_ch[0] => Decoder0.IN2
physical_ch[1] => Decoder0.IN1
physical_ch[2] => Decoder0.IN0
physical_addr[0] <= physical_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[1] <= physical_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[2] <= physical_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[3] <= physical_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[4] <= physical_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[5] <= physical_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[6] <= physical_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[7] <= physical_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[8] <= physical_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[9] <= physical_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[10] <= physical_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
physical_addr[11] <= physical_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux
in_wide[0] => in_groups[0][0].IN1
in_wide[1] => in_groups[0][1].IN1
in_wide[2] => in_groups[0][2].IN1
in_wide[3] => in_groups[0][3].IN1
in_wide[4] => in_groups[0][4].IN1
in_wide[5] => in_groups[0][5].IN1
in_wide[6] => in_groups[0][6].IN1
in_wide[7] => in_groups[0][7].IN1
in_wide[8] => in_groups.IN1
in_wide[9] => in_groups.IN1
in_wide[10] => in_groups.IN1
in_wide[11] => in_groups.IN1
in_wide[12] => in_groups.IN1
in_wide[13] => in_groups.IN1
in_wide[14] => in_groups.IN1
in_wide[15] => in_groups.IN1
in_wide[16] => in_groups.IN1
in_wide[17] => in_groups.IN1
in_wide[18] => in_groups.IN1
in_wide[19] => in_groups.IN1
in_wide[20] => in_groups.IN1
in_wide[21] => in_groups.IN1
in_wide[22] => in_groups.IN1
in_wide[23] => in_groups.IN1
sel[0] => Equal0.IN31
sel[0] => Equal1.IN0
sel[0] => Equal2.IN31
sel[1] => Equal0.IN30
sel[1] => Equal1.IN31
sel[1] => Equal2.IN0
sel[2] => Equal0.IN29
sel[2] => Equal1.IN30
sel[2] => Equal2.IN30
out_narrow[0] <= in_groups.DB_MAX_OUTPUT_PORT_TYPE
out_narrow[1] <= in_groups.DB_MAX_OUTPUT_PORT_TYPE
out_narrow[2] <= in_groups.DB_MAX_OUTPUT_PORT_TYPE
out_narrow[3] <= in_groups.DB_MAX_OUTPUT_PORT_TYPE
out_narrow[4] <= in_groups.DB_MAX_OUTPUT_PORT_TYPE
out_narrow[5] <= in_groups.DB_MAX_OUTPUT_PORT_TYPE
out_narrow[6] <= in_groups.DB_MAX_OUTPUT_PORT_TYPE
out_narrow[7] <= in_groups.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb
clock => grant[0]~reg0.CLK
req[0] => keep[0].IN1
req[0] => grant.IN1
req[0] => grant.IN1
grant[0] <= grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb
clock => grant[0]~reg0.CLK
req[0] => keep[0].IN1
req[0] => grant.IN1
req[0] => grant.IN1
grant[0] <= grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle
reconfig_to_xcvr[0] <= native_reconfig_clk[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[1] <= native_reconfig_reset[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[2] <= native_reconfig_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[3] <= native_reconfig_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[4] <= native_reconfig_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[5] <= native_reconfig_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[6] <= native_reconfig_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[7] <= native_reconfig_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[8] <= native_reconfig_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[9] <= native_reconfig_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[10] <= native_reconfig_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[11] <= native_reconfig_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[12] <= native_reconfig_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[13] <= native_reconfig_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[14] <= native_reconfig_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[15] <= native_reconfig_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[16] <= native_reconfig_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[17] <= native_reconfig_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[18] <= native_reconfig_write[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[19] <= native_reconfig_read[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[20] <= native_reconfig_address[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[21] <= native_reconfig_address[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[22] <= native_reconfig_address[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[23] <= native_reconfig_address[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[24] <= native_reconfig_address[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[25] <= native_reconfig_address[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[26] <= native_reconfig_address[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[27] <= native_reconfig_address[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[28] <= native_reconfig_address[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[29] <= native_reconfig_address[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[30] <= native_reconfig_address[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[31] <= native_reconfig_address[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[32] <= pif_testbus_sel[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[33] <= pif_testbus_sel[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[34] <= pif_testbus_sel[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[35] <= pif_testbus_sel[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[36] <= pif_testbus_sel[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[37] <= pif_testbus_sel[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[38] <= pif_testbus_sel[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[39] <= pif_testbus_sel[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[40] <= pif_testbus_sel[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[41] <= pif_testbus_sel[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[42] <= pif_testbus_sel[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[43] <= pif_testbus_sel[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[44] <= pif_interface_sel[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[45] <= pif_ser_shift_load[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[46] <= oc_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[47] <= tx_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[48] <= rx_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[49] <= <GND>
reconfig_to_xcvr[50] <= <GND>
reconfig_to_xcvr[51] <= <GND>
reconfig_to_xcvr[52] <= <GND>
reconfig_to_xcvr[53] <= <GND>
reconfig_to_xcvr[54] <= <GND>
reconfig_to_xcvr[55] <= <GND>
reconfig_to_xcvr[56] <= <GND>
reconfig_to_xcvr[57] <= <GND>
reconfig_to_xcvr[58] <= <GND>
reconfig_to_xcvr[59] <= <GND>
reconfig_to_xcvr[60] <= <GND>
reconfig_to_xcvr[61] <= <GND>
reconfig_to_xcvr[62] <= <GND>
reconfig_to_xcvr[63] <= <GND>
reconfig_to_xcvr[64] <= <GND>
reconfig_to_xcvr[65] <= <GND>
reconfig_to_xcvr[66] <= <GND>
reconfig_to_xcvr[67] <= <GND>
reconfig_to_xcvr[68] <= <GND>
reconfig_to_xcvr[69] <= <GND>
reconfig_to_xcvr[70] <= native_reconfig_clk[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[71] <= native_reconfig_reset[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[72] <= native_reconfig_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[73] <= native_reconfig_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[74] <= native_reconfig_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[75] <= native_reconfig_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[76] <= native_reconfig_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[77] <= native_reconfig_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[78] <= native_reconfig_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[79] <= native_reconfig_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[80] <= native_reconfig_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[81] <= native_reconfig_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[82] <= native_reconfig_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[83] <= native_reconfig_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[84] <= native_reconfig_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[85] <= native_reconfig_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[86] <= native_reconfig_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[87] <= native_reconfig_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[88] <= native_reconfig_write[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[89] <= native_reconfig_read[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[90] <= native_reconfig_address[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[91] <= native_reconfig_address[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[92] <= native_reconfig_address[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[93] <= native_reconfig_address[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[94] <= native_reconfig_address[16].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[95] <= native_reconfig_address[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[96] <= native_reconfig_address[18].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[97] <= native_reconfig_address[19].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[98] <= native_reconfig_address[20].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[99] <= native_reconfig_address[21].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[100] <= native_reconfig_address[22].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[101] <= native_reconfig_address[23].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[102] <= pif_testbus_sel[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[103] <= pif_testbus_sel[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[104] <= pif_testbus_sel[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[105] <= pif_testbus_sel[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[106] <= pif_testbus_sel[16].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[107] <= pif_testbus_sel[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[108] <= pif_testbus_sel[18].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[109] <= pif_testbus_sel[19].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[110] <= pif_testbus_sel[20].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[111] <= pif_testbus_sel[21].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[112] <= pif_testbus_sel[22].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[113] <= pif_testbus_sel[23].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[114] <= pif_interface_sel[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[115] <= pif_ser_shift_load[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[116] <= oc_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[117] <= tx_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[118] <= rx_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
reconfig_to_xcvr[119] <= <GND>
reconfig_to_xcvr[120] <= <GND>
reconfig_to_xcvr[121] <= <GND>
reconfig_to_xcvr[122] <= <GND>
reconfig_to_xcvr[123] <= <GND>
reconfig_to_xcvr[124] <= <GND>
reconfig_to_xcvr[125] <= <GND>
reconfig_to_xcvr[126] <= <GND>
reconfig_to_xcvr[127] <= <GND>
reconfig_to_xcvr[128] <= <GND>
reconfig_to_xcvr[129] <= <GND>
reconfig_to_xcvr[130] <= <GND>
reconfig_to_xcvr[131] <= <GND>
reconfig_to_xcvr[132] <= <GND>
reconfig_to_xcvr[133] <= <GND>
reconfig_to_xcvr[134] <= <GND>
reconfig_to_xcvr[135] <= <GND>
reconfig_to_xcvr[136] <= <GND>
reconfig_to_xcvr[137] <= <GND>
reconfig_to_xcvr[138] <= <GND>
reconfig_to_xcvr[139] <= <GND>
reconfig_from_xcvr[0] => native_reconfig_readdata[0].DATAIN
reconfig_from_xcvr[1] => native_reconfig_readdata[1].DATAIN
reconfig_from_xcvr[2] => native_reconfig_readdata[2].DATAIN
reconfig_from_xcvr[3] => native_reconfig_readdata[3].DATAIN
reconfig_from_xcvr[4] => native_reconfig_readdata[4].DATAIN
reconfig_from_xcvr[5] => native_reconfig_readdata[5].DATAIN
reconfig_from_xcvr[6] => native_reconfig_readdata[6].DATAIN
reconfig_from_xcvr[7] => native_reconfig_readdata[7].DATAIN
reconfig_from_xcvr[8] => native_reconfig_readdata[8].DATAIN
reconfig_from_xcvr[9] => native_reconfig_readdata[9].DATAIN
reconfig_from_xcvr[10] => native_reconfig_readdata[10].DATAIN
reconfig_from_xcvr[11] => native_reconfig_readdata[11].DATAIN
reconfig_from_xcvr[12] => native_reconfig_readdata[12].DATAIN
reconfig_from_xcvr[13] => native_reconfig_readdata[13].DATAIN
reconfig_from_xcvr[14] => native_reconfig_readdata[14].DATAIN
reconfig_from_xcvr[15] => native_reconfig_readdata[15].DATAIN
reconfig_from_xcvr[16] => pif_testbus[0].DATAIN
reconfig_from_xcvr[17] => pif_testbus[1].DATAIN
reconfig_from_xcvr[18] => pif_testbus[2].DATAIN
reconfig_from_xcvr[19] => pif_testbus[3].DATAIN
reconfig_from_xcvr[20] => pif_testbus[4].DATAIN
reconfig_from_xcvr[21] => pif_testbus[5].DATAIN
reconfig_from_xcvr[22] => pif_testbus[6].DATAIN
reconfig_from_xcvr[23] => pif_testbus[7].DATAIN
reconfig_from_xcvr[24] => pif_testbus[8].DATAIN
reconfig_from_xcvr[25] => pif_testbus[9].DATAIN
reconfig_from_xcvr[26] => pif_testbus[10].DATAIN
reconfig_from_xcvr[27] => pif_testbus[11].DATAIN
reconfig_from_xcvr[28] => pif_testbus[12].DATAIN
reconfig_from_xcvr[29] => pif_testbus[13].DATAIN
reconfig_from_xcvr[30] => pif_testbus[14].DATAIN
reconfig_from_xcvr[31] => pif_testbus[15].DATAIN
reconfig_from_xcvr[32] => pif_testbus[16].DATAIN
reconfig_from_xcvr[33] => pif_testbus[17].DATAIN
reconfig_from_xcvr[34] => pif_testbus[18].DATAIN
reconfig_from_xcvr[35] => pif_testbus[19].DATAIN
reconfig_from_xcvr[36] => pif_testbus[20].DATAIN
reconfig_from_xcvr[37] => pif_testbus[21].DATAIN
reconfig_from_xcvr[38] => pif_testbus[22].DATAIN
reconfig_from_xcvr[39] => pif_testbus[23].DATAIN
reconfig_from_xcvr[40] => WideOr0.IN0
reconfig_from_xcvr[41] => ~NO_FANOUT~
reconfig_from_xcvr[42] => ~NO_FANOUT~
reconfig_from_xcvr[43] => ~NO_FANOUT~
reconfig_from_xcvr[44] => ~NO_FANOUT~
reconfig_from_xcvr[45] => ~NO_FANOUT~
reconfig_from_xcvr[46] => native_reconfig_readdata[16].DATAIN
reconfig_from_xcvr[47] => native_reconfig_readdata[17].DATAIN
reconfig_from_xcvr[48] => native_reconfig_readdata[18].DATAIN
reconfig_from_xcvr[49] => native_reconfig_readdata[19].DATAIN
reconfig_from_xcvr[50] => native_reconfig_readdata[20].DATAIN
reconfig_from_xcvr[51] => native_reconfig_readdata[21].DATAIN
reconfig_from_xcvr[52] => native_reconfig_readdata[22].DATAIN
reconfig_from_xcvr[53] => native_reconfig_readdata[23].DATAIN
reconfig_from_xcvr[54] => native_reconfig_readdata[24].DATAIN
reconfig_from_xcvr[55] => native_reconfig_readdata[25].DATAIN
reconfig_from_xcvr[56] => native_reconfig_readdata[26].DATAIN
reconfig_from_xcvr[57] => native_reconfig_readdata[27].DATAIN
reconfig_from_xcvr[58] => native_reconfig_readdata[28].DATAIN
reconfig_from_xcvr[59] => native_reconfig_readdata[29].DATAIN
reconfig_from_xcvr[60] => native_reconfig_readdata[30].DATAIN
reconfig_from_xcvr[61] => native_reconfig_readdata[31].DATAIN
reconfig_from_xcvr[62] => pif_testbus[24].DATAIN
reconfig_from_xcvr[63] => pif_testbus[25].DATAIN
reconfig_from_xcvr[64] => pif_testbus[26].DATAIN
reconfig_from_xcvr[65] => pif_testbus[27].DATAIN
reconfig_from_xcvr[66] => pif_testbus[28].DATAIN
reconfig_from_xcvr[67] => pif_testbus[29].DATAIN
reconfig_from_xcvr[68] => pif_testbus[30].DATAIN
reconfig_from_xcvr[69] => pif_testbus[31].DATAIN
reconfig_from_xcvr[70] => pif_testbus[32].DATAIN
reconfig_from_xcvr[71] => pif_testbus[33].DATAIN
reconfig_from_xcvr[72] => pif_testbus[34].DATAIN
reconfig_from_xcvr[73] => pif_testbus[35].DATAIN
reconfig_from_xcvr[74] => pif_testbus[36].DATAIN
reconfig_from_xcvr[75] => pif_testbus[37].DATAIN
reconfig_from_xcvr[76] => pif_testbus[38].DATAIN
reconfig_from_xcvr[77] => pif_testbus[39].DATAIN
reconfig_from_xcvr[78] => pif_testbus[40].DATAIN
reconfig_from_xcvr[79] => pif_testbus[41].DATAIN
reconfig_from_xcvr[80] => pif_testbus[42].DATAIN
reconfig_from_xcvr[81] => pif_testbus[43].DATAIN
reconfig_from_xcvr[82] => pif_testbus[44].DATAIN
reconfig_from_xcvr[83] => pif_testbus[45].DATAIN
reconfig_from_xcvr[84] => pif_testbus[46].DATAIN
reconfig_from_xcvr[85] => pif_testbus[47].DATAIN
reconfig_from_xcvr[86] => WideOr0.IN1
reconfig_from_xcvr[87] => ~NO_FANOUT~
reconfig_from_xcvr[88] => ~NO_FANOUT~
reconfig_from_xcvr[89] => ~NO_FANOUT~
reconfig_from_xcvr[90] => ~NO_FANOUT~
reconfig_from_xcvr[91] => ~NO_FANOUT~
native_reconfig_readdata[0] <= reconfig_from_xcvr[0].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[1] <= reconfig_from_xcvr[1].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[2] <= reconfig_from_xcvr[2].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[3] <= reconfig_from_xcvr[3].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[4] <= reconfig_from_xcvr[4].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[5] <= reconfig_from_xcvr[5].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[6] <= reconfig_from_xcvr[6].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[7] <= reconfig_from_xcvr[7].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[8] <= reconfig_from_xcvr[8].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[9] <= reconfig_from_xcvr[9].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[10] <= reconfig_from_xcvr[10].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[11] <= reconfig_from_xcvr[11].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[12] <= reconfig_from_xcvr[12].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[13] <= reconfig_from_xcvr[13].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[14] <= reconfig_from_xcvr[14].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[15] <= reconfig_from_xcvr[15].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[16] <= reconfig_from_xcvr[46].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[17] <= reconfig_from_xcvr[47].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[18] <= reconfig_from_xcvr[48].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[19] <= reconfig_from_xcvr[49].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[20] <= reconfig_from_xcvr[50].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[21] <= reconfig_from_xcvr[51].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[22] <= reconfig_from_xcvr[52].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[23] <= reconfig_from_xcvr[53].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[24] <= reconfig_from_xcvr[54].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[25] <= reconfig_from_xcvr[55].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[26] <= reconfig_from_xcvr[56].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[27] <= reconfig_from_xcvr[57].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[28] <= reconfig_from_xcvr[58].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[29] <= reconfig_from_xcvr[59].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[30] <= reconfig_from_xcvr[60].DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_readdata[31] <= reconfig_from_xcvr[61].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[0] <= reconfig_from_xcvr[16].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[1] <= reconfig_from_xcvr[17].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[2] <= reconfig_from_xcvr[18].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[3] <= reconfig_from_xcvr[19].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[4] <= reconfig_from_xcvr[20].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[5] <= reconfig_from_xcvr[21].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[6] <= reconfig_from_xcvr[22].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[7] <= reconfig_from_xcvr[23].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[8] <= reconfig_from_xcvr[24].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[9] <= reconfig_from_xcvr[25].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[10] <= reconfig_from_xcvr[26].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[11] <= reconfig_from_xcvr[27].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[12] <= reconfig_from_xcvr[28].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[13] <= reconfig_from_xcvr[29].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[14] <= reconfig_from_xcvr[30].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[15] <= reconfig_from_xcvr[31].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[16] <= reconfig_from_xcvr[32].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[17] <= reconfig_from_xcvr[33].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[18] <= reconfig_from_xcvr[34].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[19] <= reconfig_from_xcvr[35].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[20] <= reconfig_from_xcvr[36].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[21] <= reconfig_from_xcvr[37].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[22] <= reconfig_from_xcvr[38].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[23] <= reconfig_from_xcvr[39].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[24] <= reconfig_from_xcvr[62].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[25] <= reconfig_from_xcvr[63].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[26] <= reconfig_from_xcvr[64].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[27] <= reconfig_from_xcvr[65].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[28] <= reconfig_from_xcvr[66].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[29] <= reconfig_from_xcvr[67].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[30] <= reconfig_from_xcvr[68].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[31] <= reconfig_from_xcvr[69].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[32] <= reconfig_from_xcvr[70].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[33] <= reconfig_from_xcvr[71].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[34] <= reconfig_from_xcvr[72].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[35] <= reconfig_from_xcvr[73].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[36] <= reconfig_from_xcvr[74].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[37] <= reconfig_from_xcvr[75].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[38] <= reconfig_from_xcvr[76].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[39] <= reconfig_from_xcvr[77].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[40] <= reconfig_from_xcvr[78].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[41] <= reconfig_from_xcvr[79].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[42] <= reconfig_from_xcvr[80].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[43] <= reconfig_from_xcvr[81].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[44] <= reconfig_from_xcvr[82].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[45] <= reconfig_from_xcvr[83].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[46] <= reconfig_from_xcvr[84].DB_MAX_OUTPUT_PORT_TYPE
pif_testbus[47] <= reconfig_from_xcvr[85].DB_MAX_OUTPUT_PORT_TYPE
pif_atbout <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
native_reconfig_clk[0] => reconfig_to_xcvr[0].DATAIN
native_reconfig_clk[1] => reconfig_to_xcvr[70].DATAIN
native_reconfig_reset[0] => reconfig_to_xcvr[1].DATAIN
native_reconfig_reset[1] => reconfig_to_xcvr[71].DATAIN
native_reconfig_writedata[0] => reconfig_to_xcvr[2].DATAIN
native_reconfig_writedata[1] => reconfig_to_xcvr[3].DATAIN
native_reconfig_writedata[2] => reconfig_to_xcvr[4].DATAIN
native_reconfig_writedata[3] => reconfig_to_xcvr[5].DATAIN
native_reconfig_writedata[4] => reconfig_to_xcvr[6].DATAIN
native_reconfig_writedata[5] => reconfig_to_xcvr[7].DATAIN
native_reconfig_writedata[6] => reconfig_to_xcvr[8].DATAIN
native_reconfig_writedata[7] => reconfig_to_xcvr[9].DATAIN
native_reconfig_writedata[8] => reconfig_to_xcvr[10].DATAIN
native_reconfig_writedata[9] => reconfig_to_xcvr[11].DATAIN
native_reconfig_writedata[10] => reconfig_to_xcvr[12].DATAIN
native_reconfig_writedata[11] => reconfig_to_xcvr[13].DATAIN
native_reconfig_writedata[12] => reconfig_to_xcvr[14].DATAIN
native_reconfig_writedata[13] => reconfig_to_xcvr[15].DATAIN
native_reconfig_writedata[14] => reconfig_to_xcvr[16].DATAIN
native_reconfig_writedata[15] => reconfig_to_xcvr[17].DATAIN
native_reconfig_writedata[16] => reconfig_to_xcvr[72].DATAIN
native_reconfig_writedata[17] => reconfig_to_xcvr[73].DATAIN
native_reconfig_writedata[18] => reconfig_to_xcvr[74].DATAIN
native_reconfig_writedata[19] => reconfig_to_xcvr[75].DATAIN
native_reconfig_writedata[20] => reconfig_to_xcvr[76].DATAIN
native_reconfig_writedata[21] => reconfig_to_xcvr[77].DATAIN
native_reconfig_writedata[22] => reconfig_to_xcvr[78].DATAIN
native_reconfig_writedata[23] => reconfig_to_xcvr[79].DATAIN
native_reconfig_writedata[24] => reconfig_to_xcvr[80].DATAIN
native_reconfig_writedata[25] => reconfig_to_xcvr[81].DATAIN
native_reconfig_writedata[26] => reconfig_to_xcvr[82].DATAIN
native_reconfig_writedata[27] => reconfig_to_xcvr[83].DATAIN
native_reconfig_writedata[28] => reconfig_to_xcvr[84].DATAIN
native_reconfig_writedata[29] => reconfig_to_xcvr[85].DATAIN
native_reconfig_writedata[30] => reconfig_to_xcvr[86].DATAIN
native_reconfig_writedata[31] => reconfig_to_xcvr[87].DATAIN
native_reconfig_address[0] => reconfig_to_xcvr[20].DATAIN
native_reconfig_address[1] => reconfig_to_xcvr[21].DATAIN
native_reconfig_address[2] => reconfig_to_xcvr[22].DATAIN
native_reconfig_address[3] => reconfig_to_xcvr[23].DATAIN
native_reconfig_address[4] => reconfig_to_xcvr[24].DATAIN
native_reconfig_address[5] => reconfig_to_xcvr[25].DATAIN
native_reconfig_address[6] => reconfig_to_xcvr[26].DATAIN
native_reconfig_address[7] => reconfig_to_xcvr[27].DATAIN
native_reconfig_address[8] => reconfig_to_xcvr[28].DATAIN
native_reconfig_address[9] => reconfig_to_xcvr[29].DATAIN
native_reconfig_address[10] => reconfig_to_xcvr[30].DATAIN
native_reconfig_address[11] => reconfig_to_xcvr[31].DATAIN
native_reconfig_address[12] => reconfig_to_xcvr[90].DATAIN
native_reconfig_address[13] => reconfig_to_xcvr[91].DATAIN
native_reconfig_address[14] => reconfig_to_xcvr[92].DATAIN
native_reconfig_address[15] => reconfig_to_xcvr[93].DATAIN
native_reconfig_address[16] => reconfig_to_xcvr[94].DATAIN
native_reconfig_address[17] => reconfig_to_xcvr[95].DATAIN
native_reconfig_address[18] => reconfig_to_xcvr[96].DATAIN
native_reconfig_address[19] => reconfig_to_xcvr[97].DATAIN
native_reconfig_address[20] => reconfig_to_xcvr[98].DATAIN
native_reconfig_address[21] => reconfig_to_xcvr[99].DATAIN
native_reconfig_address[22] => reconfig_to_xcvr[100].DATAIN
native_reconfig_address[23] => reconfig_to_xcvr[101].DATAIN
native_reconfig_write[0] => reconfig_to_xcvr[18].DATAIN
native_reconfig_write[1] => reconfig_to_xcvr[88].DATAIN
native_reconfig_read[0] => reconfig_to_xcvr[19].DATAIN
native_reconfig_read[1] => reconfig_to_xcvr[89].DATAIN
pif_testbus_sel[0] => reconfig_to_xcvr[32].DATAIN
pif_testbus_sel[1] => reconfig_to_xcvr[33].DATAIN
pif_testbus_sel[2] => reconfig_to_xcvr[34].DATAIN
pif_testbus_sel[3] => reconfig_to_xcvr[35].DATAIN
pif_testbus_sel[4] => reconfig_to_xcvr[36].DATAIN
pif_testbus_sel[5] => reconfig_to_xcvr[37].DATAIN
pif_testbus_sel[6] => reconfig_to_xcvr[38].DATAIN
pif_testbus_sel[7] => reconfig_to_xcvr[39].DATAIN
pif_testbus_sel[8] => reconfig_to_xcvr[40].DATAIN
pif_testbus_sel[9] => reconfig_to_xcvr[41].DATAIN
pif_testbus_sel[10] => reconfig_to_xcvr[42].DATAIN
pif_testbus_sel[11] => reconfig_to_xcvr[43].DATAIN
pif_testbus_sel[12] => reconfig_to_xcvr[102].DATAIN
pif_testbus_sel[13] => reconfig_to_xcvr[103].DATAIN
pif_testbus_sel[14] => reconfig_to_xcvr[104].DATAIN
pif_testbus_sel[15] => reconfig_to_xcvr[105].DATAIN
pif_testbus_sel[16] => reconfig_to_xcvr[106].DATAIN
pif_testbus_sel[17] => reconfig_to_xcvr[107].DATAIN
pif_testbus_sel[18] => reconfig_to_xcvr[108].DATAIN
pif_testbus_sel[19] => reconfig_to_xcvr[109].DATAIN
pif_testbus_sel[20] => reconfig_to_xcvr[110].DATAIN
pif_testbus_sel[21] => reconfig_to_xcvr[111].DATAIN
pif_testbus_sel[22] => reconfig_to_xcvr[112].DATAIN
pif_testbus_sel[23] => reconfig_to_xcvr[113].DATAIN
pif_interface_sel[0] => reconfig_to_xcvr[44].DATAIN
pif_interface_sel[1] => reconfig_to_xcvr[114].DATAIN
pif_ser_shift_load[0] => reconfig_to_xcvr[45].DATAIN
pif_ser_shift_load[1] => reconfig_to_xcvr[115].DATAIN
oc_cal_busy => reconfig_to_xcvr[116].DATAIN
oc_cal_busy => reconfig_to_xcvr[46].DATAIN
tx_cal_busy => reconfig_to_xcvr[117].DATAIN
tx_cal_busy => reconfig_to_xcvr[47].DATAIN
rx_cal_busy => reconfig_to_xcvr[118].DATAIN
rx_cal_busy => reconfig_to_xcvr[48].DATAIN


|C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0
clock => altera_xcvr_reset_control:tx_reset_inst.clock
reset => altera_xcvr_reset_control:tx_reset_inst.reset
pll_powerdown[0] <= altera_xcvr_reset_control:tx_reset_inst.pll_powerdown[0]
tx_analogreset[0] <= altera_xcvr_reset_control:tx_reset_inst.tx_analogreset[0]
tx_digitalreset[0] <= altera_xcvr_reset_control:tx_reset_inst.tx_digitalreset[0]
tx_ready[0] <= altera_xcvr_reset_control:tx_reset_inst.tx_ready[0]
pll_locked[0] => altera_xcvr_reset_control:tx_reset_inst.pll_locked[0]
pll_select[0] => altera_xcvr_reset_control:tx_reset_inst.pll_select[0]
tx_cal_busy[0] => altera_xcvr_reset_control:tx_reset_inst.tx_cal_busy[0]


|C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst
clock => clock.IN5
reset => g_pll.reset_pll.IN2
pll_powerdown[0] <= alt_xcvr_reset_counter:g_pll.counter_pll_powerdown.reset
tx_analogreset[0] <= alt_xcvr_reset_counter:g_pll.counter_pll_powerdown.reset
tx_digitalreset[0] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset.reset
rx_analogreset[0] <= <GND>
rx_digitalreset[0] <= <GND>
tx_ready[0] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready.reset_n
rx_ready[0] <= <GND>
tx_digitalreset_or[0] => g_tx.g_tx[0].g_tx.lcl_tx_digitalreset_or.IN1
rx_digitalreset_or[0] => ~NO_FANOUT~
pll_locked[0] => g_tx.g_tx[0].g_tx.lcl_pll_locked.IN1
pll_select[0] => ~NO_FANOUT~
tx_cal_busy[0] => tx_cal_busy[0].IN1
pll_cal_busy[0] => ~NO_FANOUT~
tx_manual[0] => g_tx.g_tx[0].g_tx.lcl_tx_manual.IN1
rx_is_lockedtodata[0] => ~NO_FANOUT~
rx_cal_busy[0] => ~NO_FANOUT~
rx_manual[0] => ~NO_FANOUT~


|C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.ACLR
async_req => count[0].ACLR
async_req => count[1].ACLR
async_req => count[2].ACLR
async_req => count[3].ACLR
async_req => count[4].ACLR
async_req => count[5].ACLR
async_req => count[6].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy
clk => resync_chains[2].sync_r[0].CLK
clk => resync_chains[2].sync_r[1].CLK
clk => resync_chains[1].sync_r[0].CLK
clk => resync_chains[1].sync_r[1].CLK
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[2].sync_r[0].ACLR
reset => resync_chains[2].sync_r[1].ACLR
reset => resync_chains[1].sync_r[0].ACLR
reset => resync_chains[1].sync_r[1].ACLR
reset => resync_chains[0].sync_r[0].ACLR
reset => resync_chains[0].sync_r[1].ACLR
d[0] => resync_chains[0].sync_r[0].DATAIN
d[1] => resync_chains[1].sync_r[0].DATAIN
d[2] => resync_chains[2].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|C5G|MODULATOR:m_0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


