-------------------------------------------------------------------------
-- Drew Swanson
-------------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;


entity ones_complementor is
  generic(
    N : integer := 8   -- width of the input/output bus
  );
  port (
    A : in  std_logic_vector(N-1 downto 0); -- input
    F : out std_logic_vector(N-1 downto 0)  -- oneâ€™s complement output
  );
end ones_complementor;

architecture structural of ones_complementor is
  -- Declare the inverter component (from invg.vhd)
  component invg
    port (
      i_A : in  std_logic;
      o_F : out std_logic
    );
  end component;
begin
  -- Generate one inverter per bit
  G1: for i in 0 to N-1 generate
    U_INV: invg
      port map (
        i_A => A(i),
        o_F => F(i)
      );
  end generate;
end structural;