Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 04 Dec 2018 08:56:21 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga002.fm.intel.com (fmsmga002.fm.intel.com [10.253.24.26])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id EC1C258014B;
	Mon,  3 Dec 2018 09:52:42 -0800 (PST)
Received: from orsmga102-1.jf.intel.com (HELO mga09.intel.com) ([10.7.208.27])
  by fmsmga002-1.fm.intel.com with ESMTP; 03 Dec 2018 09:52:41 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3AtjycEheO/L5TNacmsrsnTykZlGMj4u6mDksu8pMi?=
 =?us-ascii?q?zoh2WeGdxc6+bRSN2/xhgRfzUJnB7Loc0qyK6/CmATRIyK3CmUhKSIZLWR4BhJ?=
 =?us-ascii?q?detC0bK+nBN3fGKuX3ZTcxBsVIWQwt1Xi6NU9IBJS2PAWK8TW94jEIBxrwKxd+?=
 =?us-ascii?q?KPjrFY7OlcS30P2594HObwlSizexfbB/IA+qoQnNq8IbnZZsJqEtxxXTv3BGYf?=
 =?us-ascii?q?5WxWRmJVKSmxbz+MK994N9/ipTpvws6ddOXb31cKokQ7NYCi8mM30u683wqRbD?=
 =?us-ascii?q?VwqP6WACXWgQjxFFHhLK7BD+Xpf2ryv6qu9w0zSUMMHqUbw5Xymp4rx1QxH0li?=
 =?us-ascii?q?gIKz858HnWisNuiqJbvAmhrAF7z4LNfY2ZKOZycqbbcNgHR2ROQ9xRWjRdDYyz?=
 =?us-ascii?q?YIUBEeoPMuRWr4f+qVQAsBWwBRK0BO7t0TJImmb20Lcm3+g9CwzL3gotFM8Ovn?=
 =?us-ascii?q?TOq9X1Mb8fX/2pzKbW1TXDb+1Z2THg44XVdRAgoeyDVq93fMrK0kYvEAPEgUiL?=
 =?us-ascii?q?pIzmITyVzOINvHaf7+Z6UuKvkWEnphh3rzOyxckskpHEipwJxl3A7yl13Yg4Kc?=
 =?us-ascii?q?OiREJmYtOoDIFcuiCYOoduX88uX25ltDwnxrAIp5K3ZjQGxI4lyhPQbfGMbpKG?=
 =?us-ascii?q?7Qj5VOmLJDd1nHJld6y7hxa16UWg1OL8Wdeu0FpQrSpKjMPMtnYT2BzX8MSHTe?=
 =?us-ascii?q?F9/ki51TaO0QDc9P1ELFgqmabHL5Mt2KM8m5QNvUjZAyP7m1n6gLWXe0gm4uSo?=
 =?us-ascii?q?7v7oYrTipp+SLY90jQT+P7wqmsy+B+Q4LwcPU3GY+euizr3j+1P2QLFTgv0xnK?=
 =?us-ascii?q?jZto7VJd4Aq66nDA9azJwj5wy8Dzi4ytQYm2cILFZfdBKAlYjpNEnCIOrkAven?=
 =?us-ascii?q?n1SsjDBryujCPr3gAZXCMGLPkbj8fbtm705cyQwzzc1Q5p5OC7EBJu7zVVH1tN?=
 =?us-ascii?q?DCEhA5NAm0yf79CNphzoMeRX6PAqiBPaPSq1CI5/4vLPOLZIMPuDb9NuIq5/jh?=
 =?us-ascii?q?jXIinV8dfK+p3YYYaXyiH/RmJVmZbmTogtsbDWgKuQ8+RvTwiFKeST5Te2qyX6?=
 =?us-ascii?q?Uk6zE5D4KpE53PRoOqgLyH2ie7GYZbZmRHClCKDHfpeJ+IW/YKaCKOPMBhliYI?=
 =?us-ascii?q?WqSmS48kzRuurhP1y6J7LurI/S0VrYjs1MN15+3UlhE+7yZ0AN6f02yWS2F0n2?=
 =?us-ascii?q?UIRyI53axloEx9zEuD3rZ8g/BCCdNT4PZJWB8gNZHA1+x6F8zyWgXZc9eKUlmm?=
 =?us-ascii?q?RM+qATUwTt0rxd8ObF1wG9GjjhDFwiqrDKUZl72NBJwo7K3c22L9KNp6y3bDzK?=
 =?us-ascii?q?MhlUUpQtNTNW26ga5y7xXcCJTXk0qHjaqqdb4T3CjW9Gidy2qCu0VYUA11UaXB?=
 =?us-ascii?q?Rn0fYkrWrdLk5kLNVbOuCLInMhdfxs6GMKdFdtrpjVBeTvf5JNvee36xm3u3BR?=
 =?us-ascii?q?uQ27yDdpTqdHsH0CXdEkcElRsT8miANQUlAiehomTeDCFhFF71YkPs9/V+p22/?=
 =?us-ascii?q?TkMu0w6KaEhh3aKv+hEJnfycV+8T3rUctSc9qjV0GVG9387WC9uAvQZhYL9QYd?=
 =?us-ascii?q?Qn4FdD1GLZsQN9M4ekL6BjgF4ebgt2s1nv1xVxFoVPj8wqoGk2wwp1LKKSyElB?=
 =?us-ascii?q?eC+A3ZDsJr3XLXH/8wqra6HI1VDRztaX9r0U5/QltlrspgepFkkl83V5yNRV13?=
 =?us-ascii?q?qc5pPXDAsdS57xU0A39wRkqLHeeCUy+4TU1Xh0O6murjDCw84pBPciyhu4f9Zf?=
 =?us-ascii?q?LbmIGxPoH8wbB8ihMuoqm1eyYxIAPeBS8rM0Psy8e/uH3q6rIPhvnDa8gWtb54?=
 =?us-ascii?q?B911qG9zBgRe7Qw5YF3/aY0xOdVzf9kFiuqNr3lp1DZT0IGGqw1zLkBI9IaqJu?=
 =?us-ascii?q?Z4kLDXqhLNOtxtV5gZ7gQHpY9F+lB1Mb186lYxuSb1rh3QJO0UQbu2ComSy9zz?=
 =?us-ascii?q?ZsiTEmsrKf3DDSw+TlbBcGOm9LSHNijFv2Ooi0ktYaUVOsbwgokhul+En7y7Ja?=
 =?us-ascii?q?pKR5M2ncX0NIczLqIGFlV6u6rqCCbNJX6JM0rSVXV/yxYVKARb7noBsa0CTjE3?=
 =?us-ascii?q?FFxD8hdDGquZT5nxpkh2KbN3tzqHvZecdtxRbQ/tDcRPhR3iYYSyl8kzXYGl+8?=
 =?us-ascii?q?P9yx99WOi5jDqvy+V36mVpBLcSjk14SAuDG55W1rBx2yhPSzmtzhEQgn3i73zd?=
 =?us-ascii?q?hqVSPUrBniZonnzbi1MeVifkNwHl/z99J6Gp1ikos3nJwQ2mIVhpSP8XoHjGf8?=
 =?us-ascii?q?K9Nb2a3lYXoJRD4LxcPV4Qf/1E1iKHKJ25z2VnGHzsR9YNm6Z3sc2jgh4MBSFK?=
 =?us-ascii?q?eU8LtEkDNwolq5rgLee+JxnzkDxvs19H4VnfsJtxEzwSWHDbAfBk1YPS3qlxSV?=
 =?us-ascii?q?4NGytqRXZGCzcbeu0Epyh8yuDLaHogtEQnb2Zo8iHTNs7sV4KF/MzHrz6oT+dN?=
 =?us-ascii?q?jRd90TsACUkwzbj+hUM58xkvsKhSx6OWPyp3Elyug7jQBw0pG+poSIN2Jt/Keh?=
 =?us-ascii?q?CB5CKjL1f98T+i3qjatGhcmZxYevHpF8GjkRWJvoUOmlEDYTtfThKgaPHycwqn?=
 =?us-ascii?q?adGbrDAwCf7F1qoG7IE5CuL3uXPmUWzc1+RBmBI0xSmAIUUy8/npEnDQCm3tDh?=
 =?us-ascii?q?fF165jAM5V74tx1MxfhzNxTkVmffpQGoaio7SZSFLRpW6B1C6FnRMcCE8u1zGC?=
 =?us-ascii?q?RY9IW7rAORMmybexhIDWYRV02EAFDjI6Cu5cTa/OieHOa+NPzOYbOBqeFFU/eI?=
 =?us-ascii?q?xJSv0pZp/jqWN8WPOGViAOM/2kZZQX95HMHZkS0VSyMLjyLNc9KbpBCk9y13sM?=
 =?us-ascii?q?+/8ffrWAHu5YeVCLtSK9Jv+x+ojqeZKu6Qnz10KTJZ1pMK2H/Jx6IT3F8UiyFy?=
 =?us-ascii?q?aTatFa4MujLKTKLVgqVXFQIUaztvNMtU6KIxxhNCOdPAhdPvyLF5juQ5C1NEVV?=
 =?us-ascii?q?H6nsGpZMoKI3yyNV/dBUaLMqiGKiPPw83tfay8TrhQhv1OtxKsoTabD1PjPjOb?=
 =?us-ascii?q?mjn1VhCvNPtAgz2BMBNCuIGybBBtBHPnTNLnbB27LdB2gSc3wb0ymnPFK2ocPS?=
 =?us-ascii?q?JgfENKq72a9TlYjelnG2xd8nplKvGJmiaD4OneL5YWsP1rDTx1luJa+ns6zbRV?=
 =?us-ascii?q?4TpARPx0nivSs9Fvr0unkumJ1jpoTh5OpixXi4KMuEUxcZneo7NCXmzCtDsL4W?=
 =?us-ascii?q?iKEA8NoZMxAN/ooaYWw97DmbjoMzBE29bV+8IGAI7TMs3RdDIDPBTnAjPFRCsY?=
 =?us-ascii?q?QjnjYWPfmkNauPqV+nCcs4I9sJGqn4ABHOx1TlswQ8gGB1xlEdpKCpBmUntwir?=
 =?us-ascii?q?ScncIg5nekqhTVAsJAscaUBbqpHfzzJWPB3vF/bBwSzOa9dNxLOw=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AUAAAcbAVch0O0hNFjHQEBBQEHBQGBU?=
 =?us-ascii?q?QgBCwGDayeDeYgYjAyBaCUUlzQUgV8UGBMBhDsDAoNJIjQJDQEDAQEBAQEBAgE?=
 =?us-ascii?q?TAQEBCgsJCCkjDII2JAGCYgECAwECIB0BATcBBQkBAQoYAgImAgIDRBAGARIFg?=
 =?us-ascii?q?xyCAgWlLnCBL4J2AQEFhx4IgQuLEReBQD+BRIJfgUGDKReDBIJXiTKGepAWCZE?=
 =?us-ascii?q?8GIFbhRGKOokEgQOOZoFGgg0zGggoCHgLVoFOghsYiGmFYB8ygQIDAQEhE4ojA?=
 =?us-ascii?q?QE?=
X-IPAS-Result: =?us-ascii?q?A0AUAAAcbAVch0O0hNFjHQEBBQEHBQGBUQgBCwGDayeDeYg?=
 =?us-ascii?q?YjAyBaCUUlzQUgV8UGBMBhDsDAoNJIjQJDQEDAQEBAQEBAgETAQEBCgsJCCkjD?=
 =?us-ascii?q?II2JAGCYgECAwECIB0BATcBBQkBAQoYAgImAgIDRBAGARIFgxyCAgWlLnCBL4J?=
 =?us-ascii?q?2AQEFhx4IgQuLEReBQD+BRIJfgUGDKReDBIJXiTKGepAWCZE8GIFbhRGKOokEg?=
 =?us-ascii?q?QOOZoFGgg0zGggoCHgLVoFOghsYiGmFYB8ygQIDAQEhE4ojAQE?=
X-IronPort-AV: E=Sophos;i="5.56,311,1539673200"; 
   d="scan'208";a="55873945"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 03 Dec 2018 09:52:40 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726699AbeLCRwk (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Mon, 3 Dec 2018 12:52:40 -0500
Received: from mail.kernel.org ([198.145.29.99]:37352 "EHLO mail.kernel.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726014AbeLCRwk (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 3 Dec 2018 12:52:40 -0500
Received: from localhost (unknown [104.132.0.74])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (No client certificate requested)
        by mail.kernel.org (Postfix) with ESMTPSA id ED6F220848;
        Mon,  3 Dec 2018 17:52:35 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=default; t=1543859556;
        bh=+gjCBg6qCkIqS/5+hzcmL0FLKRJl2ioFwUBH6WbHMSY=;
        h=To:From:In-Reply-To:Cc:References:Subject:Date:From;
        b=Px80hsIDCole+ek1tecEd1/5Ty32EPG7XAUkkRRSqLNWn3H7Hz0qltVWfGIMCVfpB
         fYSmh52/zBVf2AcQfQ7pgKw3RzFz+deggsLxrXxcZ2je0k174lC0q9FuMn0IMiwpQd
         l2T5VTktzi/93rBbtz4FWNgA31zk3bIhMfZSK6YA=
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
To: Bjorn Andersson <bjorn.andersson@linaro.org>,
        Jeffrey Hugo <jhugo@codeaurora.org>
From: Stephen Boyd <sboyd@kernel.org>
In-Reply-To: <bf2c5a96-6a29-e89b-4b16-8aaab516a7b5@codeaurora.org>
Cc: andy.gross@linaro.org, david.brown@linaro.org,
        mturquette@baylibre.com, linux-arm-msm@vger.kernel.org,
        linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org
References: <1543851298-32320-1-git-send-email-jhugo@codeaurora.org>
 <20181203155538.GQ2225@minitux>
 <711fb66a-a408-08e2-c0c2-6addf1510937@codeaurora.org>
 <154385654317.88331.9077579060059188717@swboyd.mtv.corp.google.com>
 <bf2c5a96-6a29-e89b-4b16-8aaab516a7b5@codeaurora.org>
Message-ID: <154385955525.88331.5713343841692637945@swboyd.mtv.corp.google.com>
User-Agent: alot/0.7
Subject: Re: [PATCH] clk: qcom: Fix MSM8998 resets
Date: Mon, 03 Dec 2018 09:52:35 -0800
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Quoting Jeffrey Hugo (2018-12-03 09:19:20)
> On 12/3/2018 10:02 AM, Stephen Boyd wrote:
> > Quoting Jeffrey Hugo (2018-12-03 08:08:46)
> >> On 12/3/2018 8:55 AM, Bjorn Andersson wrote:
> >>> On Mon 03 Dec 07:34 PST 2018, Jeffrey Hugo wrote:
> >>>
> >>>> The offsets for the defined BCR reset registers does not match the h=
ardware
> >>>> documentation.  Update the values to match the hardware documentatio=
n.
> >>>>
> >>>
> >>> Sorry for not spotting this before.
> >>>
> >>>> Fixes: b5f5f525c547 (clk: qcom: Add MSM8998 Global Clock Control (GC=
C) driver)
> >>>> Signed-off-by: Jeffrey Hugo <jhugo@codeaurora.org>
> >>>> ---
> >>>>    drivers/clk/qcom/gcc-msm8998.c | 38 +++++++++++++++++++----------=
---------
> >>>>    1 file changed, 19 insertions(+), 19 deletions(-)
> >>>>
> >>>> diff --git a/drivers/clk/qcom/gcc-msm8998.c b/drivers/clk/qcom/gcc-m=
sm8998.c
> >>>> index 9f0ae40..01cc555 100644
> >>>> --- a/drivers/clk/qcom/gcc-msm8998.c
> >>>> +++ b/drivers/clk/qcom/gcc-msm8998.c
> >>>> @@ -2742,25 +2742,25 @@ enum {
> >>>>    };
> >>>>    =

> >>>>    static const struct qcom_reset_map gcc_msm8998_resets[] =3D {
> >>>> -    [GCC_BLSP1_QUP1_BCR] =3D { 0x102400 },
> >>>> -    [GCC_BLSP1_QUP2_BCR] =3D { 0x110592 },
> >>>> -    [GCC_BLSP1_QUP3_BCR] =3D { 0x118784 },
> >>>> -    [GCC_BLSP1_QUP4_BCR] =3D { 0x126976 },
> >>>> -    [GCC_BLSP1_QUP5_BCR] =3D { 0x135168 },
> >>>> -    [GCC_BLSP1_QUP6_BCR] =3D { 0x143360 },
> >>>> -    [GCC_BLSP2_QUP1_BCR] =3D { 0x155648 },
> >>>> -    [GCC_BLSP2_QUP2_BCR] =3D { 0x163840 },
> >>>> -    [GCC_BLSP2_QUP3_BCR] =3D { 0x172032 },
> >>>> -    [GCC_BLSP2_QUP4_BCR] =3D { 0x180224 },
> >>>> -    [GCC_BLSP2_QUP5_BCR] =3D { 0x188416 },
> >>>> -    [GCC_BLSP2_QUP6_BCR] =3D { 0x196608 },
> >>>> -    [GCC_PCIE_0_BCR] =3D { 0x438272 },
> >>>> -    [GCC_PDM_BCR] =3D { 0x208896 },
> >>>> -    [GCC_SDCC2_BCR] =3D { 0x81920 },
> >>>> -    [GCC_SDCC4_BCR] =3D { 0x90112 },
> >>>> -    [GCC_TSIF_BCR] =3D { 0x221184 },
> >>>> -    [GCC_UFS_BCR] =3D { 0x479232 },
> >>>> -    [GCC_USB_30_BCR] =3D { 0x61440 },
> >>>> +    [GCC_BLSP1_QUP1_BCR] =3D { 0x19000 },
> >>>> +    [GCC_BLSP1_QUP2_BCR] =3D { 0x1b000 },
> >>>> +    [GCC_BLSP1_QUP3_BCR] =3D { 0x1d000 },
> >>>> +    [GCC_BLSP1_QUP4_BCR] =3D { 0x1f000 },
> >>>> +    [GCC_BLSP1_QUP5_BCR] =3D { 0x21000 },
> >>>> +    [GCC_BLSP1_QUP6_BCR] =3D { 0x23000 },
> >>>> +    [GCC_BLSP2_QUP1_BCR] =3D { 0x26000 },
> >>>> +    [GCC_BLSP2_QUP2_BCR] =3D { 0x28000 },
> >>>> +    [GCC_BLSP2_QUP3_BCR] =3D { 0x2a000 },
> >>>> +    [GCC_BLSP2_QUP4_BCR] =3D { 0x2c000 },
> >>>> +    [GCC_BLSP2_QUP5_BCR] =3D { 0x2e000 },
> >>>> +    [GCC_BLSP2_QUP6_BCR] =3D { 0x30000 },
> >>>> +    [GCC_PCIE_0_BCR] =3D { 0x6c01c },
> >>>
> >>> I find GCC_PCIE_0_BCR at 0x6b000 and then GCC_PCIE_0_PHY_BCR at 0x6c0=
1c.
> >>
> >> Doh.  Thanks for the double check.  GCC_PCIE_0_PHY_BCR is not defined =
in
> >> include/dt-bindings/clock/qcom,gcc-msm8998.h so I plan to leave it out
> >> until later.
> >>
> >> Expect a v2 shortly.
> > =

> > Will you add GCC_PCIE0_PHY_BCR shortly so we don't have to add it later
> > on when it becomes critical?
> > =

> =

> My plan was to let it sit until it becomes necessary.  I'm working on =

> USB and found that GCC_QUSB2PHY_PRIM_BCR, GCC_USB3_PHY_BCR, and =

> GCC_USB3PHY_PHY_BCR are also missing, so I suspect there are others.
> =

> Would you prefer I send a follow up that adds the PCIE phy and the USB =

> resets?

Yes please send a followup patch to add all the possible defines and
implementations that you can find. It makes future cross-tree merges
simpler.

