# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# Copyright 2021 NXP
%YAML 1.2
---
$id: "http://devicetree.org/schemas/net/nxp,s32cc-dwmac.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: NXP S32G/R GMAC ethernet controller

maintainers:
  - Jan Petrous <jan.petrous@nxp.com>

description: |
  This device is a platform glue layer for stmmac.
  Please see snps,dwmac.yaml for the other unchanged properties.

properties:
  compatible:
    enum:
      - nxp,s32cc-dwmac

  reg:
    items:
      - description: Main GMAC registers
      - description: S32 MAC control registers

  dma-coherent:
    description:
      Declares GMAC device as DMA coherent

  interrupts:
    description: Common GMAC interrupt

  interrupt-names:
    const: macirq

  clocks:
    items:
      - description: Main GMAC clock
      - description: Peripheral registers clock
      - description: Transmit SGMII clock
      - description: Transmit RGMII clock
      - description: Transmit RMII clock
      - description: Transmit MII clock
      - description: Receive SGMII clock
      - description: Receive RGMII clock
      - description: Receive RMII clock
      - description: Receive MII clock

  clock-names:
    items:
      - const: stmmaceth
      - const: pclk
      - const: tx_sgmii
      - const: tx_rgmii
      - const: tx_rmii
      - const: tx_mii
      - const: rx_sgmii
      - const: rx_rgmii
      - const: rx_rmii
      - const: rx_mii

  tx-fifo-depth:
    const: 20480
    description: Platform specific configuration has to be 20480.

  rx-fifo-depth:
    const: 20480
    description: Platform specific configuration has to be 20480.

  phy-handle:
    $ref: "ethernet-controller.yaml#/properties/phy-handle"
    description:
      The device node referenced by "phy" or "phy-handle" must be a child node
      of the mdio node. See phy.txt for the generic PHY bindings.

  phy:
    $ref: "#/properties/phy-handle"

  phys:
    description: S32G serdes XPCS for sgmii operation

  phy-names:
    const: gmac_xpcs
    description: S32G serdes XPCS name for sgmii operation

patternProperties:
  "^mdio[@a-f0-9]+$":
    type: object
    description:
      Optional mdio node

    properties:
      compatible:
        const: snps,dwmac-mdio

    required:
      - compatible

    additionalProperties: true

required:
  - dma-coherent
  - compatible
  - reg
  - interrupts
  - interrupt-parent
  - tx-fifo-depth
  - rx-fifo-depth
  - clocks
  - clock-names

additionalProperties: true

examples:
  - |
    #include <dt-bindings/clock/s32gen1-scmi-clock.h>
    #include <dt-bindings/phy/phy.h>
    bus {
      #address-cells = <2>;
      #size-cells = <2>;

      gmac0: ethernet@4033c000 {
        compatible = "nxp,s32cc-dwmac";
        reg = <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */
              <0x0 0x4007C004 0x0 0x4>;    /* S32 CTRL_STS reg */
        interrupt-parent = <&gic>;
        interrupts = <0 57 4>;
        interrupt-names = "macirq";
        tx-fifo-depth = <20480>;
        rx-fifo-depth = <20480>;
        phy-names = "gmac_xpcs";
        phys = <&serdes0 PHY_TYPE_XPCS 0 0>;
        dma-coherent;
        clocks = <&clks S32GEN1_SCMI_CLK_GMAC0_AXI>,
           <&clks S32GEN1_SCMI_CLK_GMAC0_AXI>,
           <&clks S32GEN1_SCMI_CLK_GMAC0_TX_SGMII>,
           <&clks S32GEN1_SCMI_CLK_GMAC0_TX_RGMII>,
           <&clks S32GEN1_SCMI_CLK_GMAC0_TX_RMII>,
           <&clks S32GEN1_SCMI_CLK_GMAC0_TX_MII>,
           <&clks S32GEN1_SCMI_CLK_GMAC0_RX_SGMII>,
           <&clks S32GEN1_SCMI_CLK_GMAC0_RX_RGMII>,
           <&clks S32GEN1_SCMI_CLK_GMAC0_RX_RMII>,
           <&clks S32GEN1_SCMI_CLK_GMAC0_RX_MII>;
        clock-names = "stmmaceth", "pclk",
                "tx_sgmii", "tx_rgmii",
                "tx_rmii", "tx_mii",
                "rx_sgmii", "rx_rgmii",
                "rx_rmii", "rx_mii";
        gmac0_mdio: mdio0 {
          compatible = "snps,dwmac-mdio";
          #address-cells = <1>;
          #size-cells = <0>;
        };
      };
    };
