$date
	Wed Sep 30 20:04:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 8 % sum [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
1#
bz "
bz !
$end
#500
0$
b100 !
b101 "
0#
#1000
b1001 %
1#
#1501
