-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cnn_input_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cnn_input_ce0 : OUT STD_LOGIC;
    cnn_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    prediction_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    prediction_output_ce0 : OUT STD_LOGIC;
    prediction_output_we0 : OUT STD_LOGIC;
    prediction_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=18.460000,HLS_SYN_LAT=15643,HLS_SYN_TPT=none,HLS_SYN_MEM=214,HLS_SYN_DSP=190,HLS_SYN_FF=24821,HLS_SYN_LUT=55005,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000100000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000001000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000010000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000100000000000";
    constant ap_ST_fsm_pp2_stage1 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000001000000000000";
    constant ap_ST_fsm_pp2_stage2 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000010000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000100000000000000000";
    constant ap_ST_fsm_pp3_stage1 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000001000000000000000000";
    constant ap_ST_fsm_pp3_stage2 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000010000000000000000000";
    constant ap_ST_fsm_pp3_stage3 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000100000000000000000000";
    constant ap_ST_fsm_pp3_stage4 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000001000000000000000000000";
    constant ap_ST_fsm_pp3_stage5 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000010000000000000000000000";
    constant ap_ST_fsm_pp3_stage6 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000100000000000000000000000";
    constant ap_ST_fsm_pp3_stage7 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000001000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (41 downto 0) := "000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (41 downto 0) := "000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (41 downto 0) := "000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (41 downto 0) := "000000001000000000000000000000000000000000";
    constant ap_ST_fsm_pp5_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (41 downto 0) := "000000100000000000000000000000000000000000";
    constant ap_ST_fsm_pp6_stage0 : STD_LOGIC_VECTOR (41 downto 0) := "000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (41 downto 0) := "000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (41 downto 0) := "000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (41 downto 0) := "001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (41 downto 0) := "010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (41 downto 0) := "100000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_1C : STD_LOGIC_VECTOR (9 downto 0) := "0000011100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_FF8 : STD_LOGIC_VECTOR (11 downto 0) := "111111111000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_E : STD_LOGIC_VECTOR (11 downto 0) := "000000001110";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv12_2B : STD_LOGIC_VECTOR (11 downto 0) := "000000101011";
    constant ap_const_lv10_2A4 : STD_LOGIC_VECTOR (9 downto 0) := "1010100100";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv10_16 : STD_LOGIC_VECTOR (9 downto 0) := "0000010110";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv12_9 : STD_LOGIC_VECTOR (11 downto 0) := "000000001001";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv12_C : STD_LOGIC_VECTOR (11 downto 0) := "000000001100";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";
    constant ap_const_lv12_F : STD_LOGIC_VECTOR (11 downto 0) := "000000001111";
    constant ap_const_lv9_190 : STD_LOGIC_VECTOR (8 downto 0) := "110010000";
    constant ap_const_lv8_50 : STD_LOGIC_VECTOR (7 downto 0) := "01010000";
    constant ap_const_lv11_5DC : STD_LOGIC_VECTOR (10 downto 0) := "10111011100";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv9_12C : STD_LOGIC_VECTOR (8 downto 0) := "100101100";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv14_3FE8 : STD_LOGIC_VECTOR (13 downto 0) := "11111111101000";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv10_1A : STD_LOGIC_VECTOR (9 downto 0) := "0000011010";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_2_bias_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_2_bias_V_ce0 : STD_LOGIC;
    signal dense_2_bias_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_2_weights_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense_2_weights_V_ce0 : STD_LOGIC;
    signal dense_2_weights_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_out_bias_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_out_bias_V_ce0 : STD_LOGIC;
    signal dense_out_bias_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dense_out_weights_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_out_weights_V_ce0 : STD_LOGIC;
    signal dense_out_weights_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_reg_17656 : STD_LOGIC_VECTOR (9 downto 0);
    signal ix_in_0_reg_17667 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_0_reg_17678 : STD_LOGIC_VECTOR (4 downto 0);
    signal ix_in_1_reg_17689 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_0_reg_17700 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten163_reg_17711 : STD_LOGIC_VECTOR (9 downto 0);
    signal i14_0_reg_17722 : STD_LOGIC_VECTOR (4 downto 0);
    signal j15_0_reg_17733 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten253_reg_17744 : STD_LOGIC_VECTOR (7 downto 0);
    signal i26_0_reg_17755 : STD_LOGIC_VECTOR (3 downto 0);
    signal j27_0_reg_17766 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten265_reg_17777 : STD_LOGIC_VECTOR (6 downto 0);
    signal i39_0_reg_17788 : STD_LOGIC_VECTOR (3 downto 0);
    signal j40_0_reg_17799 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten299_reg_17810 : STD_LOGIC_VECTOR (8 downto 0);
    signal i52_0_reg_17821 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten277_reg_17832 : STD_LOGIC_VECTOR (7 downto 0);
    signal j53_0_reg_17843 : STD_LOGIC_VECTOR (2 downto 0);
    signal k54_0_reg_17854 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten311_reg_17865 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_0_i_reg_17876 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_18_reg_17887 : STD_LOGIC_VECTOR (13 downto 0);
    signal j_0_i_reg_17899 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten323_reg_17910 : STD_LOGIC_VECTOR (8 downto 0);
    signal d_0_i_reg_17921 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_21_reg_17932 : STD_LOGIC_VECTOR (13 downto 0);
    signal f_0_i_reg_17944 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln23_fu_18487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_reg_20998 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln23_reg_20998_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_reg_20998_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_reg_20998_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_reg_20998_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_reg_20998_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_reg_20998_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln23_fu_18493_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln28_fu_18517_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln28_reg_21007 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln28_reg_21007_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln28_reg_21007_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln28_reg_21007_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln28_reg_21007_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln28_1_fu_18525_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_1_reg_21012 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_1_reg_21012_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_1_reg_21012_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_1_reg_21012_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_1_reg_21012_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_1_reg_21012_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_1_reg_21012_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_1_reg_21012_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_fu_18533_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_reg_21018 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_reg_21018_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_reg_21018_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_reg_21018_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_reg_21018_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_reg_21018_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_reg_21018_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln28_2_reg_21018_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln23_fu_18547_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln28_fu_18561_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_1_fu_18567_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnn_input_load_reg_21045 : STD_LOGIC_VECTOR (31 downto 0);
    signal man_V_2_fu_18629_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_21051 : STD_LOGIC_VECTOR (53 downto 0);
    signal sh_amt_fu_18667_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_21056 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln583_fu_18681_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln583_reg_21061 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln585_fu_18685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln585_reg_21066 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln581_fu_18748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln581_reg_21071 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln585_fu_18766_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln585_reg_21076 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln603_fu_18786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln603_reg_21081 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_fu_18959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_reg_21092 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state14_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal add_ln37_fu_18965_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln37_reg_21096 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal select_ln40_fu_18983_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln40_reg_21101 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln40_1_fu_18991_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln40_1_reg_21106 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln203_fu_19064_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln203_reg_21143 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state15_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal conv_1_out_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_2_V_load_reg_21151 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_0_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_0_V_load_1_reg_21181 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_1_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_1_V_load_1_reg_21211 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_2_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_2_V_load_1_reg_21241 : STD_LOGIC_VECTOR (13 downto 0);
    signal j_fu_19206_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_21271 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_state16_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal icmp_ln51_fu_19311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_21276 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state21_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state24_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state27_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln51_reg_21276_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_21276_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_fu_19317_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln51_reg_21280 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal select_ln54_fu_19335_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln54_reg_21285 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln54_reg_21285_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln54_reg_21285_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln54_1_fu_19373_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln54_1_reg_21296 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln54_1_reg_21296_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln54_2_fu_19387_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln54_2_reg_21303 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln54_2_reg_21303_pp2_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln54_2_reg_21303_pp2_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal j_4_fu_19400_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_4_reg_21313 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp2_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage2 : signal is "none";
    signal ap_block_state23_pp2_stage2_iter0 : BOOLEAN;
    signal ap_block_state26_pp2_stage2_iter1 : BOOLEAN;
    signal ap_block_state29_pp2_stage2_iter2 : BOOLEAN;
    signal ap_block_pp2_stage2_11001 : BOOLEAN;
    signal zext_ln203_mid2_v_reg_21448 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_18407_p15 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_12_reg_21584 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal grp_fu_18447_p15 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_reg_21597 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln54_fu_19506_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln54_reg_21610 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp2_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage1 : signal is "none";
    signal ap_block_state22_pp2_stage1_iter0 : BOOLEAN;
    signal ap_block_state25_pp2_stage1_iter1 : BOOLEAN;
    signal ap_block_state28_pp2_stage1_iter2 : BOOLEAN;
    signal ap_block_pp2_stage1_11001 : BOOLEAN;
    signal tmp_8_fu_19554_p15 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_8_reg_21744 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_159_reg_21757 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_19604_p15 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_5_reg_21762 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_conv_2_fu_17966_ap_ready : STD_LOGIC;
    signal grp_conv_2_fu_17966_ap_done : STD_LOGIC;
    signal icmp_ln65_fu_19732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_29778 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state33_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state41_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal add_ln65_fu_19738_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln65_reg_29782 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal select_ln68_fu_19756_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln68_reg_29787 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln68_1_fu_19764_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln68_1_reg_29792 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_160_fu_19780_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_160_reg_29797 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp3_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage1 : signal is "none";
    signal ap_block_state34_pp3_stage1_iter0 : BOOLEAN;
    signal ap_block_pp3_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage2 : signal is "none";
    signal ap_block_state35_pp3_stage2_iter0 : BOOLEAN;
    signal ap_block_pp3_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage3 : signal is "none";
    signal ap_block_state36_pp3_stage3_iter0 : BOOLEAN;
    signal ap_block_pp3_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage4 : signal is "none";
    signal ap_block_state37_pp3_stage4_iter0 : BOOLEAN;
    signal ap_block_pp3_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage5 : signal is "none";
    signal ap_block_state38_pp3_stage5_iter0 : BOOLEAN;
    signal ap_block_pp3_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage6 : signal is "none";
    signal ap_block_state39_pp3_stage6_iter0 : BOOLEAN;
    signal ap_block_pp3_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp3_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage7 : signal is "none";
    signal ap_block_state40_pp3_stage7_iter0 : BOOLEAN;
    signal ap_block_pp3_stage7_11001 : BOOLEAN;
    signal j_5_fu_19943_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_5_reg_29895 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln79_fu_19980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_reg_29900 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state45_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state46_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal add_ln79_fu_19986_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal select_ln82_1_fu_20012_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln82_1_reg_29909 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln82_4_fu_20088_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln82_4_reg_29916 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln82_5_fu_20096_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln82_5_reg_29921 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln82_6_fu_20124_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln82_6_reg_29927 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_fu_20161_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln80_fu_20173_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln9_fu_20288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln9_reg_30067 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage0 : signal is "none";
    signal ap_block_state52_pp5_stage0_iter0 : BOOLEAN;
    signal ap_block_state53_pp5_stage0_iter1 : BOOLEAN;
    signal ap_block_pp5_stage0_11001 : BOOLEAN;
    signal add_ln9_fu_20294_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp5_iter0 : STD_LOGIC := '0';
    signal icmp_ln13_fu_20306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_reg_30076 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln14_1_fu_20320_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln14_1_reg_30081 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln14_fu_20328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_reg_30086 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_3_fu_20383_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_3_reg_30101 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln13_1_fu_20389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_1_reg_30106 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_fu_20418_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp5_iter1 : STD_LOGIC := '0';
    signal icmp_ln41_fu_20473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_30120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp6_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp6_stage0 : signal is "none";
    signal ap_block_state55_pp6_stage0_iter0 : BOOLEAN;
    signal ap_block_state56_pp6_stage0_iter1 : BOOLEAN;
    signal ap_block_pp6_stage0_11001 : BOOLEAN;
    signal add_ln41_fu_20479_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp6_iter0 : STD_LOGIC := '0';
    signal icmp_ln46_fu_20491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_30129 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln48_1_fu_20505_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln48_1_reg_30134 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln48_fu_20513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_reg_30139 : STD_LOGIC_VECTOR (63 downto 0);
    signal f_fu_20568_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal f_reg_30154 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln46_1_fu_20574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_reg_30159 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_sum_V_fu_20603_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp6_iter1 : STD_LOGIC := '0';
    signal i_7_fu_20629_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_7_reg_30176 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal zext_ln120_fu_20635_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln120_reg_30181 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln119_fu_20623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln935_fu_20640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln935_reg_30191 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal p_Result_31_fu_20646_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_31_reg_30196 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_9_fu_20660_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_V_9_reg_30201 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln944_fu_20694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln944_reg_30206 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_fu_20804_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_reg_30212 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln958_fu_20812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln958_reg_30217 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln943_fu_20818_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln943_reg_30222 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_conv_1_fu_18135_ap_ready : STD_LOGIC;
    signal grp_conv_1_fu_18135_ap_done : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state14 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_max_pool_1_fu_18330_ap_ready : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_ap_done : STD_LOGIC;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state21 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage2_subdone : BOOLEAN;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state33 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage7_subdone : BOOLEAN;
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_max_pool_2_fu_18189_ap_ready : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_ap_done : STD_LOGIC;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state45 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal grp_dense_1_fu_18155_ap_ready : STD_LOGIC;
    signal grp_dense_1_fu_18155_ap_done : STD_LOGIC;
    signal ap_block_pp5_stage0_subdone : BOOLEAN;
    signal ap_condition_pp5_exit_iter0_state52 : STD_LOGIC;
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_block_pp6_stage0_subdone : BOOLEAN;
    signal ap_condition_pp6_exit_iter0_state55 : STD_LOGIC;
    signal dense_array_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_array_V_ce0 : STD_LOGIC;
    signal dense_array_V_we0 : STD_LOGIC;
    signal dense_array_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_array_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_array_V_ce1 : STD_LOGIC;
    signal dense_array_V_we1 : STD_LOGIC;
    signal dense_array_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_0_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_1_input_0_0_V_ce0 : STD_LOGIC;
    signal conv_1_input_0_0_V_we0 : STD_LOGIC;
    signal conv_1_input_0_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_0_0_V_ce1 : STD_LOGIC;
    signal conv_1_input_0_0_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_0_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_1_input_0_1_V_ce0 : STD_LOGIC;
    signal conv_1_input_0_1_V_we0 : STD_LOGIC;
    signal conv_1_input_0_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_0_1_V_ce1 : STD_LOGIC;
    signal conv_1_input_0_1_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_0_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_1_input_0_2_V_ce0 : STD_LOGIC;
    signal conv_1_input_0_2_V_we0 : STD_LOGIC;
    signal conv_1_input_0_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_0_2_V_ce1 : STD_LOGIC;
    signal conv_1_input_0_2_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_1_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_1_input_1_0_V_ce0 : STD_LOGIC;
    signal conv_1_input_1_0_V_we0 : STD_LOGIC;
    signal conv_1_input_1_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_1_0_V_ce1 : STD_LOGIC;
    signal conv_1_input_1_0_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_1_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_1_input_1_1_V_ce0 : STD_LOGIC;
    signal conv_1_input_1_1_V_we0 : STD_LOGIC;
    signal conv_1_input_1_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_1_1_V_ce1 : STD_LOGIC;
    signal conv_1_input_1_1_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_1_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_1_input_1_2_V_ce0 : STD_LOGIC;
    signal conv_1_input_1_2_V_we0 : STD_LOGIC;
    signal conv_1_input_1_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_1_2_V_ce1 : STD_LOGIC;
    signal conv_1_input_1_2_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_2_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_1_input_2_0_V_ce0 : STD_LOGIC;
    signal conv_1_input_2_0_V_we0 : STD_LOGIC;
    signal conv_1_input_2_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_2_0_V_ce1 : STD_LOGIC;
    signal conv_1_input_2_0_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_2_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_1_input_2_1_V_ce0 : STD_LOGIC;
    signal conv_1_input_2_1_V_we0 : STD_LOGIC;
    signal conv_1_input_2_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_2_1_V_ce1 : STD_LOGIC;
    signal conv_1_input_2_1_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_2_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_1_input_2_2_V_ce0 : STD_LOGIC;
    signal conv_1_input_2_2_V_we0 : STD_LOGIC;
    signal conv_1_input_2_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_input_2_2_V_ce1 : STD_LOGIC;
    signal conv_1_input_2_2_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_0_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_1_out_0_V_ce0 : STD_LOGIC;
    signal conv_1_out_0_V_we0 : STD_LOGIC;
    signal conv_1_out_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_0_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_1_out_0_V_ce1 : STD_LOGIC;
    signal conv_1_out_1_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_1_out_1_V_ce0 : STD_LOGIC;
    signal conv_1_out_1_V_we0 : STD_LOGIC;
    signal conv_1_out_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_1_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_1_out_1_V_ce1 : STD_LOGIC;
    signal conv_1_out_2_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_1_out_2_V_ce0 : STD_LOGIC;
    signal conv_1_out_2_V_we0 : STD_LOGIC;
    signal conv_1_out_2_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_1_out_2_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_0_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_0_V_we0 : STD_LOGIC;
    signal conv_1_out_c_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_0_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_0_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_0_V_we1 : STD_LOGIC;
    signal conv_1_out_c_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_0_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_1_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_1_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_1_V_we0 : STD_LOGIC;
    signal conv_1_out_c_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_1_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_1_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_1_V_we1 : STD_LOGIC;
    signal conv_1_out_c_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_1_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_2_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_2_V_we0 : STD_LOGIC;
    signal conv_1_out_c_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_2_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_2_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_2_V_we1 : STD_LOGIC;
    signal conv_1_out_c_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_2_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_3_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_3_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_3_V_we0 : STD_LOGIC;
    signal conv_1_out_c_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_3_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_3_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_3_V_we1 : STD_LOGIC;
    signal conv_1_out_c_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_3_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_4_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_4_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_4_V_we0 : STD_LOGIC;
    signal conv_1_out_c_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_4_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_4_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_4_V_we1 : STD_LOGIC;
    signal conv_1_out_c_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_4_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_5_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_5_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_5_V_we0 : STD_LOGIC;
    signal conv_1_out_c_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_5_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_5_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_5_V_we1 : STD_LOGIC;
    signal conv_1_out_c_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_5_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_6_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_6_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_6_V_we0 : STD_LOGIC;
    signal conv_1_out_c_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_6_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_6_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_6_V_we1 : STD_LOGIC;
    signal conv_1_out_c_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_6_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_7_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_7_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_7_V_we0 : STD_LOGIC;
    signal conv_1_out_c_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_7_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_7_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_7_V_we1 : STD_LOGIC;
    signal conv_1_out_c_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_7_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_8_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_8_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_8_V_we0 : STD_LOGIC;
    signal conv_1_out_c_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_8_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_8_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_8_V_we1 : STD_LOGIC;
    signal conv_1_out_c_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_8_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_9_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_9_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_9_V_we0 : STD_LOGIC;
    signal conv_1_out_c_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_9_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_9_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_9_V_we1 : STD_LOGIC;
    signal conv_1_out_c_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_9_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_10_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_10_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_10_V_we0 : STD_LOGIC;
    signal conv_1_out_c_10_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_10_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_10_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_10_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_10_V_we1 : STD_LOGIC;
    signal conv_1_out_c_10_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_10_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_11_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_11_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_11_V_we0 : STD_LOGIC;
    signal conv_1_out_c_11_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_11_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_11_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_11_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_11_V_we1 : STD_LOGIC;
    signal conv_1_out_c_11_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_11_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_12_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_12_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_12_V_we0 : STD_LOGIC;
    signal conv_1_out_c_12_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_12_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_12_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_12_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_12_V_we1 : STD_LOGIC;
    signal conv_1_out_c_12_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_12_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_13_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_13_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_13_V_we0 : STD_LOGIC;
    signal conv_1_out_c_13_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_13_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_13_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_13_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_13_V_we1 : STD_LOGIC;
    signal conv_1_out_c_13_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_13_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_14_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_14_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_14_V_we0 : STD_LOGIC;
    signal conv_1_out_c_14_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_14_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_14_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_14_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_14_V_we1 : STD_LOGIC;
    signal conv_1_out_c_14_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_14_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_15_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_15_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_15_V_we0 : STD_LOGIC;
    signal conv_1_out_c_15_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_15_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_15_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_15_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_15_V_we1 : STD_LOGIC;
    signal conv_1_out_c_15_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_15_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_16_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_16_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_16_V_we0 : STD_LOGIC;
    signal conv_1_out_c_16_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_16_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_16_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_16_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_16_V_we1 : STD_LOGIC;
    signal conv_1_out_c_16_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_16_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_17_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_17_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_17_V_we0 : STD_LOGIC;
    signal conv_1_out_c_17_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_17_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_17_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_17_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_17_V_we1 : STD_LOGIC;
    signal conv_1_out_c_17_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_17_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_18_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_18_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_18_V_we0 : STD_LOGIC;
    signal conv_1_out_c_18_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_18_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_18_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_18_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_18_V_we1 : STD_LOGIC;
    signal conv_1_out_c_18_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_18_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_19_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_19_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_19_V_we0 : STD_LOGIC;
    signal conv_1_out_c_19_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_19_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_19_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_19_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_19_V_we1 : STD_LOGIC;
    signal conv_1_out_c_19_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_19_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_20_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_20_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_20_V_we0 : STD_LOGIC;
    signal conv_1_out_c_20_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_20_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_20_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_20_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_20_V_we1 : STD_LOGIC;
    signal conv_1_out_c_20_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_20_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_21_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_21_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_21_V_we0 : STD_LOGIC;
    signal conv_1_out_c_21_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_21_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_21_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_21_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_21_V_we1 : STD_LOGIC;
    signal conv_1_out_c_21_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_21_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_22_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_22_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_22_V_we0 : STD_LOGIC;
    signal conv_1_out_c_22_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_22_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_22_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_22_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_22_V_we1 : STD_LOGIC;
    signal conv_1_out_c_22_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_22_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_23_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_23_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_23_V_we0 : STD_LOGIC;
    signal conv_1_out_c_23_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_23_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_23_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_23_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_23_V_we1 : STD_LOGIC;
    signal conv_1_out_c_23_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_23_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_24_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_24_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_24_V_we0 : STD_LOGIC;
    signal conv_1_out_c_24_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_24_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_24_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_24_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_24_V_we1 : STD_LOGIC;
    signal conv_1_out_c_24_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_24_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_25_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_25_V_ce0 : STD_LOGIC;
    signal conv_1_out_c_25_V_we0 : STD_LOGIC;
    signal conv_1_out_c_25_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_25_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_25_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_1_out_c_25_V_ce1 : STD_LOGIC;
    signal conv_1_out_c_25_V_we1 : STD_LOGIC;
    signal conv_1_out_c_25_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_1_out_c_25_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_0_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_0_V_we0 : STD_LOGIC;
    signal max_pool_1_out_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_0_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_0_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_0_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_1_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_1_V_we0 : STD_LOGIC;
    signal max_pool_1_out_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_1_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_1_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_1_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_2_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_2_V_we0 : STD_LOGIC;
    signal max_pool_1_out_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_2_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_2_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_2_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_3_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_3_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_3_V_we0 : STD_LOGIC;
    signal max_pool_1_out_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_3_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_3_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_3_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_4_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_4_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_4_V_we0 : STD_LOGIC;
    signal max_pool_1_out_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_4_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_4_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_4_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_5_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_5_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_5_V_we0 : STD_LOGIC;
    signal max_pool_1_out_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_5_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_5_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_5_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_6_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_6_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_6_V_we0 : STD_LOGIC;
    signal max_pool_1_out_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_6_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_6_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_6_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_7_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_7_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_7_V_we0 : STD_LOGIC;
    signal max_pool_1_out_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_7_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_7_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_7_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_8_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_8_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_8_V_we0 : STD_LOGIC;
    signal max_pool_1_out_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_8_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_8_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_8_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_9_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_9_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_9_V_we0 : STD_LOGIC;
    signal max_pool_1_out_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_9_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_9_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_9_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_10_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_10_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_10_V_we0 : STD_LOGIC;
    signal max_pool_1_out_10_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_10_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_10_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_10_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_11_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_11_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_11_V_we0 : STD_LOGIC;
    signal max_pool_1_out_11_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_11_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_11_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_11_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_12_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_12_V_ce0 : STD_LOGIC;
    signal max_pool_1_out_12_V_we0 : STD_LOGIC;
    signal max_pool_1_out_12_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_12_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_pool_1_out_12_V_ce1 : STD_LOGIC;
    signal max_pool_1_out_12_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_s_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_s_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_s_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_2_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_2_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_2_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_3_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_3_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_3_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_4_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_4_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_4_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_5_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_5_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_5_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_6_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_6_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_6_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_7_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_7_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_7_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_8_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_8_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_8_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_9_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_9_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_9_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_10_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_10_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_10_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_11_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_11_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_11_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_12_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_12_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_12_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_13_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_13_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_13_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_14_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_14_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_14_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_15_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_15_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_15_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_16_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_16_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_16_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_17_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_17_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_17_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_0_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_0_18_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_0_18_we0 : STD_LOGIC;
    signal max_pool_1_out_c_0_18_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_1_s_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_s_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_1_1_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_1_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_1_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_1_2_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_2_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_2_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_1_3_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_3_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_3_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_1_4_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_4_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_4_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_1_5_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_5_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_5_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_6_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_6_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_6_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_7_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_7_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_7_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_8_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_8_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_8_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_9_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_9_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_9_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_10_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_10_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_10_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_11_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_11_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_11_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_12_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_12_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_12_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_13_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_13_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_13_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_14_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_14_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_14_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_15_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_15_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_15_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_16_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_16_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_16_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_1_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_1_17_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_1_17_we0 : STD_LOGIC;
    signal max_pool_1_out_c_1_17_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_2_s_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_s_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_2_1_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_1_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_1_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_2_2_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_2_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_2_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_2_3_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_3_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_3_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_2_4_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_4_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_4_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal max_pool_1_out_c_2_5_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_5_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_5_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_6_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_6_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_6_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_7_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_7_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_7_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_8_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_8_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_8_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_9_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_9_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_9_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_10_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_10_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_10_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_11_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_11_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_11_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_12_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_12_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_12_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_13_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_13_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_13_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_14_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_14_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_14_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_15_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_15_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_15_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_16_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_16_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_16_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_1_out_c_2_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_1_out_c_2_17_ce0 : STD_LOGIC;
    signal max_pool_1_out_c_2_17_we0 : STD_LOGIC;
    signal max_pool_1_out_c_2_17_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_2_out_V_ce0 : STD_LOGIC;
    signal conv_2_out_V_we0 : STD_LOGIC;
    signal conv_2_out_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_2_out_V_ce1 : STD_LOGIC;
    signal conv_2_out_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_0_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_0_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_0_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_0_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_0_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_0_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_1_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_1_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_1_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_1_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_1_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_1_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_2_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_2_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_2_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_2_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_2_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_2_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_3_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_3_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_3_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_3_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_3_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_3_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_4_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_4_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_4_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_4_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_4_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_4_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_5_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_5_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_5_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_5_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_5_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_5_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_6_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_6_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_6_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_6_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_6_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_6_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_7_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_7_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_7_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_7_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_7_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_7_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_8_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_8_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_8_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_8_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_8_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_8_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_0_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_0_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_0_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_0_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_0_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_1_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_1_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_1_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_1_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_1_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_2_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_2_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_2_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_2_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_2_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_3_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_3_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_3_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_3_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_3_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_4_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_4_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_4_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_4_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_4_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_5_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_5_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_5_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_5_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_5_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_6_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_6_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_6_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_6_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_6_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_7_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_7_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_7_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_7_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_7_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_8_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_8_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_8_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_8_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_8_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_9_V_ce0 : STD_LOGIC;
    signal conv_2_out_c_9_9_V_we0 : STD_LOGIC;
    signal conv_2_out_c_9_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_2_out_c_9_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_out_c_9_9_V_ce1 : STD_LOGIC;
    signal conv_2_out_c_9_9_V_we1 : STD_LOGIC;
    signal conv_2_out_c_9_9_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_0_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_0_0_ce0 : STD_LOGIC;
    signal max_pool_2_out_0_0_we0 : STD_LOGIC;
    signal max_pool_2_out_0_0_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_0_0_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_0_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_0_1_ce0 : STD_LOGIC;
    signal max_pool_2_out_0_1_we0 : STD_LOGIC;
    signal max_pool_2_out_0_1_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_0_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_0_2_ce0 : STD_LOGIC;
    signal max_pool_2_out_0_2_we0 : STD_LOGIC;
    signal max_pool_2_out_0_2_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_0_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_0_3_ce0 : STD_LOGIC;
    signal max_pool_2_out_0_3_we0 : STD_LOGIC;
    signal max_pool_2_out_0_3_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_0_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_0_4_ce0 : STD_LOGIC;
    signal max_pool_2_out_0_4_we0 : STD_LOGIC;
    signal max_pool_2_out_0_4_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_1_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_1_0_ce0 : STD_LOGIC;
    signal max_pool_2_out_1_0_we0 : STD_LOGIC;
    signal max_pool_2_out_1_0_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_1_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_1_1_ce0 : STD_LOGIC;
    signal max_pool_2_out_1_1_we0 : STD_LOGIC;
    signal max_pool_2_out_1_1_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_1_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_1_2_ce0 : STD_LOGIC;
    signal max_pool_2_out_1_2_we0 : STD_LOGIC;
    signal max_pool_2_out_1_2_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_1_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_1_3_ce0 : STD_LOGIC;
    signal max_pool_2_out_1_3_we0 : STD_LOGIC;
    signal max_pool_2_out_1_3_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_1_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_1_4_ce0 : STD_LOGIC;
    signal max_pool_2_out_1_4_we0 : STD_LOGIC;
    signal max_pool_2_out_1_4_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_2_0_ce0 : STD_LOGIC;
    signal max_pool_2_out_2_0_we0 : STD_LOGIC;
    signal max_pool_2_out_2_0_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_2_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_2_1_ce0 : STD_LOGIC;
    signal max_pool_2_out_2_1_we0 : STD_LOGIC;
    signal max_pool_2_out_2_1_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_2_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_2_2_ce0 : STD_LOGIC;
    signal max_pool_2_out_2_2_we0 : STD_LOGIC;
    signal max_pool_2_out_2_2_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_2_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_2_3_ce0 : STD_LOGIC;
    signal max_pool_2_out_2_3_we0 : STD_LOGIC;
    signal max_pool_2_out_2_3_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_2_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_2_4_ce0 : STD_LOGIC;
    signal max_pool_2_out_2_4_we0 : STD_LOGIC;
    signal max_pool_2_out_2_4_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_3_0_ce0 : STD_LOGIC;
    signal max_pool_2_out_3_0_we0 : STD_LOGIC;
    signal max_pool_2_out_3_0_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_3_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_3_1_ce0 : STD_LOGIC;
    signal max_pool_2_out_3_1_we0 : STD_LOGIC;
    signal max_pool_2_out_3_1_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_3_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_3_2_ce0 : STD_LOGIC;
    signal max_pool_2_out_3_2_we0 : STD_LOGIC;
    signal max_pool_2_out_3_2_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_3_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_3_3_ce0 : STD_LOGIC;
    signal max_pool_2_out_3_3_we0 : STD_LOGIC;
    signal max_pool_2_out_3_3_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_3_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_3_4_ce0 : STD_LOGIC;
    signal max_pool_2_out_3_4_we0 : STD_LOGIC;
    signal max_pool_2_out_3_4_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_4_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_4_0_ce0 : STD_LOGIC;
    signal max_pool_2_out_4_0_we0 : STD_LOGIC;
    signal max_pool_2_out_4_0_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_4_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_4_1_ce0 : STD_LOGIC;
    signal max_pool_2_out_4_1_we0 : STD_LOGIC;
    signal max_pool_2_out_4_1_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_4_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_4_2_ce0 : STD_LOGIC;
    signal max_pool_2_out_4_2_we0 : STD_LOGIC;
    signal max_pool_2_out_4_2_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_4_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_4_3_ce0 : STD_LOGIC;
    signal max_pool_2_out_4_3_we0 : STD_LOGIC;
    signal max_pool_2_out_4_3_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_4_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_pool_2_out_4_4_ce0 : STD_LOGIC;
    signal max_pool_2_out_4_4_we0 : STD_LOGIC;
    signal max_pool_2_out_4_4_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_c_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_pool_2_out_c_V_ce0 : STD_LOGIC;
    signal max_pool_2_out_c_V_we0 : STD_LOGIC;
    signal max_pool_2_out_c_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal max_pool_2_out_c_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_0_V_ce0 : STD_LOGIC;
    signal flat_array_0_V_we0 : STD_LOGIC;
    signal flat_array_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_0_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_0_V_ce1 : STD_LOGIC;
    signal flat_array_0_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_1_V_ce0 : STD_LOGIC;
    signal flat_array_1_V_we0 : STD_LOGIC;
    signal flat_array_1_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_1_V_ce1 : STD_LOGIC;
    signal flat_array_1_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_2_V_ce0 : STD_LOGIC;
    signal flat_array_2_V_we0 : STD_LOGIC;
    signal flat_array_2_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_2_V_ce1 : STD_LOGIC;
    signal flat_array_2_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_3_V_ce0 : STD_LOGIC;
    signal flat_array_3_V_we0 : STD_LOGIC;
    signal flat_array_3_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_3_V_ce1 : STD_LOGIC;
    signal flat_array_3_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_4_V_ce0 : STD_LOGIC;
    signal flat_array_4_V_we0 : STD_LOGIC;
    signal flat_array_4_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_4_V_ce1 : STD_LOGIC;
    signal flat_array_4_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_5_V_ce0 : STD_LOGIC;
    signal flat_array_5_V_we0 : STD_LOGIC;
    signal flat_array_5_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_5_V_ce1 : STD_LOGIC;
    signal flat_array_5_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_6_V_ce0 : STD_LOGIC;
    signal flat_array_6_V_we0 : STD_LOGIC;
    signal flat_array_6_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_6_V_ce1 : STD_LOGIC;
    signal flat_array_6_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_7_V_ce0 : STD_LOGIC;
    signal flat_array_7_V_we0 : STD_LOGIC;
    signal flat_array_7_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_7_V_ce1 : STD_LOGIC;
    signal flat_array_7_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_8_V_ce0 : STD_LOGIC;
    signal flat_array_8_V_we0 : STD_LOGIC;
    signal flat_array_8_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_8_V_ce1 : STD_LOGIC;
    signal flat_array_8_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_9_V_ce0 : STD_LOGIC;
    signal flat_array_9_V_we0 : STD_LOGIC;
    signal flat_array_9_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_9_V_ce1 : STD_LOGIC;
    signal flat_array_9_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_10_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_10_V_ce0 : STD_LOGIC;
    signal flat_array_10_V_we0 : STD_LOGIC;
    signal flat_array_10_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_10_V_ce1 : STD_LOGIC;
    signal flat_array_10_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_11_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_11_V_ce0 : STD_LOGIC;
    signal flat_array_11_V_we0 : STD_LOGIC;
    signal flat_array_11_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_11_V_ce1 : STD_LOGIC;
    signal flat_array_11_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_12_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_12_V_ce0 : STD_LOGIC;
    signal flat_array_12_V_we0 : STD_LOGIC;
    signal flat_array_12_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_12_V_ce1 : STD_LOGIC;
    signal flat_array_12_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_13_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_13_V_ce0 : STD_LOGIC;
    signal flat_array_13_V_we0 : STD_LOGIC;
    signal flat_array_13_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_13_V_ce1 : STD_LOGIC;
    signal flat_array_13_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_14_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_14_V_ce0 : STD_LOGIC;
    signal flat_array_14_V_we0 : STD_LOGIC;
    signal flat_array_14_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_14_V_ce1 : STD_LOGIC;
    signal flat_array_14_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_15_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_15_V_ce0 : STD_LOGIC;
    signal flat_array_15_V_we0 : STD_LOGIC;
    signal flat_array_15_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_15_V_ce1 : STD_LOGIC;
    signal flat_array_15_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_16_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_16_V_ce0 : STD_LOGIC;
    signal flat_array_16_V_we0 : STD_LOGIC;
    signal flat_array_16_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_16_V_ce1 : STD_LOGIC;
    signal flat_array_16_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_17_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_17_V_ce0 : STD_LOGIC;
    signal flat_array_17_V_we0 : STD_LOGIC;
    signal flat_array_17_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_17_V_ce1 : STD_LOGIC;
    signal flat_array_17_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_18_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_18_V_ce0 : STD_LOGIC;
    signal flat_array_18_V_we0 : STD_LOGIC;
    signal flat_array_18_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_18_V_ce1 : STD_LOGIC;
    signal flat_array_18_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_19_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_19_V_ce0 : STD_LOGIC;
    signal flat_array_19_V_we0 : STD_LOGIC;
    signal flat_array_19_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_19_V_ce1 : STD_LOGIC;
    signal flat_array_19_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_20_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_20_V_ce0 : STD_LOGIC;
    signal flat_array_20_V_we0 : STD_LOGIC;
    signal flat_array_20_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_20_V_ce1 : STD_LOGIC;
    signal flat_array_20_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_21_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_21_V_ce0 : STD_LOGIC;
    signal flat_array_21_V_we0 : STD_LOGIC;
    signal flat_array_21_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_21_V_ce1 : STD_LOGIC;
    signal flat_array_21_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_22_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_22_V_ce0 : STD_LOGIC;
    signal flat_array_22_V_we0 : STD_LOGIC;
    signal flat_array_22_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_22_V_ce1 : STD_LOGIC;
    signal flat_array_22_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_23_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_23_V_ce0 : STD_LOGIC;
    signal flat_array_23_V_we0 : STD_LOGIC;
    signal flat_array_23_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_23_V_ce1 : STD_LOGIC;
    signal flat_array_23_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_24_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flat_array_24_V_ce0 : STD_LOGIC;
    signal flat_array_24_V_we0 : STD_LOGIC;
    signal flat_array_24_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal flat_array_24_V_ce1 : STD_LOGIC;
    signal flat_array_24_V_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_1_out_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_1_out_V_ce0 : STD_LOGIC;
    signal dense_1_out_V_we0 : STD_LOGIC;
    signal dense_1_out_V_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_1_out_V_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_2_out_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_2_out_V_ce0 : STD_LOGIC;
    signal dense_2_out_V_we0 : STD_LOGIC;
    signal dense_2_out_V_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_2_out_V_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal prediction_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_V_ce0 : STD_LOGIC;
    signal prediction_V_we0 : STD_LOGIC;
    signal prediction_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal prediction_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_conv_2_fu_17966_ap_start : STD_LOGIC;
    signal grp_conv_2_fu_17966_ap_idle : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_0_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_0_0_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_0_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_0_1_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_0_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_0_2_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_0_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_0_3_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_0_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_0_4_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_0_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_0_5_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_1_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_1_0_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_1_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_1_1_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_1_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_1_2_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_1_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_1_3_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_1_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_1_4_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_1_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_1_5_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_2_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_2_0_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_2_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_2_1_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_2_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_2_2_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_2_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_2_3_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_2_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_2_4_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_0_2_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_0_2_5_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_0_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_1_0_0_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_0_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_1_0_1_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_0_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_1_0_2_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_0_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_1_0_3_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_0_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_1_0_4_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_0_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_1_0_5_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_1_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_1_0_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_1_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_1_1_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_1_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_1_2_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_1_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_1_3_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_1_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_1_4_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_1_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_1_5_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_2_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_2_0_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_2_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_2_1_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_2_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_2_2_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_2_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_2_3_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_2_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_2_4_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_1_2_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_1_2_5_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_0_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_2_0_0_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_0_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_2_0_1_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_0_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_2_0_2_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_0_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_2_0_3_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_0_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_2_0_4_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_0_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_2_fu_17966_input_2_0_5_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_1_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_1_0_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_1_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_1_1_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_1_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_1_2_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_1_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_1_3_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_1_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_1_4_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_1_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_1_5_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_2_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_2_0_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_2_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_2_1_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_2_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_2_2_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_2_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_2_3_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_2_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_2_4_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_input_2_2_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv_2_fu_17966_input_2_2_5_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_conv_out_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv_2_fu_17966_conv_out_V_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_conv_out_V_we0 : STD_LOGIC;
    signal grp_conv_2_fu_17966_conv_out_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_conv_1_fu_18135_ap_start : STD_LOGIC;
    signal grp_conv_1_fu_18135_ap_idle : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_0_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_0_0_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_0_0_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_0_0_V_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_0_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_0_1_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_0_1_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_0_1_V_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_0_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_0_2_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_0_2_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_0_2_V_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_1_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_1_0_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_1_0_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_1_0_V_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_1_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_1_1_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_1_1_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_1_1_V_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_1_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_1_2_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_1_2_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_1_2_V_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_2_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_2_0_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_2_0_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_2_0_V_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_2_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_2_1_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_2_1_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_2_1_V_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_2_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_2_2_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_input_2_2_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_1_fu_18135_input_2_2_V_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_18135_conv_out_0_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv_1_fu_18135_conv_out_0_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_conv_out_0_V_we0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_conv_out_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_conv_1_fu_18135_conv_out_1_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv_1_fu_18135_conv_out_1_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_conv_out_1_V_we0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_conv_out_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_conv_1_fu_18135_conv_out_2_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv_1_fu_18135_conv_out_2_V_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_conv_out_2_V_we0 : STD_LOGIC;
    signal grp_conv_1_fu_18135_conv_out_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dense_1_fu_18155_ap_start : STD_LOGIC;
    signal grp_dense_1_fu_18155_ap_idle : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_0_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_0_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_0_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_1_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_1_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_1_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_2_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_2_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_2_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_3_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_3_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_3_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_4_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_4_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_4_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_5_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_5_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_5_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_6_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_6_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_6_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_7_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_7_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_7_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_8_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_8_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_8_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_9_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_9_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_9_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_10_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_10_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_10_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_10_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_11_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_11_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_11_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_11_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_12_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_12_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_12_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_12_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_13_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_13_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_13_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_13_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_14_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_14_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_14_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_14_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_15_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_15_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_15_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_15_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_16_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_16_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_16_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_16_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_17_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_17_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_17_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_17_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_18_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_18_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_18_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_18_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_19_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_19_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_19_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_19_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_20_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_20_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_20_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_20_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_21_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_21_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_21_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_21_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_22_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_22_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_22_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_22_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_23_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_23_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_23_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_23_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_24_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_24_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_flat_array_24_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_1_fu_18155_flat_array_24_V_ce1 : STD_LOGIC;
    signal grp_dense_1_fu_18155_dense_1_out_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dense_1_fu_18155_dense_1_out_V_ce0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_dense_1_out_V_we0 : STD_LOGIC;
    signal grp_dense_1_fu_18155_dense_1_out_V_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_max_pool_2_fu_18189_ap_start : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_ap_idle : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_0_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_0_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_1_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_1_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_2_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_2_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_3_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_3_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_4_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_4_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_5_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_5_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_6_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_6_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_7_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_7_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_8_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_8_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_conv_out_9_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_conv_out_9_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_0_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_0_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_0_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_0_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_1_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_0_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_0_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_2_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_0_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_0_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_3_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_0_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_0_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_4_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_0_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_0_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_1_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_2_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_3_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_1_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_4_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_1_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_0_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_1_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_2_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_3_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_2_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_4_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_2_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_0_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_1_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_2_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_3_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_3_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_4_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_3_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_0_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_1_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_2_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_3_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_max_pool_2_fu_18189_max_pool_out_4_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_4_V_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_18189_max_pool_out_4_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_soft_max_fu_18318_ap_start : STD_LOGIC;
    signal grp_soft_max_fu_18318_ap_done : STD_LOGIC;
    signal grp_soft_max_fu_18318_ap_idle : STD_LOGIC;
    signal grp_soft_max_fu_18318_ap_ready : STD_LOGIC;
    signal grp_soft_max_fu_18318_dense_array_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_soft_max_fu_18318_dense_array_V_ce0 : STD_LOGIC;
    signal grp_soft_max_fu_18318_dense_array_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_soft_max_fu_18318_dense_array_V_ce1 : STD_LOGIC;
    signal grp_soft_max_fu_18318_dense_array_V_we1 : STD_LOGIC;
    signal grp_soft_max_fu_18318_dense_array_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_soft_max_fu_18318_prediction_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_soft_max_fu_18318_prediction_V_ce0 : STD_LOGIC;
    signal grp_soft_max_fu_18318_prediction_V_we0 : STD_LOGIC;
    signal grp_soft_max_fu_18318_prediction_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_ap_start : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_ap_idle : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_0_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_0_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_1_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_1_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_1_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_2_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_2_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_3_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_3_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_3_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_4_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_4_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_4_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_5_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_5_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_5_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_6_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_6_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_6_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_7_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_7_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_7_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_8_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_8_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_8_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_9_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_9_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_9_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_10_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_10_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_10_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_10_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_11_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_11_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_11_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_11_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_12_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_12_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_12_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_12_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_13_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_13_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_13_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_13_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_14_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_14_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_14_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_14_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_15_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_15_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_15_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_15_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_16_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_16_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_16_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_16_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_17_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_17_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_17_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_17_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_18_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_18_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_18_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_18_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_19_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_19_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_19_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_19_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_20_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_20_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_20_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_20_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_21_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_21_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_21_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_21_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_22_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_22_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_22_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_22_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_23_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_23_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_23_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_23_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_24_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_24_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_24_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_24_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_25_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_25_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_conv_out_25_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_18330_conv_out_25_V_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_0_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_0_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_1_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_1_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_2_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_2_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_3_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_3_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_3_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_4_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_4_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_4_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_5_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_5_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_5_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_6_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_6_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_6_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_7_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_7_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_7_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_8_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_8_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_8_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_9_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_9_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_9_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_10_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_10_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_10_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_10_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_11_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_11_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_11_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_11_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_12_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_1_fu_18330_max_pool_out_12_V_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_12_V_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_18330_max_pool_out_12_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_ap_start : STD_LOGIC;
    signal grp_flat_fu_18373_ap_done : STD_LOGIC;
    signal grp_flat_fu_18373_ap_idle : STD_LOGIC;
    signal grp_flat_fu_18373_ap_ready : STD_LOGIC;
    signal grp_flat_fu_18373_max_pool_out_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_flat_fu_18373_max_pool_out_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_0_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_0_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_0_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_1_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_1_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_1_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_1_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_2_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_2_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_2_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_3_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_3_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_3_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_3_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_4_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_4_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_4_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_5_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_5_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_5_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_6_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_6_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_6_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_6_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_7_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_7_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_7_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_7_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_8_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_8_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_8_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_8_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_9_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_9_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_9_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_9_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_10_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_10_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_10_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_10_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_11_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_11_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_11_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_11_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_12_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_12_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_12_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_12_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_13_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_13_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_13_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_13_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_14_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_14_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_14_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_14_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_15_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_15_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_15_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_15_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_16_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_16_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_16_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_16_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_17_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_17_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_17_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_17_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_18_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_18_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_18_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_18_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_19_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_19_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_19_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_19_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_20_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_20_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_20_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_20_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_21_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_21_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_21_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_21_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_22_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_22_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_22_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_22_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_23_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_23_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_23_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_23_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_flat_fu_18373_flat_array_24_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_flat_fu_18373_flat_array_24_V_ce0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_24_V_we0 : STD_LOGIC;
    signal grp_flat_fu_18373_flat_array_24_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_i_0_phi_fu_17682_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_indvar_flatten163_phi_fu_17715_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_i14_0_phi_fu_17726_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_j15_0_phi_fu_17737_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten253_phi_fu_17748_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_phi_mux_i26_0_phi_fu_17759_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_j27_0_phi_fu_17770_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_indvar_flatten265_phi_fu_17781_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_phi_mux_i39_0_phi_fu_17792_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_j40_0_phi_fu_17803_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_i52_0_phi_fu_17825_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_phi_mux_j53_0_phi_fu_17847_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_i_0_i_phi_fu_17880_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp5_stage0 : BOOLEAN;
    signal ap_phi_mux_j_0_i_phi_fu_17903_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_d_0_i_phi_fu_17925_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp6_stage0 : BOOLEAN;
    signal ap_phi_mux_f_0_i_phi_fu_17948_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal i55_0_reg_17955 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal grp_conv_2_fu_17966_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_conv_1_fu_18135_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_dense_1_fu_18155_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal grp_max_pool_2_fu_18189_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_soft_max_fu_18318_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal grp_max_pool_1_fu_18330_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_flat_fu_18373_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal zext_ln27_fu_18573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_33_fu_18936_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_34_fu_18949_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_40_fu_19014_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_41_fu_19035_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_fu_19070_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal zext_ln203_38_fu_19106_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_1_fu_19141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal sext_ln203_2_fu_19176_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_3_fu_19216_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_4_fu_19251_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_3_fu_19410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage2 : BOOLEAN;
    signal sext_ln54_4_fu_19432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_fu_19468_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln54_1_fu_19489_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_1_fu_19515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage1 : BOOLEAN;
    signal sext_ln54_2_fu_19537_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_49_fu_19664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_50_fu_19692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_53_fu_19787_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_54_fu_19798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_55_fu_19808_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage1 : BOOLEAN;
    signal zext_ln203_56_fu_19818_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_57_fu_19828_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage2 : BOOLEAN;
    signal zext_ln203_58_fu_19838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_59_fu_19848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage3 : BOOLEAN;
    signal zext_ln203_60_fu_19858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_61_fu_19868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage4 : BOOLEAN;
    signal zext_ln203_62_fu_19878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_63_fu_19888_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage5 : BOOLEAN;
    signal zext_ln203_64_fu_19898_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_65_fu_19908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage6 : BOOLEAN;
    signal zext_ln203_66_fu_19918_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_67_fu_19928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage7 : BOOLEAN;
    signal zext_ln203_68_fu_19938_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal zext_ln82_2_fu_20132_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_72_fu_20227_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal sext_ln1117_fu_20378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_1_fu_20337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1116_29_fu_20563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_1_fu_20522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln28_fu_18792_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln203_fu_18903_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln603_fu_18887_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal trunc_ln203_1_fu_19651_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal tmp_3_fu_20232_p27 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln19_fu_20464_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_18407_p14 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_18447_p14 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln25_fu_18511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln28_1_fu_18505_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_fu_18499_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_18541_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_18541_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_18555_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_18403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_fu_18577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_fu_18593_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_fu_18607_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_2_fu_18611_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_30_fu_18619_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Result_29_fu_18585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_1_fu_18623_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln556_fu_18581_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln461_fu_18603_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_18643_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln581_fu_18649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln581_fu_18655_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln581_fu_18661_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln696_fu_18697_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_18700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln571_fu_18637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln582_fu_18675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln571_fu_18716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln582_fu_18722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln582_fu_18736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln582_fu_18742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln585_fu_18754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln585_fu_18760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln588_fu_18708_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln582_fu_18728_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln581_fu_18774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln603_fu_18691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln581_fu_18780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_18541_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln28_fu_18799_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln28_fu_18799_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_7_mid2_v_fu_18805_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_149_fu_18827_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln203_30_fu_18835_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_148_fu_18819_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_fu_18815_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln581_fu_18851_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln586_fu_18854_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln586_fu_18858_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln581cast_fu_18867_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln585_1_fu_18876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln586_fu_18863_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln604_fu_18871_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln585_1_fu_18880_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_18555_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln203_fu_18910_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln203_fu_18910_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_154_fu_18916_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln203_10_fu_18839_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_32_fu_18926_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_12_fu_18930_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_11_fu_18845_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_13_fu_18943_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln38_fu_18977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_18971_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_20931_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_155_fu_19007_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln203_2_fu_19021_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln203_1_fu_19027_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_150_fu_19042_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_fu_19053_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln203_36_fu_19049_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_37_fu_19060_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln203_fu_19100_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_14_fu_19136_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_15_fu_19171_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_16_fu_19211_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_17_fu_19246_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_152_fu_19281_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_153_fu_19293_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln203_42_fu_19289_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_43_fu_19301_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln52_fu_19329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_19323_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_156_fu_19343_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_157_fu_19355_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln203_44_fu_19351_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_45_fu_19363_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_19381_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_19381_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln203_2_fu_19367_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln203_1_fu_19305_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_19395_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln54_2_fu_19405_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln54_3_fu_19427_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln54_fu_19452_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln54_fu_19452_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln54_fu_19484_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_19381_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln54_fu_19510_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln54_1_fu_19532_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln203_8_fu_19588_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln203_8_fu_19588_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_46_fu_19635_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_158_fu_19638_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_19395_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln203_19_fu_19645_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln203_48_fu_19655_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln203_20_fu_19658_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln203_21_fu_19686_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln66_fu_19750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_19744_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_20940_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln203_3_fu_19792_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_4_fu_19803_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_5_fu_19813_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_6_fu_19823_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_7_fu_19833_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_8_fu_19843_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_9_fu_19853_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_10_fu_19863_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_11_fu_19873_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_12_fu_19883_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_13_fu_19893_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_14_fu_19903_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_15_fu_19913_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_16_fu_19923_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln203_17_fu_19933_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_10_fu_19948_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln203_11_fu_19960_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln203_1_fu_19964_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln203_12_fu_19970_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_19952_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln80_fu_19998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_5_fu_19992_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln203_mid1_fu_20028_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln203_26_fu_20020_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln203_24_fu_20044_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln203_fu_19974_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln81_fu_20064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln82_fu_20058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln82_fu_20004_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln82_fu_20070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln82_fu_20082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_20076_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln203_28_fu_20104_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln82_fu_20024_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln203_26_fu_20108_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln82_2_fu_20036_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln203_29_fu_20114_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln203_27_fu_20118_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln82_3_fu_20050_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln80_fu_20167_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_161_fu_20184_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln203_69_fu_20181_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln203_70_fu_20191_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln203_23_fu_20195_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln82_1_fu_20201_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln203_25_fu_20204_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_189_cast_fu_20210_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_71_fu_20218_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_28_fu_20221_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_6_fu_20300_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln14_fu_20312_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_162_fu_20342_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_163_fu_20354_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1117_fu_20350_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1117_158_fu_20362_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1117_fu_20366_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln13_fu_20333_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1117_fu_20372_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln14_2_fu_20403_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_20949_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1265_fu_20427_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln703_fu_20440_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1265_fu_20427_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln_fu_20431_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_fu_20440_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_fu_20444_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_164_fu_20456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_2_fu_20450_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal d_fu_20485_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln48_fu_20497_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_165_fu_20527_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_166_fu_20539_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1116_28_fu_20547_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1116_fu_20535_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1116_fu_20551_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln47_fu_20518_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1116_18_fu_20557_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln48_2_fu_20588_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_20959_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1265_3_fu_20612_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_V_fu_20654_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_13_fu_20668_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_32_fu_20678_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_20686_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_20704_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_fu_20710_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln947_fu_20726_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln947_fu_20730_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln947_fu_20736_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln947_fu_20740_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_s_fu_20746_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln947_fu_20720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln947_1_fu_20752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_fu_20764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln944_fu_20700_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln949_fu_20778_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_27_fu_20784_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln949_fu_20772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln949_fu_20792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_20758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln949_fu_20798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_fu_20822_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln958_fu_20825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln958_fu_20836_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln958_fu_20830_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln958_fu_20841_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_7_fu_20847_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_8_fu_20854_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_s_fu_20859_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_170_fu_20873_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln964_fu_20881_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln964_fu_20889_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln964_fu_20894_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_11_fu_20869_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_20900_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_33_fu_20907_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln739_fu_20919_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_20931_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_20931_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_20931_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_20940_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_20940_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_20940_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_20949_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_20949_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_20959_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_20959_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp2_stage1_subdone : BOOLEAN;
    signal ap_block_pp3_stage1_subdone : BOOLEAN;
    signal ap_block_pp3_stage2_subdone : BOOLEAN;
    signal ap_block_pp3_stage3_subdone : BOOLEAN;
    signal ap_block_pp3_stage4_subdone : BOOLEAN;
    signal ap_block_pp3_stage5_subdone : BOOLEAN;
    signal ap_block_pp3_stage6_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_idle_pp5 : STD_LOGIC;
    signal ap_enable_pp5 : STD_LOGIC;
    signal ap_idle_pp6 : STD_LOGIC;
    signal ap_enable_pp6 : STD_LOGIC;
    signal grp_fu_20931_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_20931_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_20940_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_20940_p20 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_20949_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_20959_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln203_8_fu_19588_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln203_fu_18910_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln28_fu_18799_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln54_fu_19452_p10 : STD_LOGIC_VECTOR (9 downto 0);

    component conv_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_0_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_0_0_V_ce0 : OUT STD_LOGIC;
        input_0_0_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_0_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_0_1_V_ce0 : OUT STD_LOGIC;
        input_0_0_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_0_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_0_2_V_ce0 : OUT STD_LOGIC;
        input_0_0_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_0_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_0_3_V_ce0 : OUT STD_LOGIC;
        input_0_0_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_0_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_0_4_V_ce0 : OUT STD_LOGIC;
        input_0_0_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_0_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_0_5_V_ce0 : OUT STD_LOGIC;
        input_0_0_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_1_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_1_0_V_ce0 : OUT STD_LOGIC;
        input_0_1_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_1_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_1_1_V_ce0 : OUT STD_LOGIC;
        input_0_1_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_1_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_1_2_V_ce0 : OUT STD_LOGIC;
        input_0_1_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_1_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_1_3_V_ce0 : OUT STD_LOGIC;
        input_0_1_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_1_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_1_4_V_ce0 : OUT STD_LOGIC;
        input_0_1_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_1_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_1_5_V_ce0 : OUT STD_LOGIC;
        input_0_1_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_2_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_2_0_V_ce0 : OUT STD_LOGIC;
        input_0_2_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_2_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_2_1_V_ce0 : OUT STD_LOGIC;
        input_0_2_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_2_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_2_2_V_ce0 : OUT STD_LOGIC;
        input_0_2_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_2_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_2_3_V_ce0 : OUT STD_LOGIC;
        input_0_2_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_2_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_2_4_V_ce0 : OUT STD_LOGIC;
        input_0_2_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_2_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_2_5_V_ce0 : OUT STD_LOGIC;
        input_0_2_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_0_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_1_0_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_0_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_1_0_1_V_ce0 : OUT STD_LOGIC;
        input_1_0_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_0_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_1_0_2_V_ce0 : OUT STD_LOGIC;
        input_1_0_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_0_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_1_0_3_V_ce0 : OUT STD_LOGIC;
        input_1_0_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_0_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_1_0_4_V_ce0 : OUT STD_LOGIC;
        input_1_0_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_0_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_1_0_5_V_ce0 : OUT STD_LOGIC;
        input_1_0_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_1_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_1_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_1_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_1_1_V_ce0 : OUT STD_LOGIC;
        input_1_1_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_1_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_1_2_V_ce0 : OUT STD_LOGIC;
        input_1_1_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_1_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_1_3_V_ce0 : OUT STD_LOGIC;
        input_1_1_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_1_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_1_4_V_ce0 : OUT STD_LOGIC;
        input_1_1_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_1_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_1_5_V_ce0 : OUT STD_LOGIC;
        input_1_1_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_2_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_2_0_V_ce0 : OUT STD_LOGIC;
        input_1_2_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_2_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_2_1_V_ce0 : OUT STD_LOGIC;
        input_1_2_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_2_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_2_2_V_ce0 : OUT STD_LOGIC;
        input_1_2_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_2_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_2_3_V_ce0 : OUT STD_LOGIC;
        input_1_2_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_2_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_2_4_V_ce0 : OUT STD_LOGIC;
        input_1_2_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_2_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_2_5_V_ce0 : OUT STD_LOGIC;
        input_1_2_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_0_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_2_0_0_V_ce0 : OUT STD_LOGIC;
        input_2_0_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_0_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_2_0_1_V_ce0 : OUT STD_LOGIC;
        input_2_0_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_0_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_2_0_2_V_ce0 : OUT STD_LOGIC;
        input_2_0_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_0_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_2_0_3_V_ce0 : OUT STD_LOGIC;
        input_2_0_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_0_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_2_0_4_V_ce0 : OUT STD_LOGIC;
        input_2_0_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_0_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_2_0_5_V_ce0 : OUT STD_LOGIC;
        input_2_0_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_1_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_1_0_V_ce0 : OUT STD_LOGIC;
        input_2_1_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_1_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_1_1_V_ce0 : OUT STD_LOGIC;
        input_2_1_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_1_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_1_2_V_ce0 : OUT STD_LOGIC;
        input_2_1_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_1_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_1_3_V_ce0 : OUT STD_LOGIC;
        input_2_1_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_1_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_1_4_V_ce0 : OUT STD_LOGIC;
        input_2_1_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_1_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_1_5_V_ce0 : OUT STD_LOGIC;
        input_2_1_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_2_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_2_0_V_ce0 : OUT STD_LOGIC;
        input_2_2_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_2_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_2_1_V_ce0 : OUT STD_LOGIC;
        input_2_2_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_2_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_2_2_V_ce0 : OUT STD_LOGIC;
        input_2_2_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_2_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_2_3_V_ce0 : OUT STD_LOGIC;
        input_2_2_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_2_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_2_4_V_ce0 : OUT STD_LOGIC;
        input_2_2_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_2_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_2_5_V_ce0 : OUT STD_LOGIC;
        input_2_2_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv_out_V_ce0 : OUT STD_LOGIC;
        conv_out_V_we0 : OUT STD_LOGIC;
        conv_out_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component conv_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_0_V_ce0 : OUT STD_LOGIC;
        input_0_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_0_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_0_V_ce1 : OUT STD_LOGIC;
        input_0_0_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_1_V_ce0 : OUT STD_LOGIC;
        input_0_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_1_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_1_V_ce1 : OUT STD_LOGIC;
        input_0_1_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_2_V_ce0 : OUT STD_LOGIC;
        input_0_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_0_2_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_2_V_ce1 : OUT STD_LOGIC;
        input_0_2_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_0_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_0_V_ce1 : OUT STD_LOGIC;
        input_1_0_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_1_V_ce0 : OUT STD_LOGIC;
        input_1_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_1_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_1_V_ce1 : OUT STD_LOGIC;
        input_1_1_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_2_V_ce0 : OUT STD_LOGIC;
        input_1_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_1_2_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_2_V_ce1 : OUT STD_LOGIC;
        input_1_2_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_0_V_ce0 : OUT STD_LOGIC;
        input_2_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_0_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_0_V_ce1 : OUT STD_LOGIC;
        input_2_0_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_1_V_ce0 : OUT STD_LOGIC;
        input_2_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_1_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_1_V_ce1 : OUT STD_LOGIC;
        input_2_1_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_2_V_ce0 : OUT STD_LOGIC;
        input_2_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        input_2_2_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_2_V_ce1 : OUT STD_LOGIC;
        input_2_2_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv_out_0_V_ce0 : OUT STD_LOGIC;
        conv_out_0_V_we0 : OUT STD_LOGIC;
        conv_out_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv_out_1_V_ce0 : OUT STD_LOGIC;
        conv_out_1_V_we0 : OUT STD_LOGIC;
        conv_out_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv_out_2_V_ce0 : OUT STD_LOGIC;
        conv_out_2_V_we0 : OUT STD_LOGIC;
        conv_out_2_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        flat_array_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_0_V_ce0 : OUT STD_LOGIC;
        flat_array_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_0_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_0_V_ce1 : OUT STD_LOGIC;
        flat_array_0_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_1_V_ce0 : OUT STD_LOGIC;
        flat_array_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_1_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_1_V_ce1 : OUT STD_LOGIC;
        flat_array_1_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_2_V_ce0 : OUT STD_LOGIC;
        flat_array_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_2_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_2_V_ce1 : OUT STD_LOGIC;
        flat_array_2_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_3_V_ce0 : OUT STD_LOGIC;
        flat_array_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_3_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_3_V_ce1 : OUT STD_LOGIC;
        flat_array_3_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_4_V_ce0 : OUT STD_LOGIC;
        flat_array_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_4_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_4_V_ce1 : OUT STD_LOGIC;
        flat_array_4_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_5_V_ce0 : OUT STD_LOGIC;
        flat_array_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_5_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_5_V_ce1 : OUT STD_LOGIC;
        flat_array_5_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_6_V_ce0 : OUT STD_LOGIC;
        flat_array_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_6_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_6_V_ce1 : OUT STD_LOGIC;
        flat_array_6_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_7_V_ce0 : OUT STD_LOGIC;
        flat_array_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_7_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_7_V_ce1 : OUT STD_LOGIC;
        flat_array_7_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_8_V_ce0 : OUT STD_LOGIC;
        flat_array_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_8_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_8_V_ce1 : OUT STD_LOGIC;
        flat_array_8_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_9_V_ce0 : OUT STD_LOGIC;
        flat_array_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_9_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_9_V_ce1 : OUT STD_LOGIC;
        flat_array_9_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_10_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_10_V_ce0 : OUT STD_LOGIC;
        flat_array_10_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_10_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_10_V_ce1 : OUT STD_LOGIC;
        flat_array_10_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_11_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_11_V_ce0 : OUT STD_LOGIC;
        flat_array_11_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_11_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_11_V_ce1 : OUT STD_LOGIC;
        flat_array_11_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_12_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_12_V_ce0 : OUT STD_LOGIC;
        flat_array_12_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_12_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_12_V_ce1 : OUT STD_LOGIC;
        flat_array_12_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_13_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_13_V_ce0 : OUT STD_LOGIC;
        flat_array_13_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_13_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_13_V_ce1 : OUT STD_LOGIC;
        flat_array_13_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_14_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_14_V_ce0 : OUT STD_LOGIC;
        flat_array_14_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_14_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_14_V_ce1 : OUT STD_LOGIC;
        flat_array_14_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_15_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_15_V_ce0 : OUT STD_LOGIC;
        flat_array_15_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_15_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_15_V_ce1 : OUT STD_LOGIC;
        flat_array_15_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_16_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_16_V_ce0 : OUT STD_LOGIC;
        flat_array_16_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_16_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_16_V_ce1 : OUT STD_LOGIC;
        flat_array_16_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_17_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_17_V_ce0 : OUT STD_LOGIC;
        flat_array_17_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_17_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_17_V_ce1 : OUT STD_LOGIC;
        flat_array_17_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_18_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_18_V_ce0 : OUT STD_LOGIC;
        flat_array_18_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_18_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_18_V_ce1 : OUT STD_LOGIC;
        flat_array_18_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_19_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_19_V_ce0 : OUT STD_LOGIC;
        flat_array_19_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_19_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_19_V_ce1 : OUT STD_LOGIC;
        flat_array_19_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_20_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_20_V_ce0 : OUT STD_LOGIC;
        flat_array_20_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_20_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_20_V_ce1 : OUT STD_LOGIC;
        flat_array_20_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_21_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_21_V_ce0 : OUT STD_LOGIC;
        flat_array_21_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_21_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_21_V_ce1 : OUT STD_LOGIC;
        flat_array_21_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_22_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_22_V_ce0 : OUT STD_LOGIC;
        flat_array_22_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_22_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_22_V_ce1 : OUT STD_LOGIC;
        flat_array_22_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_23_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_23_V_ce0 : OUT STD_LOGIC;
        flat_array_23_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_23_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_23_V_ce1 : OUT STD_LOGIC;
        flat_array_23_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_24_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_24_V_ce0 : OUT STD_LOGIC;
        flat_array_24_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_24_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_24_V_ce1 : OUT STD_LOGIC;
        flat_array_24_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dense_1_out_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dense_1_out_V_ce0 : OUT STD_LOGIC;
        dense_1_out_V_we0 : OUT STD_LOGIC;
        dense_1_out_V_d0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component max_pool_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_out_0_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_0_V_ce0 : OUT STD_LOGIC;
        conv_out_0_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_1_V_ce0 : OUT STD_LOGIC;
        conv_out_0_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_2_V_ce0 : OUT STD_LOGIC;
        conv_out_0_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_3_V_ce0 : OUT STD_LOGIC;
        conv_out_0_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_4_V_ce0 : OUT STD_LOGIC;
        conv_out_0_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_5_V_ce0 : OUT STD_LOGIC;
        conv_out_0_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_6_V_ce0 : OUT STD_LOGIC;
        conv_out_0_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_7_V_ce0 : OUT STD_LOGIC;
        conv_out_0_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_8_V_ce0 : OUT STD_LOGIC;
        conv_out_0_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_0_9_V_ce0 : OUT STD_LOGIC;
        conv_out_0_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_0_V_ce0 : OUT STD_LOGIC;
        conv_out_1_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_1_V_ce0 : OUT STD_LOGIC;
        conv_out_1_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_2_V_ce0 : OUT STD_LOGIC;
        conv_out_1_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_3_V_ce0 : OUT STD_LOGIC;
        conv_out_1_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_4_V_ce0 : OUT STD_LOGIC;
        conv_out_1_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_5_V_ce0 : OUT STD_LOGIC;
        conv_out_1_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_6_V_ce0 : OUT STD_LOGIC;
        conv_out_1_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_7_V_ce0 : OUT STD_LOGIC;
        conv_out_1_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_8_V_ce0 : OUT STD_LOGIC;
        conv_out_1_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_1_9_V_ce0 : OUT STD_LOGIC;
        conv_out_1_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_0_V_ce0 : OUT STD_LOGIC;
        conv_out_2_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_1_V_ce0 : OUT STD_LOGIC;
        conv_out_2_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_2_V_ce0 : OUT STD_LOGIC;
        conv_out_2_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_3_V_ce0 : OUT STD_LOGIC;
        conv_out_2_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_4_V_ce0 : OUT STD_LOGIC;
        conv_out_2_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_5_V_ce0 : OUT STD_LOGIC;
        conv_out_2_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_6_V_ce0 : OUT STD_LOGIC;
        conv_out_2_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_7_V_ce0 : OUT STD_LOGIC;
        conv_out_2_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_8_V_ce0 : OUT STD_LOGIC;
        conv_out_2_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_2_9_V_ce0 : OUT STD_LOGIC;
        conv_out_2_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_0_V_ce0 : OUT STD_LOGIC;
        conv_out_3_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_1_V_ce0 : OUT STD_LOGIC;
        conv_out_3_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_2_V_ce0 : OUT STD_LOGIC;
        conv_out_3_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_3_V_ce0 : OUT STD_LOGIC;
        conv_out_3_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_4_V_ce0 : OUT STD_LOGIC;
        conv_out_3_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_5_V_ce0 : OUT STD_LOGIC;
        conv_out_3_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_6_V_ce0 : OUT STD_LOGIC;
        conv_out_3_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_7_V_ce0 : OUT STD_LOGIC;
        conv_out_3_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_8_V_ce0 : OUT STD_LOGIC;
        conv_out_3_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_3_9_V_ce0 : OUT STD_LOGIC;
        conv_out_3_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_0_V_ce0 : OUT STD_LOGIC;
        conv_out_4_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_1_V_ce0 : OUT STD_LOGIC;
        conv_out_4_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_2_V_ce0 : OUT STD_LOGIC;
        conv_out_4_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_3_V_ce0 : OUT STD_LOGIC;
        conv_out_4_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_4_V_ce0 : OUT STD_LOGIC;
        conv_out_4_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_5_V_ce0 : OUT STD_LOGIC;
        conv_out_4_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_6_V_ce0 : OUT STD_LOGIC;
        conv_out_4_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_7_V_ce0 : OUT STD_LOGIC;
        conv_out_4_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_8_V_ce0 : OUT STD_LOGIC;
        conv_out_4_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_4_9_V_ce0 : OUT STD_LOGIC;
        conv_out_4_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_0_V_ce0 : OUT STD_LOGIC;
        conv_out_5_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_1_V_ce0 : OUT STD_LOGIC;
        conv_out_5_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_2_V_ce0 : OUT STD_LOGIC;
        conv_out_5_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_3_V_ce0 : OUT STD_LOGIC;
        conv_out_5_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_4_V_ce0 : OUT STD_LOGIC;
        conv_out_5_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_5_V_ce0 : OUT STD_LOGIC;
        conv_out_5_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_6_V_ce0 : OUT STD_LOGIC;
        conv_out_5_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_7_V_ce0 : OUT STD_LOGIC;
        conv_out_5_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_8_V_ce0 : OUT STD_LOGIC;
        conv_out_5_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_5_9_V_ce0 : OUT STD_LOGIC;
        conv_out_5_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_0_V_ce0 : OUT STD_LOGIC;
        conv_out_6_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_1_V_ce0 : OUT STD_LOGIC;
        conv_out_6_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_2_V_ce0 : OUT STD_LOGIC;
        conv_out_6_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_3_V_ce0 : OUT STD_LOGIC;
        conv_out_6_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_4_V_ce0 : OUT STD_LOGIC;
        conv_out_6_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_5_V_ce0 : OUT STD_LOGIC;
        conv_out_6_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_6_V_ce0 : OUT STD_LOGIC;
        conv_out_6_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_7_V_ce0 : OUT STD_LOGIC;
        conv_out_6_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_8_V_ce0 : OUT STD_LOGIC;
        conv_out_6_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_6_9_V_ce0 : OUT STD_LOGIC;
        conv_out_6_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_0_V_ce0 : OUT STD_LOGIC;
        conv_out_7_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_1_V_ce0 : OUT STD_LOGIC;
        conv_out_7_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_2_V_ce0 : OUT STD_LOGIC;
        conv_out_7_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_3_V_ce0 : OUT STD_LOGIC;
        conv_out_7_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_4_V_ce0 : OUT STD_LOGIC;
        conv_out_7_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_5_V_ce0 : OUT STD_LOGIC;
        conv_out_7_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_6_V_ce0 : OUT STD_LOGIC;
        conv_out_7_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_7_V_ce0 : OUT STD_LOGIC;
        conv_out_7_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_8_V_ce0 : OUT STD_LOGIC;
        conv_out_7_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_7_9_V_ce0 : OUT STD_LOGIC;
        conv_out_7_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_0_V_ce0 : OUT STD_LOGIC;
        conv_out_8_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_1_V_ce0 : OUT STD_LOGIC;
        conv_out_8_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_2_V_ce0 : OUT STD_LOGIC;
        conv_out_8_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_3_V_ce0 : OUT STD_LOGIC;
        conv_out_8_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_4_V_ce0 : OUT STD_LOGIC;
        conv_out_8_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_5_V_ce0 : OUT STD_LOGIC;
        conv_out_8_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_6_V_ce0 : OUT STD_LOGIC;
        conv_out_8_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_7_V_ce0 : OUT STD_LOGIC;
        conv_out_8_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_8_V_ce0 : OUT STD_LOGIC;
        conv_out_8_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_8_9_V_ce0 : OUT STD_LOGIC;
        conv_out_8_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_0_V_ce0 : OUT STD_LOGIC;
        conv_out_9_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_1_V_ce0 : OUT STD_LOGIC;
        conv_out_9_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_2_V_ce0 : OUT STD_LOGIC;
        conv_out_9_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_3_V_ce0 : OUT STD_LOGIC;
        conv_out_9_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_4_V_ce0 : OUT STD_LOGIC;
        conv_out_9_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_5_V_ce0 : OUT STD_LOGIC;
        conv_out_9_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_6_V_ce0 : OUT STD_LOGIC;
        conv_out_9_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_7_V_ce0 : OUT STD_LOGIC;
        conv_out_9_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_8_V_ce0 : OUT STD_LOGIC;
        conv_out_9_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv_out_9_9_V_ce0 : OUT STD_LOGIC;
        conv_out_9_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_0_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_0_0_V_ce0 : OUT STD_LOGIC;
        max_pool_out_0_0_V_we0 : OUT STD_LOGIC;
        max_pool_out_0_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_0_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_0_1_V_ce0 : OUT STD_LOGIC;
        max_pool_out_0_1_V_we0 : OUT STD_LOGIC;
        max_pool_out_0_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_0_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_0_2_V_ce0 : OUT STD_LOGIC;
        max_pool_out_0_2_V_we0 : OUT STD_LOGIC;
        max_pool_out_0_2_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_0_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_0_3_V_ce0 : OUT STD_LOGIC;
        max_pool_out_0_3_V_we0 : OUT STD_LOGIC;
        max_pool_out_0_3_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_0_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_0_4_V_ce0 : OUT STD_LOGIC;
        max_pool_out_0_4_V_we0 : OUT STD_LOGIC;
        max_pool_out_0_4_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_1_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_1_0_V_ce0 : OUT STD_LOGIC;
        max_pool_out_1_0_V_we0 : OUT STD_LOGIC;
        max_pool_out_1_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_1_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_1_1_V_ce0 : OUT STD_LOGIC;
        max_pool_out_1_1_V_we0 : OUT STD_LOGIC;
        max_pool_out_1_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_1_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_1_2_V_ce0 : OUT STD_LOGIC;
        max_pool_out_1_2_V_we0 : OUT STD_LOGIC;
        max_pool_out_1_2_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_1_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_1_3_V_ce0 : OUT STD_LOGIC;
        max_pool_out_1_3_V_we0 : OUT STD_LOGIC;
        max_pool_out_1_3_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_1_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_1_4_V_ce0 : OUT STD_LOGIC;
        max_pool_out_1_4_V_we0 : OUT STD_LOGIC;
        max_pool_out_1_4_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_2_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_2_0_V_ce0 : OUT STD_LOGIC;
        max_pool_out_2_0_V_we0 : OUT STD_LOGIC;
        max_pool_out_2_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_2_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_2_1_V_ce0 : OUT STD_LOGIC;
        max_pool_out_2_1_V_we0 : OUT STD_LOGIC;
        max_pool_out_2_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_2_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_2_2_V_ce0 : OUT STD_LOGIC;
        max_pool_out_2_2_V_we0 : OUT STD_LOGIC;
        max_pool_out_2_2_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_2_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_2_3_V_ce0 : OUT STD_LOGIC;
        max_pool_out_2_3_V_we0 : OUT STD_LOGIC;
        max_pool_out_2_3_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_2_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_2_4_V_ce0 : OUT STD_LOGIC;
        max_pool_out_2_4_V_we0 : OUT STD_LOGIC;
        max_pool_out_2_4_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_3_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_3_0_V_ce0 : OUT STD_LOGIC;
        max_pool_out_3_0_V_we0 : OUT STD_LOGIC;
        max_pool_out_3_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_3_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_3_1_V_ce0 : OUT STD_LOGIC;
        max_pool_out_3_1_V_we0 : OUT STD_LOGIC;
        max_pool_out_3_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_3_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_3_2_V_ce0 : OUT STD_LOGIC;
        max_pool_out_3_2_V_we0 : OUT STD_LOGIC;
        max_pool_out_3_2_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_3_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_3_3_V_ce0 : OUT STD_LOGIC;
        max_pool_out_3_3_V_we0 : OUT STD_LOGIC;
        max_pool_out_3_3_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_3_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_3_4_V_ce0 : OUT STD_LOGIC;
        max_pool_out_3_4_V_we0 : OUT STD_LOGIC;
        max_pool_out_3_4_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_4_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_4_0_V_ce0 : OUT STD_LOGIC;
        max_pool_out_4_0_V_we0 : OUT STD_LOGIC;
        max_pool_out_4_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_4_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_4_1_V_ce0 : OUT STD_LOGIC;
        max_pool_out_4_1_V_we0 : OUT STD_LOGIC;
        max_pool_out_4_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_4_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_4_2_V_ce0 : OUT STD_LOGIC;
        max_pool_out_4_2_V_we0 : OUT STD_LOGIC;
        max_pool_out_4_2_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_4_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_4_3_V_ce0 : OUT STD_LOGIC;
        max_pool_out_4_3_V_we0 : OUT STD_LOGIC;
        max_pool_out_4_3_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_4_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        max_pool_out_4_4_V_ce0 : OUT STD_LOGIC;
        max_pool_out_4_4_V_we0 : OUT STD_LOGIC;
        max_pool_out_4_4_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component soft_max IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dense_array_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        dense_array_V_ce0 : OUT STD_LOGIC;
        dense_array_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        dense_array_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        dense_array_V_ce1 : OUT STD_LOGIC;
        dense_array_V_we1 : OUT STD_LOGIC;
        dense_array_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        dense_array_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        prediction_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        prediction_V_ce0 : OUT STD_LOGIC;
        prediction_V_we0 : OUT STD_LOGIC;
        prediction_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component max_pool_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_out_0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_0_V_ce0 : OUT STD_LOGIC;
        conv_out_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_0_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_0_V_ce1 : OUT STD_LOGIC;
        conv_out_0_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_1_V_ce0 : OUT STD_LOGIC;
        conv_out_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_1_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_1_V_ce1 : OUT STD_LOGIC;
        conv_out_1_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_2_V_ce0 : OUT STD_LOGIC;
        conv_out_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_2_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_2_V_ce1 : OUT STD_LOGIC;
        conv_out_2_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_3_V_ce0 : OUT STD_LOGIC;
        conv_out_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_3_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_3_V_ce1 : OUT STD_LOGIC;
        conv_out_3_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_4_V_ce0 : OUT STD_LOGIC;
        conv_out_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_4_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_4_V_ce1 : OUT STD_LOGIC;
        conv_out_4_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_5_V_ce0 : OUT STD_LOGIC;
        conv_out_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_5_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_5_V_ce1 : OUT STD_LOGIC;
        conv_out_5_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_6_V_ce0 : OUT STD_LOGIC;
        conv_out_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_6_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_6_V_ce1 : OUT STD_LOGIC;
        conv_out_6_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_7_V_ce0 : OUT STD_LOGIC;
        conv_out_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_7_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_7_V_ce1 : OUT STD_LOGIC;
        conv_out_7_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_8_V_ce0 : OUT STD_LOGIC;
        conv_out_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_8_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_8_V_ce1 : OUT STD_LOGIC;
        conv_out_8_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_9_V_ce0 : OUT STD_LOGIC;
        conv_out_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_9_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_9_V_ce1 : OUT STD_LOGIC;
        conv_out_9_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_10_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_10_V_ce0 : OUT STD_LOGIC;
        conv_out_10_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_10_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_10_V_ce1 : OUT STD_LOGIC;
        conv_out_10_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_11_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_11_V_ce0 : OUT STD_LOGIC;
        conv_out_11_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_11_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_11_V_ce1 : OUT STD_LOGIC;
        conv_out_11_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_12_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_12_V_ce0 : OUT STD_LOGIC;
        conv_out_12_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_12_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_12_V_ce1 : OUT STD_LOGIC;
        conv_out_12_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_13_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_13_V_ce0 : OUT STD_LOGIC;
        conv_out_13_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_13_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_13_V_ce1 : OUT STD_LOGIC;
        conv_out_13_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_14_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_14_V_ce0 : OUT STD_LOGIC;
        conv_out_14_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_14_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_14_V_ce1 : OUT STD_LOGIC;
        conv_out_14_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_15_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_15_V_ce0 : OUT STD_LOGIC;
        conv_out_15_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_15_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_15_V_ce1 : OUT STD_LOGIC;
        conv_out_15_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_16_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_16_V_ce0 : OUT STD_LOGIC;
        conv_out_16_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_16_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_16_V_ce1 : OUT STD_LOGIC;
        conv_out_16_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_17_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_17_V_ce0 : OUT STD_LOGIC;
        conv_out_17_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_17_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_17_V_ce1 : OUT STD_LOGIC;
        conv_out_17_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_18_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_18_V_ce0 : OUT STD_LOGIC;
        conv_out_18_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_18_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_18_V_ce1 : OUT STD_LOGIC;
        conv_out_18_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_19_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_19_V_ce0 : OUT STD_LOGIC;
        conv_out_19_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_19_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_19_V_ce1 : OUT STD_LOGIC;
        conv_out_19_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_20_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_20_V_ce0 : OUT STD_LOGIC;
        conv_out_20_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_20_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_20_V_ce1 : OUT STD_LOGIC;
        conv_out_20_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_21_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_21_V_ce0 : OUT STD_LOGIC;
        conv_out_21_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_21_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_21_V_ce1 : OUT STD_LOGIC;
        conv_out_21_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_22_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_22_V_ce0 : OUT STD_LOGIC;
        conv_out_22_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_22_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_22_V_ce1 : OUT STD_LOGIC;
        conv_out_22_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_23_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_23_V_ce0 : OUT STD_LOGIC;
        conv_out_23_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_23_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_23_V_ce1 : OUT STD_LOGIC;
        conv_out_23_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_24_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_24_V_ce0 : OUT STD_LOGIC;
        conv_out_24_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_24_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_24_V_ce1 : OUT STD_LOGIC;
        conv_out_24_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_25_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_25_V_ce0 : OUT STD_LOGIC;
        conv_out_25_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        conv_out_25_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        conv_out_25_V_ce1 : OUT STD_LOGIC;
        conv_out_25_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_0_V_ce0 : OUT STD_LOGIC;
        max_pool_out_0_V_we0 : OUT STD_LOGIC;
        max_pool_out_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_1_V_ce0 : OUT STD_LOGIC;
        max_pool_out_1_V_we0 : OUT STD_LOGIC;
        max_pool_out_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_2_V_ce0 : OUT STD_LOGIC;
        max_pool_out_2_V_we0 : OUT STD_LOGIC;
        max_pool_out_2_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_3_V_ce0 : OUT STD_LOGIC;
        max_pool_out_3_V_we0 : OUT STD_LOGIC;
        max_pool_out_3_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_4_V_ce0 : OUT STD_LOGIC;
        max_pool_out_4_V_we0 : OUT STD_LOGIC;
        max_pool_out_4_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_5_V_ce0 : OUT STD_LOGIC;
        max_pool_out_5_V_we0 : OUT STD_LOGIC;
        max_pool_out_5_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_6_V_ce0 : OUT STD_LOGIC;
        max_pool_out_6_V_we0 : OUT STD_LOGIC;
        max_pool_out_6_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_7_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_7_V_ce0 : OUT STD_LOGIC;
        max_pool_out_7_V_we0 : OUT STD_LOGIC;
        max_pool_out_7_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_8_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_8_V_ce0 : OUT STD_LOGIC;
        max_pool_out_8_V_we0 : OUT STD_LOGIC;
        max_pool_out_8_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_9_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_9_V_ce0 : OUT STD_LOGIC;
        max_pool_out_9_V_we0 : OUT STD_LOGIC;
        max_pool_out_9_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_10_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_10_V_ce0 : OUT STD_LOGIC;
        max_pool_out_10_V_we0 : OUT STD_LOGIC;
        max_pool_out_10_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_11_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_11_V_ce0 : OUT STD_LOGIC;
        max_pool_out_11_V_we0 : OUT STD_LOGIC;
        max_pool_out_11_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        max_pool_out_12_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        max_pool_out_12_V_ce0 : OUT STD_LOGIC;
        max_pool_out_12_V_we0 : OUT STD_LOGIC;
        max_pool_out_12_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component flat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        max_pool_out_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_pool_out_V_ce0 : OUT STD_LOGIC;
        max_pool_out_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        flat_array_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_0_V_ce0 : OUT STD_LOGIC;
        flat_array_0_V_we0 : OUT STD_LOGIC;
        flat_array_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_1_V_ce0 : OUT STD_LOGIC;
        flat_array_1_V_we0 : OUT STD_LOGIC;
        flat_array_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_2_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_2_V_ce0 : OUT STD_LOGIC;
        flat_array_2_V_we0 : OUT STD_LOGIC;
        flat_array_2_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_3_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_3_V_ce0 : OUT STD_LOGIC;
        flat_array_3_V_we0 : OUT STD_LOGIC;
        flat_array_3_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_4_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_4_V_ce0 : OUT STD_LOGIC;
        flat_array_4_V_we0 : OUT STD_LOGIC;
        flat_array_4_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_5_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_5_V_ce0 : OUT STD_LOGIC;
        flat_array_5_V_we0 : OUT STD_LOGIC;
        flat_array_5_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_6_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_6_V_ce0 : OUT STD_LOGIC;
        flat_array_6_V_we0 : OUT STD_LOGIC;
        flat_array_6_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_7_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_7_V_ce0 : OUT STD_LOGIC;
        flat_array_7_V_we0 : OUT STD_LOGIC;
        flat_array_7_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_8_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_8_V_ce0 : OUT STD_LOGIC;
        flat_array_8_V_we0 : OUT STD_LOGIC;
        flat_array_8_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_9_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_9_V_ce0 : OUT STD_LOGIC;
        flat_array_9_V_we0 : OUT STD_LOGIC;
        flat_array_9_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_10_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_10_V_ce0 : OUT STD_LOGIC;
        flat_array_10_V_we0 : OUT STD_LOGIC;
        flat_array_10_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_11_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_11_V_ce0 : OUT STD_LOGIC;
        flat_array_11_V_we0 : OUT STD_LOGIC;
        flat_array_11_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_12_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_12_V_ce0 : OUT STD_LOGIC;
        flat_array_12_V_we0 : OUT STD_LOGIC;
        flat_array_12_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_13_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_13_V_ce0 : OUT STD_LOGIC;
        flat_array_13_V_we0 : OUT STD_LOGIC;
        flat_array_13_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_14_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_14_V_ce0 : OUT STD_LOGIC;
        flat_array_14_V_we0 : OUT STD_LOGIC;
        flat_array_14_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_15_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_15_V_ce0 : OUT STD_LOGIC;
        flat_array_15_V_we0 : OUT STD_LOGIC;
        flat_array_15_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_16_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_16_V_ce0 : OUT STD_LOGIC;
        flat_array_16_V_we0 : OUT STD_LOGIC;
        flat_array_16_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_17_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_17_V_ce0 : OUT STD_LOGIC;
        flat_array_17_V_we0 : OUT STD_LOGIC;
        flat_array_17_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_18_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_18_V_ce0 : OUT STD_LOGIC;
        flat_array_18_V_we0 : OUT STD_LOGIC;
        flat_array_18_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_19_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_19_V_ce0 : OUT STD_LOGIC;
        flat_array_19_V_we0 : OUT STD_LOGIC;
        flat_array_19_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_20_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_20_V_ce0 : OUT STD_LOGIC;
        flat_array_20_V_we0 : OUT STD_LOGIC;
        flat_array_20_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_21_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_21_V_ce0 : OUT STD_LOGIC;
        flat_array_21_V_we0 : OUT STD_LOGIC;
        flat_array_21_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_22_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_22_V_ce0 : OUT STD_LOGIC;
        flat_array_22_V_we0 : OUT STD_LOGIC;
        flat_array_22_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_23_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_23_V_ce0 : OUT STD_LOGIC;
        flat_array_23_V_we0 : OUT STD_LOGIC;
        flat_array_23_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        flat_array_24_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flat_array_24_V_ce0 : OUT STD_LOGIC;
        flat_array_24_V_we0 : OUT STD_LOGIC;
        flat_array_24_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_fpext_32ns_64fbY IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component cnn_mux_134_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        din3 : IN STD_LOGIC_VECTOR (13 downto 0);
        din4 : IN STD_LOGIC_VECTOR (13 downto 0);
        din5 : IN STD_LOGIC_VECTOR (13 downto 0);
        din6 : IN STD_LOGIC_VECTOR (13 downto 0);
        din7 : IN STD_LOGIC_VECTOR (13 downto 0);
        din8 : IN STD_LOGIC_VECTOR (13 downto 0);
        din9 : IN STD_LOGIC_VECTOR (13 downto 0);
        din10 : IN STD_LOGIC_VECTOR (13 downto 0);
        din11 : IN STD_LOGIC_VECTOR (13 downto 0);
        din12 : IN STD_LOGIC_VECTOR (13 downto 0);
        din13 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_urem_5ns_3ns_eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component cnn_urem_4ns_3ns_bbk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component cnn_mux_255_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        din3 : IN STD_LOGIC_VECTOR (13 downto 0);
        din4 : IN STD_LOGIC_VECTOR (13 downto 0);
        din5 : IN STD_LOGIC_VECTOR (13 downto 0);
        din6 : IN STD_LOGIC_VECTOR (13 downto 0);
        din7 : IN STD_LOGIC_VECTOR (13 downto 0);
        din8 : IN STD_LOGIC_VECTOR (13 downto 0);
        din9 : IN STD_LOGIC_VECTOR (13 downto 0);
        din10 : IN STD_LOGIC_VECTOR (13 downto 0);
        din11 : IN STD_LOGIC_VECTOR (13 downto 0);
        din12 : IN STD_LOGIC_VECTOR (13 downto 0);
        din13 : IN STD_LOGIC_VECTOR (13 downto 0);
        din14 : IN STD_LOGIC_VECTOR (13 downto 0);
        din15 : IN STD_LOGIC_VECTOR (13 downto 0);
        din16 : IN STD_LOGIC_VECTOR (13 downto 0);
        din17 : IN STD_LOGIC_VECTOR (13 downto 0);
        din18 : IN STD_LOGIC_VECTOR (13 downto 0);
        din19 : IN STD_LOGIC_VECTOR (13 downto 0);
        din20 : IN STD_LOGIC_VECTOR (13 downto 0);
        din21 : IN STD_LOGIC_VECTOR (13 downto 0);
        din22 : IN STD_LOGIC_VECTOR (13 downto 0);
        din23 : IN STD_LOGIC_VECTOR (13 downto 0);
        din24 : IN STD_LOGIC_VECTOR (13 downto 0);
        din25 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_5nfcY IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component cnn_mac_muladd_4nfdY IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cnn_mac_muladd_9sfeY IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component cnn_mac_muladd_13ffY IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component cnn_dense_2_bias_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component cnn_dense_2_weighbsm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component cnn_dense_out_biabtn IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cnn_dense_out_weibun IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component cnn_dense_array_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_conv_1_input_bvn IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_conv_1_input_bwn IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_conv_1_input_bzo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_conv_1_out_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_conv_1_out_c_bEo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_max_pool_1_oub4t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_max_pool_1_ouchv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_max_pool_1_oucnw IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_max_pool_1_oucFz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_conv_2_out_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_conv_2_out_c_c9D IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_max_pool_2_oufaY IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_flat_array_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_dense_1_out_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_dense_2_out_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_prediction_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    dense_2_bias_V_U : component cnn_dense_2_bias_V
    generic map (
        DataWidth => 9,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_bias_V_address0,
        ce0 => dense_2_bias_V_ce0,
        q0 => dense_2_bias_V_q0);

    dense_2_weights_V_U : component cnn_dense_2_weighbsm
    generic map (
        DataWidth => 9,
        AddressRange => 1500,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_weights_V_address0,
        ce0 => dense_2_weights_V_ce0,
        q0 => dense_2_weights_V_q0);

    dense_out_bias_V_U : component cnn_dense_out_biabtn
    generic map (
        DataWidth => 8,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_out_bias_V_address0,
        ce0 => dense_out_bias_V_ce0,
        q0 => dense_out_bias_V_q0);

    dense_out_weights_V_U : component cnn_dense_out_weibun
    generic map (
        DataWidth => 9,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_out_weights_V_address0,
        ce0 => dense_out_weights_V_ce0,
        q0 => dense_out_weights_V_q0);

    dense_array_V_U : component cnn_dense_array_V
    generic map (
        DataWidth => 14,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_array_V_address0,
        ce0 => dense_array_V_ce0,
        we0 => dense_array_V_we0,
        d0 => dense_array_V_d0,
        q0 => dense_array_V_q0,
        address1 => grp_soft_max_fu_18318_dense_array_V_address1,
        ce1 => dense_array_V_ce1,
        we1 => dense_array_V_we1,
        d1 => grp_soft_max_fu_18318_dense_array_V_d1,
        q1 => dense_array_V_q1);

    conv_1_input_0_0_V_U : component cnn_conv_1_input_bvn
    generic map (
        DataWidth => 14,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_input_0_0_V_address0,
        ce0 => conv_1_input_0_0_V_ce0,
        we0 => conv_1_input_0_0_V_we0,
        d0 => select_ln603_fu_18887_p3,
        q0 => conv_1_input_0_0_V_q0,
        address1 => grp_conv_1_fu_18135_input_0_0_V_address1,
        ce1 => conv_1_input_0_0_V_ce1,
        q1 => conv_1_input_0_0_V_q1);

    conv_1_input_0_1_V_U : component cnn_conv_1_input_bwn
    generic map (
        DataWidth => 14,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_input_0_1_V_address0,
        ce0 => conv_1_input_0_1_V_ce0,
        we0 => conv_1_input_0_1_V_we0,
        d0 => select_ln603_fu_18887_p3,
        q0 => conv_1_input_0_1_V_q0,
        address1 => grp_conv_1_fu_18135_input_0_1_V_address1,
        ce1 => conv_1_input_0_1_V_ce1,
        q1 => conv_1_input_0_1_V_q1);

    conv_1_input_0_2_V_U : component cnn_conv_1_input_bwn
    generic map (
        DataWidth => 14,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_input_0_2_V_address0,
        ce0 => conv_1_input_0_2_V_ce0,
        we0 => conv_1_input_0_2_V_we0,
        d0 => select_ln603_fu_18887_p3,
        q0 => conv_1_input_0_2_V_q0,
        address1 => grp_conv_1_fu_18135_input_0_2_V_address1,
        ce1 => conv_1_input_0_2_V_ce1,
        q1 => conv_1_input_0_2_V_q1);

    conv_1_input_1_0_V_U : component cnn_conv_1_input_bwn
    generic map (
        DataWidth => 14,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_input_1_0_V_address0,
        ce0 => conv_1_input_1_0_V_ce0,
        we0 => conv_1_input_1_0_V_we0,
        d0 => select_ln603_fu_18887_p3,
        q0 => conv_1_input_1_0_V_q0,
        address1 => grp_conv_1_fu_18135_input_1_0_V_address1,
        ce1 => conv_1_input_1_0_V_ce1,
        q1 => conv_1_input_1_0_V_q1);

    conv_1_input_1_1_V_U : component cnn_conv_1_input_bzo
    generic map (
        DataWidth => 14,
        AddressRange => 81,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_input_1_1_V_address0,
        ce0 => conv_1_input_1_1_V_ce0,
        we0 => conv_1_input_1_1_V_we0,
        d0 => select_ln603_fu_18887_p3,
        q0 => conv_1_input_1_1_V_q0,
        address1 => grp_conv_1_fu_18135_input_1_1_V_address1,
        ce1 => conv_1_input_1_1_V_ce1,
        q1 => conv_1_input_1_1_V_q1);

    conv_1_input_1_2_V_U : component cnn_conv_1_input_bzo
    generic map (
        DataWidth => 14,
        AddressRange => 81,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_input_1_2_V_address0,
        ce0 => conv_1_input_1_2_V_ce0,
        we0 => conv_1_input_1_2_V_we0,
        d0 => select_ln603_fu_18887_p3,
        q0 => conv_1_input_1_2_V_q0,
        address1 => grp_conv_1_fu_18135_input_1_2_V_address1,
        ce1 => conv_1_input_1_2_V_ce1,
        q1 => conv_1_input_1_2_V_q1);

    conv_1_input_2_0_V_U : component cnn_conv_1_input_bwn
    generic map (
        DataWidth => 14,
        AddressRange => 90,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_input_2_0_V_address0,
        ce0 => conv_1_input_2_0_V_ce0,
        we0 => conv_1_input_2_0_V_we0,
        d0 => select_ln603_fu_18887_p3,
        q0 => conv_1_input_2_0_V_q0,
        address1 => grp_conv_1_fu_18135_input_2_0_V_address1,
        ce1 => conv_1_input_2_0_V_ce1,
        q1 => conv_1_input_2_0_V_q1);

    conv_1_input_2_1_V_U : component cnn_conv_1_input_bzo
    generic map (
        DataWidth => 14,
        AddressRange => 81,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_input_2_1_V_address0,
        ce0 => conv_1_input_2_1_V_ce0,
        we0 => conv_1_input_2_1_V_we0,
        d0 => select_ln603_fu_18887_p3,
        q0 => conv_1_input_2_1_V_q0,
        address1 => grp_conv_1_fu_18135_input_2_1_V_address1,
        ce1 => conv_1_input_2_1_V_ce1,
        q1 => conv_1_input_2_1_V_q1);

    conv_1_input_2_2_V_U : component cnn_conv_1_input_bzo
    generic map (
        DataWidth => 14,
        AddressRange => 81,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_input_2_2_V_address0,
        ce0 => conv_1_input_2_2_V_ce0,
        we0 => conv_1_input_2_2_V_we0,
        d0 => select_ln603_fu_18887_p3,
        q0 => conv_1_input_2_2_V_q0,
        address1 => grp_conv_1_fu_18135_input_2_2_V_address1,
        ce1 => conv_1_input_2_2_V_ce1,
        q1 => conv_1_input_2_2_V_q1);

    conv_1_out_0_V_U : component cnn_conv_1_out_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 1352,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_0_V_address0,
        ce0 => conv_1_out_0_V_ce0,
        we0 => conv_1_out_0_V_we0,
        d0 => conv_1_out_0_V_d0,
        q0 => conv_1_out_0_V_q0,
        address1 => conv_1_out_0_V_address1,
        ce1 => conv_1_out_0_V_ce1,
        q1 => conv_1_out_0_V_q1);

    conv_1_out_1_V_U : component cnn_conv_1_out_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 1352,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_1_V_address0,
        ce0 => conv_1_out_1_V_ce0,
        we0 => conv_1_out_1_V_we0,
        d0 => grp_conv_1_fu_18135_conv_out_1_V_d0,
        q0 => conv_1_out_1_V_q0,
        address1 => conv_1_out_1_V_address1,
        ce1 => conv_1_out_1_V_ce1,
        q1 => conv_1_out_1_V_q1);

    conv_1_out_2_V_U : component cnn_conv_1_out_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 1352,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_2_V_address0,
        ce0 => conv_1_out_2_V_ce0,
        we0 => conv_1_out_2_V_we0,
        d0 => grp_conv_1_fu_18135_conv_out_2_V_d0,
        q0 => conv_1_out_2_V_q0,
        address1 => conv_1_out_2_V_address1,
        ce1 => conv_1_out_2_V_ce1,
        q1 => conv_1_out_2_V_q1);

    conv_1_out_c_0_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_0_V_address0,
        ce0 => conv_1_out_c_0_V_ce0,
        we0 => conv_1_out_c_0_V_we0,
        d0 => conv_1_out_c_0_V_d0,
        q0 => conv_1_out_c_0_V_q0,
        address1 => conv_1_out_c_0_V_address1,
        ce1 => conv_1_out_c_0_V_ce1,
        we1 => conv_1_out_c_0_V_we1,
        d1 => conv_1_out_c_0_V_d1,
        q1 => conv_1_out_c_0_V_q1);

    conv_1_out_c_1_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_1_V_address0,
        ce0 => conv_1_out_c_1_V_ce0,
        we0 => conv_1_out_c_1_V_we0,
        d0 => conv_1_out_c_1_V_d0,
        q0 => conv_1_out_c_1_V_q0,
        address1 => conv_1_out_c_1_V_address1,
        ce1 => conv_1_out_c_1_V_ce1,
        we1 => conv_1_out_c_1_V_we1,
        d1 => conv_1_out_c_1_V_d1,
        q1 => conv_1_out_c_1_V_q1);

    conv_1_out_c_2_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_2_V_address0,
        ce0 => conv_1_out_c_2_V_ce0,
        we0 => conv_1_out_c_2_V_we0,
        d0 => conv_1_out_c_2_V_d0,
        q0 => conv_1_out_c_2_V_q0,
        address1 => conv_1_out_c_2_V_address1,
        ce1 => conv_1_out_c_2_V_ce1,
        we1 => conv_1_out_c_2_V_we1,
        d1 => conv_1_out_c_2_V_d1,
        q1 => conv_1_out_c_2_V_q1);

    conv_1_out_c_3_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_3_V_address0,
        ce0 => conv_1_out_c_3_V_ce0,
        we0 => conv_1_out_c_3_V_we0,
        d0 => conv_1_out_c_3_V_d0,
        q0 => conv_1_out_c_3_V_q0,
        address1 => conv_1_out_c_3_V_address1,
        ce1 => conv_1_out_c_3_V_ce1,
        we1 => conv_1_out_c_3_V_we1,
        d1 => conv_1_out_c_3_V_d1,
        q1 => conv_1_out_c_3_V_q1);

    conv_1_out_c_4_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_4_V_address0,
        ce0 => conv_1_out_c_4_V_ce0,
        we0 => conv_1_out_c_4_V_we0,
        d0 => conv_1_out_c_4_V_d0,
        q0 => conv_1_out_c_4_V_q0,
        address1 => conv_1_out_c_4_V_address1,
        ce1 => conv_1_out_c_4_V_ce1,
        we1 => conv_1_out_c_4_V_we1,
        d1 => conv_1_out_c_4_V_d1,
        q1 => conv_1_out_c_4_V_q1);

    conv_1_out_c_5_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_5_V_address0,
        ce0 => conv_1_out_c_5_V_ce0,
        we0 => conv_1_out_c_5_V_we0,
        d0 => conv_1_out_c_5_V_d0,
        q0 => conv_1_out_c_5_V_q0,
        address1 => conv_1_out_c_5_V_address1,
        ce1 => conv_1_out_c_5_V_ce1,
        we1 => conv_1_out_c_5_V_we1,
        d1 => conv_1_out_c_5_V_d1,
        q1 => conv_1_out_c_5_V_q1);

    conv_1_out_c_6_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_6_V_address0,
        ce0 => conv_1_out_c_6_V_ce0,
        we0 => conv_1_out_c_6_V_we0,
        d0 => conv_1_out_c_6_V_d0,
        q0 => conv_1_out_c_6_V_q0,
        address1 => conv_1_out_c_6_V_address1,
        ce1 => conv_1_out_c_6_V_ce1,
        we1 => conv_1_out_c_6_V_we1,
        d1 => conv_1_out_c_6_V_d1,
        q1 => conv_1_out_c_6_V_q1);

    conv_1_out_c_7_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_7_V_address0,
        ce0 => conv_1_out_c_7_V_ce0,
        we0 => conv_1_out_c_7_V_we0,
        d0 => conv_1_out_c_7_V_d0,
        q0 => conv_1_out_c_7_V_q0,
        address1 => conv_1_out_c_7_V_address1,
        ce1 => conv_1_out_c_7_V_ce1,
        we1 => conv_1_out_c_7_V_we1,
        d1 => conv_1_out_c_7_V_d1,
        q1 => conv_1_out_c_7_V_q1);

    conv_1_out_c_8_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_8_V_address0,
        ce0 => conv_1_out_c_8_V_ce0,
        we0 => conv_1_out_c_8_V_we0,
        d0 => conv_1_out_c_8_V_d0,
        q0 => conv_1_out_c_8_V_q0,
        address1 => conv_1_out_c_8_V_address1,
        ce1 => conv_1_out_c_8_V_ce1,
        we1 => conv_1_out_c_8_V_we1,
        d1 => conv_1_out_c_8_V_d1,
        q1 => conv_1_out_c_8_V_q1);

    conv_1_out_c_9_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_9_V_address0,
        ce0 => conv_1_out_c_9_V_ce0,
        we0 => conv_1_out_c_9_V_we0,
        d0 => conv_1_out_c_9_V_d0,
        q0 => conv_1_out_c_9_V_q0,
        address1 => conv_1_out_c_9_V_address1,
        ce1 => conv_1_out_c_9_V_ce1,
        we1 => conv_1_out_c_9_V_we1,
        d1 => conv_1_out_c_9_V_d1,
        q1 => conv_1_out_c_9_V_q1);

    conv_1_out_c_10_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_10_V_address0,
        ce0 => conv_1_out_c_10_V_ce0,
        we0 => conv_1_out_c_10_V_we0,
        d0 => conv_1_out_c_10_V_d0,
        q0 => conv_1_out_c_10_V_q0,
        address1 => conv_1_out_c_10_V_address1,
        ce1 => conv_1_out_c_10_V_ce1,
        we1 => conv_1_out_c_10_V_we1,
        d1 => conv_1_out_c_10_V_d1,
        q1 => conv_1_out_c_10_V_q1);

    conv_1_out_c_11_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_11_V_address0,
        ce0 => conv_1_out_c_11_V_ce0,
        we0 => conv_1_out_c_11_V_we0,
        d0 => conv_1_out_c_11_V_d0,
        q0 => conv_1_out_c_11_V_q0,
        address1 => conv_1_out_c_11_V_address1,
        ce1 => conv_1_out_c_11_V_ce1,
        we1 => conv_1_out_c_11_V_we1,
        d1 => conv_1_out_c_11_V_d1,
        q1 => conv_1_out_c_11_V_q1);

    conv_1_out_c_12_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_12_V_address0,
        ce0 => conv_1_out_c_12_V_ce0,
        we0 => conv_1_out_c_12_V_we0,
        d0 => conv_1_out_c_12_V_d0,
        q0 => conv_1_out_c_12_V_q0,
        address1 => conv_1_out_c_12_V_address1,
        ce1 => conv_1_out_c_12_V_ce1,
        we1 => conv_1_out_c_12_V_we1,
        d1 => conv_1_out_c_12_V_d1,
        q1 => conv_1_out_c_12_V_q1);

    conv_1_out_c_13_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_13_V_address0,
        ce0 => conv_1_out_c_13_V_ce0,
        we0 => conv_1_out_c_13_V_we0,
        d0 => conv_1_out_c_13_V_d0,
        q0 => conv_1_out_c_13_V_q0,
        address1 => conv_1_out_c_13_V_address1,
        ce1 => conv_1_out_c_13_V_ce1,
        we1 => conv_1_out_c_13_V_we1,
        d1 => conv_1_out_c_13_V_d1,
        q1 => conv_1_out_c_13_V_q1);

    conv_1_out_c_14_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_14_V_address0,
        ce0 => conv_1_out_c_14_V_ce0,
        we0 => conv_1_out_c_14_V_we0,
        d0 => conv_1_out_c_14_V_d0,
        q0 => conv_1_out_c_14_V_q0,
        address1 => conv_1_out_c_14_V_address1,
        ce1 => conv_1_out_c_14_V_ce1,
        we1 => conv_1_out_c_14_V_we1,
        d1 => conv_1_out_c_14_V_d1,
        q1 => conv_1_out_c_14_V_q1);

    conv_1_out_c_15_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_15_V_address0,
        ce0 => conv_1_out_c_15_V_ce0,
        we0 => conv_1_out_c_15_V_we0,
        d0 => conv_1_out_c_15_V_d0,
        q0 => conv_1_out_c_15_V_q0,
        address1 => conv_1_out_c_15_V_address1,
        ce1 => conv_1_out_c_15_V_ce1,
        we1 => conv_1_out_c_15_V_we1,
        d1 => conv_1_out_c_15_V_d1,
        q1 => conv_1_out_c_15_V_q1);

    conv_1_out_c_16_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_16_V_address0,
        ce0 => conv_1_out_c_16_V_ce0,
        we0 => conv_1_out_c_16_V_we0,
        d0 => conv_1_out_c_16_V_d0,
        q0 => conv_1_out_c_16_V_q0,
        address1 => conv_1_out_c_16_V_address1,
        ce1 => conv_1_out_c_16_V_ce1,
        we1 => conv_1_out_c_16_V_we1,
        d1 => conv_1_out_c_16_V_d1,
        q1 => conv_1_out_c_16_V_q1);

    conv_1_out_c_17_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_17_V_address0,
        ce0 => conv_1_out_c_17_V_ce0,
        we0 => conv_1_out_c_17_V_we0,
        d0 => conv_1_out_c_17_V_d0,
        q0 => conv_1_out_c_17_V_q0,
        address1 => conv_1_out_c_17_V_address1,
        ce1 => conv_1_out_c_17_V_ce1,
        we1 => conv_1_out_c_17_V_we1,
        d1 => conv_1_out_c_17_V_d1,
        q1 => conv_1_out_c_17_V_q1);

    conv_1_out_c_18_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_18_V_address0,
        ce0 => conv_1_out_c_18_V_ce0,
        we0 => conv_1_out_c_18_V_we0,
        d0 => conv_1_out_c_18_V_d0,
        q0 => conv_1_out_c_18_V_q0,
        address1 => conv_1_out_c_18_V_address1,
        ce1 => conv_1_out_c_18_V_ce1,
        we1 => conv_1_out_c_18_V_we1,
        d1 => conv_1_out_c_18_V_d1,
        q1 => conv_1_out_c_18_V_q1);

    conv_1_out_c_19_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_19_V_address0,
        ce0 => conv_1_out_c_19_V_ce0,
        we0 => conv_1_out_c_19_V_we0,
        d0 => conv_1_out_c_19_V_d0,
        q0 => conv_1_out_c_19_V_q0,
        address1 => conv_1_out_c_19_V_address1,
        ce1 => conv_1_out_c_19_V_ce1,
        we1 => conv_1_out_c_19_V_we1,
        d1 => conv_1_out_c_19_V_d1,
        q1 => conv_1_out_c_19_V_q1);

    conv_1_out_c_20_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_20_V_address0,
        ce0 => conv_1_out_c_20_V_ce0,
        we0 => conv_1_out_c_20_V_we0,
        d0 => conv_1_out_c_20_V_d0,
        q0 => conv_1_out_c_20_V_q0,
        address1 => conv_1_out_c_20_V_address1,
        ce1 => conv_1_out_c_20_V_ce1,
        we1 => conv_1_out_c_20_V_we1,
        d1 => conv_1_out_c_20_V_d1,
        q1 => conv_1_out_c_20_V_q1);

    conv_1_out_c_21_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_21_V_address0,
        ce0 => conv_1_out_c_21_V_ce0,
        we0 => conv_1_out_c_21_V_we0,
        d0 => conv_1_out_c_21_V_d0,
        q0 => conv_1_out_c_21_V_q0,
        address1 => conv_1_out_c_21_V_address1,
        ce1 => conv_1_out_c_21_V_ce1,
        we1 => conv_1_out_c_21_V_we1,
        d1 => conv_1_out_c_21_V_d1,
        q1 => conv_1_out_c_21_V_q1);

    conv_1_out_c_22_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_22_V_address0,
        ce0 => conv_1_out_c_22_V_ce0,
        we0 => conv_1_out_c_22_V_we0,
        d0 => conv_1_out_c_22_V_d0,
        q0 => conv_1_out_c_22_V_q0,
        address1 => conv_1_out_c_22_V_address1,
        ce1 => conv_1_out_c_22_V_ce1,
        we1 => conv_1_out_c_22_V_we1,
        d1 => conv_1_out_c_22_V_d1,
        q1 => conv_1_out_c_22_V_q1);

    conv_1_out_c_23_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_23_V_address0,
        ce0 => conv_1_out_c_23_V_ce0,
        we0 => conv_1_out_c_23_V_we0,
        d0 => conv_1_out_c_23_V_d0,
        q0 => conv_1_out_c_23_V_q0,
        address1 => conv_1_out_c_23_V_address1,
        ce1 => conv_1_out_c_23_V_ce1,
        we1 => conv_1_out_c_23_V_we1,
        d1 => conv_1_out_c_23_V_d1,
        q1 => conv_1_out_c_23_V_q1);

    conv_1_out_c_24_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_24_V_address0,
        ce0 => conv_1_out_c_24_V_ce0,
        we0 => conv_1_out_c_24_V_we0,
        d0 => conv_1_out_c_24_V_d0,
        q0 => conv_1_out_c_24_V_q0,
        address1 => conv_1_out_c_24_V_address1,
        ce1 => conv_1_out_c_24_V_ce1,
        we1 => conv_1_out_c_24_V_we1,
        d1 => conv_1_out_c_24_V_d1,
        q1 => conv_1_out_c_24_V_q1);

    conv_1_out_c_25_V_U : component cnn_conv_1_out_c_bEo
    generic map (
        DataWidth => 14,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_1_out_c_25_V_address0,
        ce0 => conv_1_out_c_25_V_ce0,
        we0 => conv_1_out_c_25_V_we0,
        d0 => conv_1_out_c_25_V_d0,
        q0 => conv_1_out_c_25_V_q0,
        address1 => conv_1_out_c_25_V_address1,
        ce1 => conv_1_out_c_25_V_ce1,
        we1 => conv_1_out_c_25_V_we1,
        d1 => conv_1_out_c_25_V_d1,
        q1 => conv_1_out_c_25_V_q1);

    max_pool_1_out_0_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_0_V_address0,
        ce0 => max_pool_1_out_0_V_ce0,
        we0 => max_pool_1_out_0_V_we0,
        d0 => max_pool_1_out_0_V_d0,
        q0 => max_pool_1_out_0_V_q0,
        address1 => max_pool_1_out_0_V_address1,
        ce1 => max_pool_1_out_0_V_ce1,
        q1 => max_pool_1_out_0_V_q1);

    max_pool_1_out_1_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_1_V_address0,
        ce0 => max_pool_1_out_1_V_ce0,
        we0 => max_pool_1_out_1_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_1_V_d0,
        q0 => max_pool_1_out_1_V_q0,
        address1 => max_pool_1_out_1_V_address1,
        ce1 => max_pool_1_out_1_V_ce1,
        q1 => max_pool_1_out_1_V_q1);

    max_pool_1_out_2_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_2_V_address0,
        ce0 => max_pool_1_out_2_V_ce0,
        we0 => max_pool_1_out_2_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_2_V_d0,
        q0 => max_pool_1_out_2_V_q0,
        address1 => max_pool_1_out_2_V_address1,
        ce1 => max_pool_1_out_2_V_ce1,
        q1 => max_pool_1_out_2_V_q1);

    max_pool_1_out_3_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_3_V_address0,
        ce0 => max_pool_1_out_3_V_ce0,
        we0 => max_pool_1_out_3_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_3_V_d0,
        q0 => max_pool_1_out_3_V_q0,
        address1 => max_pool_1_out_3_V_address1,
        ce1 => max_pool_1_out_3_V_ce1,
        q1 => max_pool_1_out_3_V_q1);

    max_pool_1_out_4_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_4_V_address0,
        ce0 => max_pool_1_out_4_V_ce0,
        we0 => max_pool_1_out_4_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_4_V_d0,
        q0 => max_pool_1_out_4_V_q0,
        address1 => max_pool_1_out_4_V_address1,
        ce1 => max_pool_1_out_4_V_ce1,
        q1 => max_pool_1_out_4_V_q1);

    max_pool_1_out_5_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_5_V_address0,
        ce0 => max_pool_1_out_5_V_ce0,
        we0 => max_pool_1_out_5_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_5_V_d0,
        q0 => max_pool_1_out_5_V_q0,
        address1 => max_pool_1_out_5_V_address1,
        ce1 => max_pool_1_out_5_V_ce1,
        q1 => max_pool_1_out_5_V_q1);

    max_pool_1_out_6_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_6_V_address0,
        ce0 => max_pool_1_out_6_V_ce0,
        we0 => max_pool_1_out_6_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_6_V_d0,
        q0 => max_pool_1_out_6_V_q0,
        address1 => max_pool_1_out_6_V_address1,
        ce1 => max_pool_1_out_6_V_ce1,
        q1 => max_pool_1_out_6_V_q1);

    max_pool_1_out_7_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_7_V_address0,
        ce0 => max_pool_1_out_7_V_ce0,
        we0 => max_pool_1_out_7_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_7_V_d0,
        q0 => max_pool_1_out_7_V_q0,
        address1 => max_pool_1_out_7_V_address1,
        ce1 => max_pool_1_out_7_V_ce1,
        q1 => max_pool_1_out_7_V_q1);

    max_pool_1_out_8_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_8_V_address0,
        ce0 => max_pool_1_out_8_V_ce0,
        we0 => max_pool_1_out_8_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_8_V_d0,
        q0 => max_pool_1_out_8_V_q0,
        address1 => max_pool_1_out_8_V_address1,
        ce1 => max_pool_1_out_8_V_ce1,
        q1 => max_pool_1_out_8_V_q1);

    max_pool_1_out_9_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_9_V_address0,
        ce0 => max_pool_1_out_9_V_ce0,
        we0 => max_pool_1_out_9_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_9_V_d0,
        q0 => max_pool_1_out_9_V_q0,
        address1 => max_pool_1_out_9_V_address1,
        ce1 => max_pool_1_out_9_V_ce1,
        q1 => max_pool_1_out_9_V_q1);

    max_pool_1_out_10_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_10_V_address0,
        ce0 => max_pool_1_out_10_V_ce0,
        we0 => max_pool_1_out_10_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_10_V_d0,
        q0 => max_pool_1_out_10_V_q0,
        address1 => max_pool_1_out_10_V_address1,
        ce1 => max_pool_1_out_10_V_ce1,
        q1 => max_pool_1_out_10_V_q1);

    max_pool_1_out_11_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_11_V_address0,
        ce0 => max_pool_1_out_11_V_ce0,
        we0 => max_pool_1_out_11_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_11_V_d0,
        q0 => max_pool_1_out_11_V_q0,
        address1 => max_pool_1_out_11_V_address1,
        ce1 => max_pool_1_out_11_V_ce1,
        q1 => max_pool_1_out_11_V_q1);

    max_pool_1_out_12_V_U : component cnn_max_pool_1_oub4t
    generic map (
        DataWidth => 14,
        AddressRange => 78,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_12_V_address0,
        ce0 => max_pool_1_out_12_V_ce0,
        we0 => max_pool_1_out_12_V_we0,
        d0 => grp_max_pool_1_fu_18330_max_pool_out_12_V_d0,
        q0 => max_pool_1_out_12_V_q0,
        address1 => max_pool_1_out_12_V_address1,
        ce1 => max_pool_1_out_12_V_ce1,
        q1 => max_pool_1_out_12_V_q1);

    max_pool_1_out_c_0_s_U : component cnn_max_pool_1_ouchv
    generic map (
        DataWidth => 14,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_s_address0,
        ce0 => max_pool_1_out_c_0_s_ce0,
        we0 => max_pool_1_out_c_0_s_we0,
        d0 => max_pool_1_out_c_0_s_d0,
        q0 => max_pool_1_out_c_0_s_q0);

    max_pool_1_out_c_0_2_U : component cnn_max_pool_1_ouchv
    generic map (
        DataWidth => 14,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_2_address0,
        ce0 => max_pool_1_out_c_0_2_ce0,
        we0 => max_pool_1_out_c_0_2_we0,
        d0 => tmp_5_reg_21762,
        q0 => max_pool_1_out_c_0_2_q0);

    max_pool_1_out_c_0_3_U : component cnn_max_pool_1_ouchv
    generic map (
        DataWidth => 14,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_3_address0,
        ce0 => max_pool_1_out_c_0_3_ce0,
        we0 => max_pool_1_out_c_0_3_we0,
        d0 => grp_fu_18407_p15,
        q0 => max_pool_1_out_c_0_3_q0);

    max_pool_1_out_c_0_4_U : component cnn_max_pool_1_ouchv
    generic map (
        DataWidth => 14,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_4_address0,
        ce0 => max_pool_1_out_c_0_4_ce0,
        we0 => max_pool_1_out_c_0_4_we0,
        d0 => grp_fu_18447_p15,
        q0 => max_pool_1_out_c_0_4_q0);

    max_pool_1_out_c_0_5_U : component cnn_max_pool_1_ouchv
    generic map (
        DataWidth => 14,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_5_address0,
        ce0 => max_pool_1_out_c_0_5_ce0,
        we0 => max_pool_1_out_c_0_5_we0,
        d0 => tmp_12_reg_21584,
        q0 => max_pool_1_out_c_0_5_q0);

    max_pool_1_out_c_0_6_U : component cnn_max_pool_1_ouchv
    generic map (
        DataWidth => 14,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_6_address0,
        ce0 => max_pool_1_out_c_0_6_ce0,
        we0 => max_pool_1_out_c_0_6_we0,
        d0 => tmp_13_reg_21597,
        q0 => max_pool_1_out_c_0_6_q0);

    max_pool_1_out_c_0_7_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_7_address0,
        ce0 => max_pool_1_out_c_0_7_ce0,
        we0 => max_pool_1_out_c_0_7_we0,
        d0 => tmp_8_reg_21744,
        q0 => max_pool_1_out_c_0_7_q0);

    max_pool_1_out_c_0_8_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_8_address0,
        ce0 => max_pool_1_out_c_0_8_ce0,
        we0 => max_pool_1_out_c_0_8_we0,
        d0 => tmp_5_reg_21762,
        q0 => max_pool_1_out_c_0_8_q0);

    max_pool_1_out_c_0_9_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_9_address0,
        ce0 => max_pool_1_out_c_0_9_ce0,
        we0 => max_pool_1_out_c_0_9_we0,
        d0 => grp_fu_18407_p15,
        q0 => max_pool_1_out_c_0_9_q0);

    max_pool_1_out_c_0_10_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_10_address0,
        ce0 => max_pool_1_out_c_0_10_ce0,
        we0 => max_pool_1_out_c_0_10_we0,
        d0 => grp_fu_18447_p15,
        q0 => max_pool_1_out_c_0_10_q0);

    max_pool_1_out_c_0_11_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_11_address0,
        ce0 => max_pool_1_out_c_0_11_ce0,
        we0 => max_pool_1_out_c_0_11_we0,
        d0 => tmp_12_reg_21584,
        q0 => max_pool_1_out_c_0_11_q0);

    max_pool_1_out_c_0_12_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_12_address0,
        ce0 => max_pool_1_out_c_0_12_ce0,
        we0 => max_pool_1_out_c_0_12_we0,
        d0 => tmp_13_reg_21597,
        q0 => max_pool_1_out_c_0_12_q0);

    max_pool_1_out_c_0_13_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_13_address0,
        ce0 => max_pool_1_out_c_0_13_ce0,
        we0 => max_pool_1_out_c_0_13_we0,
        d0 => tmp_8_reg_21744,
        q0 => max_pool_1_out_c_0_13_q0);

    max_pool_1_out_c_0_14_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_14_address0,
        ce0 => max_pool_1_out_c_0_14_ce0,
        we0 => max_pool_1_out_c_0_14_we0,
        d0 => tmp_5_reg_21762,
        q0 => max_pool_1_out_c_0_14_q0);

    max_pool_1_out_c_0_15_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_15_address0,
        ce0 => max_pool_1_out_c_0_15_ce0,
        we0 => max_pool_1_out_c_0_15_we0,
        d0 => grp_fu_18407_p15,
        q0 => max_pool_1_out_c_0_15_q0);

    max_pool_1_out_c_0_16_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_16_address0,
        ce0 => max_pool_1_out_c_0_16_ce0,
        we0 => max_pool_1_out_c_0_16_we0,
        d0 => grp_fu_18447_p15,
        q0 => max_pool_1_out_c_0_16_q0);

    max_pool_1_out_c_0_17_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_17_address0,
        ce0 => max_pool_1_out_c_0_17_ce0,
        we0 => max_pool_1_out_c_0_17_we0,
        d0 => tmp_12_reg_21584,
        q0 => max_pool_1_out_c_0_17_q0);

    max_pool_1_out_c_0_18_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_0_18_address0,
        ce0 => max_pool_1_out_c_0_18_ce0,
        we0 => max_pool_1_out_c_0_18_we0,
        d0 => tmp_13_reg_21597,
        q0 => max_pool_1_out_c_0_18_q0);

    max_pool_1_out_c_1_s_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_s_address0,
        ce0 => max_pool_1_out_c_1_s_ce0,
        we0 => max_pool_1_out_c_1_s_we0,
        d0 => tmp_8_reg_21744,
        q0 => max_pool_1_out_c_1_s_q0);

    max_pool_1_out_c_1_1_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_1_address0,
        ce0 => max_pool_1_out_c_1_1_ce0,
        we0 => max_pool_1_out_c_1_1_we0,
        d0 => tmp_5_reg_21762,
        q0 => max_pool_1_out_c_1_1_q0);

    max_pool_1_out_c_1_2_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_2_address0,
        ce0 => max_pool_1_out_c_1_2_ce0,
        we0 => max_pool_1_out_c_1_2_we0,
        d0 => grp_fu_18407_p15,
        q0 => max_pool_1_out_c_1_2_q0);

    max_pool_1_out_c_1_3_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_3_address0,
        ce0 => max_pool_1_out_c_1_3_ce0,
        we0 => max_pool_1_out_c_1_3_we0,
        d0 => grp_fu_18447_p15,
        q0 => max_pool_1_out_c_1_3_q0);

    max_pool_1_out_c_1_4_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_4_address0,
        ce0 => max_pool_1_out_c_1_4_ce0,
        we0 => max_pool_1_out_c_1_4_we0,
        d0 => tmp_12_reg_21584,
        q0 => max_pool_1_out_c_1_4_q0);

    max_pool_1_out_c_1_5_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_5_address0,
        ce0 => max_pool_1_out_c_1_5_ce0,
        we0 => max_pool_1_out_c_1_5_we0,
        d0 => tmp_13_reg_21597,
        q0 => max_pool_1_out_c_1_5_q0);

    max_pool_1_out_c_1_6_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_6_address0,
        ce0 => max_pool_1_out_c_1_6_ce0,
        we0 => max_pool_1_out_c_1_6_we0,
        d0 => tmp_8_reg_21744,
        q0 => max_pool_1_out_c_1_6_q0);

    max_pool_1_out_c_1_7_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_7_address0,
        ce0 => max_pool_1_out_c_1_7_ce0,
        we0 => max_pool_1_out_c_1_7_we0,
        d0 => tmp_5_reg_21762,
        q0 => max_pool_1_out_c_1_7_q0);

    max_pool_1_out_c_1_8_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_8_address0,
        ce0 => max_pool_1_out_c_1_8_ce0,
        we0 => max_pool_1_out_c_1_8_we0,
        d0 => grp_fu_18407_p15,
        q0 => max_pool_1_out_c_1_8_q0);

    max_pool_1_out_c_1_9_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_9_address0,
        ce0 => max_pool_1_out_c_1_9_ce0,
        we0 => max_pool_1_out_c_1_9_we0,
        d0 => grp_fu_18447_p15,
        q0 => max_pool_1_out_c_1_9_q0);

    max_pool_1_out_c_1_10_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_10_address0,
        ce0 => max_pool_1_out_c_1_10_ce0,
        we0 => max_pool_1_out_c_1_10_we0,
        d0 => tmp_12_reg_21584,
        q0 => max_pool_1_out_c_1_10_q0);

    max_pool_1_out_c_1_11_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_11_address0,
        ce0 => max_pool_1_out_c_1_11_ce0,
        we0 => max_pool_1_out_c_1_11_we0,
        d0 => tmp_13_reg_21597,
        q0 => max_pool_1_out_c_1_11_q0);

    max_pool_1_out_c_1_12_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_12_address0,
        ce0 => max_pool_1_out_c_1_12_ce0,
        we0 => max_pool_1_out_c_1_12_we0,
        d0 => tmp_8_reg_21744,
        q0 => max_pool_1_out_c_1_12_q0);

    max_pool_1_out_c_1_13_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_13_address0,
        ce0 => max_pool_1_out_c_1_13_ce0,
        we0 => max_pool_1_out_c_1_13_we0,
        d0 => tmp_5_reg_21762,
        q0 => max_pool_1_out_c_1_13_q0);

    max_pool_1_out_c_1_14_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_14_address0,
        ce0 => max_pool_1_out_c_1_14_ce0,
        we0 => max_pool_1_out_c_1_14_we0,
        d0 => grp_fu_18407_p15,
        q0 => max_pool_1_out_c_1_14_q0);

    max_pool_1_out_c_1_15_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_15_address0,
        ce0 => max_pool_1_out_c_1_15_ce0,
        we0 => max_pool_1_out_c_1_15_we0,
        d0 => grp_fu_18447_p15,
        q0 => max_pool_1_out_c_1_15_q0);

    max_pool_1_out_c_1_16_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_16_address0,
        ce0 => max_pool_1_out_c_1_16_ce0,
        we0 => max_pool_1_out_c_1_16_we0,
        d0 => tmp_12_reg_21584,
        q0 => max_pool_1_out_c_1_16_q0);

    max_pool_1_out_c_1_17_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_1_17_address0,
        ce0 => max_pool_1_out_c_1_17_ce0,
        we0 => max_pool_1_out_c_1_17_we0,
        d0 => tmp_13_reg_21597,
        q0 => max_pool_1_out_c_1_17_q0);

    max_pool_1_out_c_2_s_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_s_address0,
        ce0 => max_pool_1_out_c_2_s_ce0,
        we0 => max_pool_1_out_c_2_s_we0,
        d0 => tmp_8_reg_21744,
        q0 => max_pool_1_out_c_2_s_q0);

    max_pool_1_out_c_2_1_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_1_address0,
        ce0 => max_pool_1_out_c_2_1_ce0,
        we0 => max_pool_1_out_c_2_1_we0,
        d0 => tmp_5_reg_21762,
        q0 => max_pool_1_out_c_2_1_q0);

    max_pool_1_out_c_2_2_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_2_address0,
        ce0 => max_pool_1_out_c_2_2_ce0,
        we0 => max_pool_1_out_c_2_2_we0,
        d0 => grp_fu_18407_p15,
        q0 => max_pool_1_out_c_2_2_q0);

    max_pool_1_out_c_2_3_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_3_address0,
        ce0 => max_pool_1_out_c_2_3_ce0,
        we0 => max_pool_1_out_c_2_3_we0,
        d0 => grp_fu_18447_p15,
        q0 => max_pool_1_out_c_2_3_q0);

    max_pool_1_out_c_2_4_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_4_address0,
        ce0 => max_pool_1_out_c_2_4_ce0,
        we0 => max_pool_1_out_c_2_4_we0,
        d0 => tmp_12_reg_21584,
        q0 => max_pool_1_out_c_2_4_q0);

    max_pool_1_out_c_2_5_U : component cnn_max_pool_1_oucnw
    generic map (
        DataWidth => 14,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_5_address0,
        ce0 => max_pool_1_out_c_2_5_ce0,
        we0 => max_pool_1_out_c_2_5_we0,
        d0 => tmp_13_reg_21597,
        q0 => max_pool_1_out_c_2_5_q0);

    max_pool_1_out_c_2_6_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_6_address0,
        ce0 => max_pool_1_out_c_2_6_ce0,
        we0 => max_pool_1_out_c_2_6_we0,
        d0 => tmp_8_reg_21744,
        q0 => max_pool_1_out_c_2_6_q0);

    max_pool_1_out_c_2_7_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_7_address0,
        ce0 => max_pool_1_out_c_2_7_ce0,
        we0 => max_pool_1_out_c_2_7_we0,
        d0 => tmp_5_reg_21762,
        q0 => max_pool_1_out_c_2_7_q0);

    max_pool_1_out_c_2_8_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_8_address0,
        ce0 => max_pool_1_out_c_2_8_ce0,
        we0 => max_pool_1_out_c_2_8_we0,
        d0 => grp_fu_18407_p15,
        q0 => max_pool_1_out_c_2_8_q0);

    max_pool_1_out_c_2_9_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_9_address0,
        ce0 => max_pool_1_out_c_2_9_ce0,
        we0 => max_pool_1_out_c_2_9_we0,
        d0 => grp_fu_18447_p15,
        q0 => max_pool_1_out_c_2_9_q0);

    max_pool_1_out_c_2_10_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_10_address0,
        ce0 => max_pool_1_out_c_2_10_ce0,
        we0 => max_pool_1_out_c_2_10_we0,
        d0 => tmp_12_reg_21584,
        q0 => max_pool_1_out_c_2_10_q0);

    max_pool_1_out_c_2_11_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_11_address0,
        ce0 => max_pool_1_out_c_2_11_ce0,
        we0 => max_pool_1_out_c_2_11_we0,
        d0 => tmp_13_reg_21597,
        q0 => max_pool_1_out_c_2_11_q0);

    max_pool_1_out_c_2_12_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_12_address0,
        ce0 => max_pool_1_out_c_2_12_ce0,
        we0 => max_pool_1_out_c_2_12_we0,
        d0 => tmp_8_reg_21744,
        q0 => max_pool_1_out_c_2_12_q0);

    max_pool_1_out_c_2_13_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_13_address0,
        ce0 => max_pool_1_out_c_2_13_ce0,
        we0 => max_pool_1_out_c_2_13_we0,
        d0 => tmp_5_reg_21762,
        q0 => max_pool_1_out_c_2_13_q0);

    max_pool_1_out_c_2_14_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_14_address0,
        ce0 => max_pool_1_out_c_2_14_ce0,
        we0 => max_pool_1_out_c_2_14_we0,
        d0 => grp_fu_18407_p15,
        q0 => max_pool_1_out_c_2_14_q0);

    max_pool_1_out_c_2_15_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_15_address0,
        ce0 => max_pool_1_out_c_2_15_ce0,
        we0 => max_pool_1_out_c_2_15_we0,
        d0 => grp_fu_18447_p15,
        q0 => max_pool_1_out_c_2_15_q0);

    max_pool_1_out_c_2_16_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_16_address0,
        ce0 => max_pool_1_out_c_2_16_ce0,
        we0 => max_pool_1_out_c_2_16_we0,
        d0 => tmp_12_reg_21584,
        q0 => max_pool_1_out_c_2_16_q0);

    max_pool_1_out_c_2_17_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_1_out_c_2_17_address0,
        ce0 => max_pool_1_out_c_2_17_ce0,
        we0 => max_pool_1_out_c_2_17_we0,
        d0 => tmp_13_reg_21597,
        q0 => max_pool_1_out_c_2_17_q0);

    conv_2_out_V_U : component cnn_conv_2_out_V
    generic map (
        DataWidth => 14,
        AddressRange => 1936,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_V_address0,
        ce0 => conv_2_out_V_ce0,
        we0 => conv_2_out_V_we0,
        d0 => conv_2_out_V_d0,
        q0 => conv_2_out_V_q0,
        address1 => conv_2_out_V_address1,
        ce1 => conv_2_out_V_ce1,
        q1 => conv_2_out_V_q1);

    conv_2_out_c_0_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_0_V_address0,
        ce0 => conv_2_out_c_0_0_V_ce0,
        we0 => conv_2_out_c_0_0_V_we0,
        d0 => conv_2_out_c_0_0_V_d0,
        q0 => conv_2_out_c_0_0_V_q0,
        address1 => conv_2_out_c_0_0_V_address1,
        ce1 => conv_2_out_c_0_0_V_ce1,
        we1 => conv_2_out_c_0_0_V_we1,
        d1 => conv_2_out_c_0_0_V_d1);

    conv_2_out_c_0_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_1_V_address0,
        ce0 => conv_2_out_c_0_1_V_ce0,
        we0 => conv_2_out_c_0_1_V_we0,
        d0 => conv_2_out_c_0_1_V_d0,
        q0 => conv_2_out_c_0_1_V_q0,
        address1 => conv_2_out_c_0_1_V_address1,
        ce1 => conv_2_out_c_0_1_V_ce1,
        we1 => conv_2_out_c_0_1_V_we1,
        d1 => conv_2_out_c_0_1_V_d1);

    conv_2_out_c_0_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_2_V_address0,
        ce0 => conv_2_out_c_0_2_V_ce0,
        we0 => conv_2_out_c_0_2_V_we0,
        d0 => conv_2_out_c_0_2_V_d0,
        q0 => conv_2_out_c_0_2_V_q0,
        address1 => conv_2_out_c_0_2_V_address1,
        ce1 => conv_2_out_c_0_2_V_ce1,
        we1 => conv_2_out_c_0_2_V_we1,
        d1 => conv_2_out_c_0_2_V_d1);

    conv_2_out_c_0_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_3_V_address0,
        ce0 => conv_2_out_c_0_3_V_ce0,
        we0 => conv_2_out_c_0_3_V_we0,
        d0 => conv_2_out_c_0_3_V_d0,
        q0 => conv_2_out_c_0_3_V_q0,
        address1 => conv_2_out_c_0_3_V_address1,
        ce1 => conv_2_out_c_0_3_V_ce1,
        we1 => conv_2_out_c_0_3_V_we1,
        d1 => conv_2_out_c_0_3_V_d1);

    conv_2_out_c_0_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_4_V_address0,
        ce0 => conv_2_out_c_0_4_V_ce0,
        we0 => conv_2_out_c_0_4_V_we0,
        d0 => conv_2_out_c_0_4_V_d0,
        q0 => conv_2_out_c_0_4_V_q0,
        address1 => conv_2_out_c_0_4_V_address1,
        ce1 => conv_2_out_c_0_4_V_ce1,
        we1 => conv_2_out_c_0_4_V_we1,
        d1 => conv_2_out_c_0_4_V_d1);

    conv_2_out_c_0_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_5_V_address0,
        ce0 => conv_2_out_c_0_5_V_ce0,
        we0 => conv_2_out_c_0_5_V_we0,
        d0 => conv_2_out_c_0_5_V_d0,
        q0 => conv_2_out_c_0_5_V_q0,
        address1 => conv_2_out_c_0_5_V_address1,
        ce1 => conv_2_out_c_0_5_V_ce1,
        we1 => conv_2_out_c_0_5_V_we1,
        d1 => conv_2_out_c_0_5_V_d1);

    conv_2_out_c_0_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_6_V_address0,
        ce0 => conv_2_out_c_0_6_V_ce0,
        we0 => conv_2_out_c_0_6_V_we0,
        d0 => conv_2_out_c_0_6_V_d0,
        q0 => conv_2_out_c_0_6_V_q0,
        address1 => conv_2_out_c_0_6_V_address1,
        ce1 => conv_2_out_c_0_6_V_ce1,
        we1 => conv_2_out_c_0_6_V_we1,
        d1 => conv_2_out_c_0_6_V_d1);

    conv_2_out_c_0_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_7_V_address0,
        ce0 => conv_2_out_c_0_7_V_ce0,
        we0 => conv_2_out_c_0_7_V_we0,
        d0 => conv_2_out_c_0_7_V_d0,
        q0 => conv_2_out_c_0_7_V_q0,
        address1 => conv_2_out_c_0_7_V_address1,
        ce1 => conv_2_out_c_0_7_V_ce1,
        we1 => conv_2_out_c_0_7_V_we1,
        d1 => conv_2_out_c_0_7_V_d1);

    conv_2_out_c_0_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_8_V_address0,
        ce0 => conv_2_out_c_0_8_V_ce0,
        we0 => conv_2_out_c_0_8_V_we0,
        d0 => conv_2_out_c_0_8_V_d0,
        q0 => conv_2_out_c_0_8_V_q0,
        address1 => conv_2_out_c_0_8_V_address1,
        ce1 => conv_2_out_c_0_8_V_ce1,
        we1 => conv_2_out_c_0_8_V_we1,
        d1 => conv_2_out_c_0_8_V_d1);

    conv_2_out_c_0_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_0_9_V_address0,
        ce0 => conv_2_out_c_0_9_V_ce0,
        we0 => conv_2_out_c_0_9_V_we0,
        d0 => conv_2_out_c_0_9_V_d0,
        q0 => conv_2_out_c_0_9_V_q0,
        address1 => conv_2_out_c_0_9_V_address1,
        ce1 => conv_2_out_c_0_9_V_ce1,
        we1 => conv_2_out_c_0_9_V_we1,
        d1 => conv_2_out_c_0_9_V_d1);

    conv_2_out_c_1_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_0_V_address0,
        ce0 => conv_2_out_c_1_0_V_ce0,
        we0 => conv_2_out_c_1_0_V_we0,
        d0 => conv_2_out_c_1_0_V_d0,
        q0 => conv_2_out_c_1_0_V_q0,
        address1 => conv_2_out_c_1_0_V_address1,
        ce1 => conv_2_out_c_1_0_V_ce1,
        we1 => conv_2_out_c_1_0_V_we1,
        d1 => conv_2_out_c_1_0_V_d1);

    conv_2_out_c_1_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_1_V_address0,
        ce0 => conv_2_out_c_1_1_V_ce0,
        we0 => conv_2_out_c_1_1_V_we0,
        d0 => conv_2_out_c_1_1_V_d0,
        q0 => conv_2_out_c_1_1_V_q0,
        address1 => conv_2_out_c_1_1_V_address1,
        ce1 => conv_2_out_c_1_1_V_ce1,
        we1 => conv_2_out_c_1_1_V_we1,
        d1 => conv_2_out_c_1_1_V_d1);

    conv_2_out_c_1_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_2_V_address0,
        ce0 => conv_2_out_c_1_2_V_ce0,
        we0 => conv_2_out_c_1_2_V_we0,
        d0 => conv_2_out_c_1_2_V_d0,
        q0 => conv_2_out_c_1_2_V_q0,
        address1 => conv_2_out_c_1_2_V_address1,
        ce1 => conv_2_out_c_1_2_V_ce1,
        we1 => conv_2_out_c_1_2_V_we1,
        d1 => conv_2_out_c_1_2_V_d1);

    conv_2_out_c_1_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_3_V_address0,
        ce0 => conv_2_out_c_1_3_V_ce0,
        we0 => conv_2_out_c_1_3_V_we0,
        d0 => conv_2_out_c_1_3_V_d0,
        q0 => conv_2_out_c_1_3_V_q0,
        address1 => conv_2_out_c_1_3_V_address1,
        ce1 => conv_2_out_c_1_3_V_ce1,
        we1 => conv_2_out_c_1_3_V_we1,
        d1 => conv_2_out_c_1_3_V_d1);

    conv_2_out_c_1_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_4_V_address0,
        ce0 => conv_2_out_c_1_4_V_ce0,
        we0 => conv_2_out_c_1_4_V_we0,
        d0 => conv_2_out_c_1_4_V_d0,
        q0 => conv_2_out_c_1_4_V_q0,
        address1 => conv_2_out_c_1_4_V_address1,
        ce1 => conv_2_out_c_1_4_V_ce1,
        we1 => conv_2_out_c_1_4_V_we1,
        d1 => conv_2_out_c_1_4_V_d1);

    conv_2_out_c_1_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_5_V_address0,
        ce0 => conv_2_out_c_1_5_V_ce0,
        we0 => conv_2_out_c_1_5_V_we0,
        d0 => conv_2_out_c_1_5_V_d0,
        q0 => conv_2_out_c_1_5_V_q0,
        address1 => conv_2_out_c_1_5_V_address1,
        ce1 => conv_2_out_c_1_5_V_ce1,
        we1 => conv_2_out_c_1_5_V_we1,
        d1 => conv_2_out_c_1_5_V_d1);

    conv_2_out_c_1_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_6_V_address0,
        ce0 => conv_2_out_c_1_6_V_ce0,
        we0 => conv_2_out_c_1_6_V_we0,
        d0 => conv_2_out_c_1_6_V_d0,
        q0 => conv_2_out_c_1_6_V_q0,
        address1 => conv_2_out_c_1_6_V_address1,
        ce1 => conv_2_out_c_1_6_V_ce1,
        we1 => conv_2_out_c_1_6_V_we1,
        d1 => conv_2_out_c_1_6_V_d1);

    conv_2_out_c_1_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_7_V_address0,
        ce0 => conv_2_out_c_1_7_V_ce0,
        we0 => conv_2_out_c_1_7_V_we0,
        d0 => conv_2_out_c_1_7_V_d0,
        q0 => conv_2_out_c_1_7_V_q0,
        address1 => conv_2_out_c_1_7_V_address1,
        ce1 => conv_2_out_c_1_7_V_ce1,
        we1 => conv_2_out_c_1_7_V_we1,
        d1 => conv_2_out_c_1_7_V_d1);

    conv_2_out_c_1_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_8_V_address0,
        ce0 => conv_2_out_c_1_8_V_ce0,
        we0 => conv_2_out_c_1_8_V_we0,
        d0 => conv_2_out_c_1_8_V_d0,
        q0 => conv_2_out_c_1_8_V_q0,
        address1 => conv_2_out_c_1_8_V_address1,
        ce1 => conv_2_out_c_1_8_V_ce1,
        we1 => conv_2_out_c_1_8_V_we1,
        d1 => conv_2_out_c_1_8_V_d1);

    conv_2_out_c_1_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_1_9_V_address0,
        ce0 => conv_2_out_c_1_9_V_ce0,
        we0 => conv_2_out_c_1_9_V_we0,
        d0 => conv_2_out_c_1_9_V_d0,
        q0 => conv_2_out_c_1_9_V_q0,
        address1 => conv_2_out_c_1_9_V_address1,
        ce1 => conv_2_out_c_1_9_V_ce1,
        we1 => conv_2_out_c_1_9_V_we1,
        d1 => conv_2_out_c_1_9_V_d1);

    conv_2_out_c_2_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_0_V_address0,
        ce0 => conv_2_out_c_2_0_V_ce0,
        we0 => conv_2_out_c_2_0_V_we0,
        d0 => conv_2_out_c_2_0_V_d0,
        q0 => conv_2_out_c_2_0_V_q0,
        address1 => conv_2_out_c_2_0_V_address1,
        ce1 => conv_2_out_c_2_0_V_ce1,
        we1 => conv_2_out_c_2_0_V_we1,
        d1 => conv_2_out_c_2_0_V_d1);

    conv_2_out_c_2_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_1_V_address0,
        ce0 => conv_2_out_c_2_1_V_ce0,
        we0 => conv_2_out_c_2_1_V_we0,
        d0 => conv_2_out_c_2_1_V_d0,
        q0 => conv_2_out_c_2_1_V_q0,
        address1 => conv_2_out_c_2_1_V_address1,
        ce1 => conv_2_out_c_2_1_V_ce1,
        we1 => conv_2_out_c_2_1_V_we1,
        d1 => conv_2_out_c_2_1_V_d1);

    conv_2_out_c_2_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_2_V_address0,
        ce0 => conv_2_out_c_2_2_V_ce0,
        we0 => conv_2_out_c_2_2_V_we0,
        d0 => conv_2_out_c_2_2_V_d0,
        q0 => conv_2_out_c_2_2_V_q0,
        address1 => conv_2_out_c_2_2_V_address1,
        ce1 => conv_2_out_c_2_2_V_ce1,
        we1 => conv_2_out_c_2_2_V_we1,
        d1 => conv_2_out_c_2_2_V_d1);

    conv_2_out_c_2_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_3_V_address0,
        ce0 => conv_2_out_c_2_3_V_ce0,
        we0 => conv_2_out_c_2_3_V_we0,
        d0 => conv_2_out_c_2_3_V_d0,
        q0 => conv_2_out_c_2_3_V_q0,
        address1 => conv_2_out_c_2_3_V_address1,
        ce1 => conv_2_out_c_2_3_V_ce1,
        we1 => conv_2_out_c_2_3_V_we1,
        d1 => conv_2_out_c_2_3_V_d1);

    conv_2_out_c_2_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_4_V_address0,
        ce0 => conv_2_out_c_2_4_V_ce0,
        we0 => conv_2_out_c_2_4_V_we0,
        d0 => conv_2_out_c_2_4_V_d0,
        q0 => conv_2_out_c_2_4_V_q0,
        address1 => conv_2_out_c_2_4_V_address1,
        ce1 => conv_2_out_c_2_4_V_ce1,
        we1 => conv_2_out_c_2_4_V_we1,
        d1 => conv_2_out_c_2_4_V_d1);

    conv_2_out_c_2_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_5_V_address0,
        ce0 => conv_2_out_c_2_5_V_ce0,
        we0 => conv_2_out_c_2_5_V_we0,
        d0 => conv_2_out_c_2_5_V_d0,
        q0 => conv_2_out_c_2_5_V_q0,
        address1 => conv_2_out_c_2_5_V_address1,
        ce1 => conv_2_out_c_2_5_V_ce1,
        we1 => conv_2_out_c_2_5_V_we1,
        d1 => conv_2_out_c_2_5_V_d1);

    conv_2_out_c_2_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_6_V_address0,
        ce0 => conv_2_out_c_2_6_V_ce0,
        we0 => conv_2_out_c_2_6_V_we0,
        d0 => conv_2_out_c_2_6_V_d0,
        q0 => conv_2_out_c_2_6_V_q0,
        address1 => conv_2_out_c_2_6_V_address1,
        ce1 => conv_2_out_c_2_6_V_ce1,
        we1 => conv_2_out_c_2_6_V_we1,
        d1 => conv_2_out_c_2_6_V_d1);

    conv_2_out_c_2_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_7_V_address0,
        ce0 => conv_2_out_c_2_7_V_ce0,
        we0 => conv_2_out_c_2_7_V_we0,
        d0 => conv_2_out_c_2_7_V_d0,
        q0 => conv_2_out_c_2_7_V_q0,
        address1 => conv_2_out_c_2_7_V_address1,
        ce1 => conv_2_out_c_2_7_V_ce1,
        we1 => conv_2_out_c_2_7_V_we1,
        d1 => conv_2_out_c_2_7_V_d1);

    conv_2_out_c_2_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_8_V_address0,
        ce0 => conv_2_out_c_2_8_V_ce0,
        we0 => conv_2_out_c_2_8_V_we0,
        d0 => conv_2_out_c_2_8_V_d0,
        q0 => conv_2_out_c_2_8_V_q0,
        address1 => conv_2_out_c_2_8_V_address1,
        ce1 => conv_2_out_c_2_8_V_ce1,
        we1 => conv_2_out_c_2_8_V_we1,
        d1 => conv_2_out_c_2_8_V_d1);

    conv_2_out_c_2_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_2_9_V_address0,
        ce0 => conv_2_out_c_2_9_V_ce0,
        we0 => conv_2_out_c_2_9_V_we0,
        d0 => conv_2_out_c_2_9_V_d0,
        q0 => conv_2_out_c_2_9_V_q0,
        address1 => conv_2_out_c_2_9_V_address1,
        ce1 => conv_2_out_c_2_9_V_ce1,
        we1 => conv_2_out_c_2_9_V_we1,
        d1 => conv_2_out_c_2_9_V_d1);

    conv_2_out_c_3_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_0_V_address0,
        ce0 => conv_2_out_c_3_0_V_ce0,
        we0 => conv_2_out_c_3_0_V_we0,
        d0 => conv_2_out_c_3_0_V_d0,
        q0 => conv_2_out_c_3_0_V_q0,
        address1 => conv_2_out_c_3_0_V_address1,
        ce1 => conv_2_out_c_3_0_V_ce1,
        we1 => conv_2_out_c_3_0_V_we1,
        d1 => conv_2_out_c_3_0_V_d1);

    conv_2_out_c_3_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_1_V_address0,
        ce0 => conv_2_out_c_3_1_V_ce0,
        we0 => conv_2_out_c_3_1_V_we0,
        d0 => conv_2_out_c_3_1_V_d0,
        q0 => conv_2_out_c_3_1_V_q0,
        address1 => conv_2_out_c_3_1_V_address1,
        ce1 => conv_2_out_c_3_1_V_ce1,
        we1 => conv_2_out_c_3_1_V_we1,
        d1 => conv_2_out_c_3_1_V_d1);

    conv_2_out_c_3_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_2_V_address0,
        ce0 => conv_2_out_c_3_2_V_ce0,
        we0 => conv_2_out_c_3_2_V_we0,
        d0 => conv_2_out_c_3_2_V_d0,
        q0 => conv_2_out_c_3_2_V_q0,
        address1 => conv_2_out_c_3_2_V_address1,
        ce1 => conv_2_out_c_3_2_V_ce1,
        we1 => conv_2_out_c_3_2_V_we1,
        d1 => conv_2_out_c_3_2_V_d1);

    conv_2_out_c_3_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_3_V_address0,
        ce0 => conv_2_out_c_3_3_V_ce0,
        we0 => conv_2_out_c_3_3_V_we0,
        d0 => conv_2_out_c_3_3_V_d0,
        q0 => conv_2_out_c_3_3_V_q0,
        address1 => conv_2_out_c_3_3_V_address1,
        ce1 => conv_2_out_c_3_3_V_ce1,
        we1 => conv_2_out_c_3_3_V_we1,
        d1 => conv_2_out_c_3_3_V_d1);

    conv_2_out_c_3_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_4_V_address0,
        ce0 => conv_2_out_c_3_4_V_ce0,
        we0 => conv_2_out_c_3_4_V_we0,
        d0 => conv_2_out_c_3_4_V_d0,
        q0 => conv_2_out_c_3_4_V_q0,
        address1 => conv_2_out_c_3_4_V_address1,
        ce1 => conv_2_out_c_3_4_V_ce1,
        we1 => conv_2_out_c_3_4_V_we1,
        d1 => conv_2_out_c_3_4_V_d1);

    conv_2_out_c_3_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_5_V_address0,
        ce0 => conv_2_out_c_3_5_V_ce0,
        we0 => conv_2_out_c_3_5_V_we0,
        d0 => conv_2_out_c_3_5_V_d0,
        q0 => conv_2_out_c_3_5_V_q0,
        address1 => conv_2_out_c_3_5_V_address1,
        ce1 => conv_2_out_c_3_5_V_ce1,
        we1 => conv_2_out_c_3_5_V_we1,
        d1 => conv_2_out_c_3_5_V_d1);

    conv_2_out_c_3_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_6_V_address0,
        ce0 => conv_2_out_c_3_6_V_ce0,
        we0 => conv_2_out_c_3_6_V_we0,
        d0 => conv_2_out_c_3_6_V_d0,
        q0 => conv_2_out_c_3_6_V_q0,
        address1 => conv_2_out_c_3_6_V_address1,
        ce1 => conv_2_out_c_3_6_V_ce1,
        we1 => conv_2_out_c_3_6_V_we1,
        d1 => conv_2_out_c_3_6_V_d1);

    conv_2_out_c_3_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_7_V_address0,
        ce0 => conv_2_out_c_3_7_V_ce0,
        we0 => conv_2_out_c_3_7_V_we0,
        d0 => conv_2_out_c_3_7_V_d0,
        q0 => conv_2_out_c_3_7_V_q0,
        address1 => conv_2_out_c_3_7_V_address1,
        ce1 => conv_2_out_c_3_7_V_ce1,
        we1 => conv_2_out_c_3_7_V_we1,
        d1 => conv_2_out_c_3_7_V_d1);

    conv_2_out_c_3_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_8_V_address0,
        ce0 => conv_2_out_c_3_8_V_ce0,
        we0 => conv_2_out_c_3_8_V_we0,
        d0 => conv_2_out_c_3_8_V_d0,
        q0 => conv_2_out_c_3_8_V_q0,
        address1 => conv_2_out_c_3_8_V_address1,
        ce1 => conv_2_out_c_3_8_V_ce1,
        we1 => conv_2_out_c_3_8_V_we1,
        d1 => conv_2_out_c_3_8_V_d1);

    conv_2_out_c_3_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_3_9_V_address0,
        ce0 => conv_2_out_c_3_9_V_ce0,
        we0 => conv_2_out_c_3_9_V_we0,
        d0 => conv_2_out_c_3_9_V_d0,
        q0 => conv_2_out_c_3_9_V_q0,
        address1 => conv_2_out_c_3_9_V_address1,
        ce1 => conv_2_out_c_3_9_V_ce1,
        we1 => conv_2_out_c_3_9_V_we1,
        d1 => conv_2_out_c_3_9_V_d1);

    conv_2_out_c_4_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_0_V_address0,
        ce0 => conv_2_out_c_4_0_V_ce0,
        we0 => conv_2_out_c_4_0_V_we0,
        d0 => conv_2_out_c_4_0_V_d0,
        q0 => conv_2_out_c_4_0_V_q0,
        address1 => conv_2_out_c_4_0_V_address1,
        ce1 => conv_2_out_c_4_0_V_ce1,
        we1 => conv_2_out_c_4_0_V_we1,
        d1 => conv_2_out_c_4_0_V_d1);

    conv_2_out_c_4_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_1_V_address0,
        ce0 => conv_2_out_c_4_1_V_ce0,
        we0 => conv_2_out_c_4_1_V_we0,
        d0 => conv_2_out_c_4_1_V_d0,
        q0 => conv_2_out_c_4_1_V_q0,
        address1 => conv_2_out_c_4_1_V_address1,
        ce1 => conv_2_out_c_4_1_V_ce1,
        we1 => conv_2_out_c_4_1_V_we1,
        d1 => conv_2_out_c_4_1_V_d1);

    conv_2_out_c_4_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_2_V_address0,
        ce0 => conv_2_out_c_4_2_V_ce0,
        we0 => conv_2_out_c_4_2_V_we0,
        d0 => conv_2_out_c_4_2_V_d0,
        q0 => conv_2_out_c_4_2_V_q0,
        address1 => conv_2_out_c_4_2_V_address1,
        ce1 => conv_2_out_c_4_2_V_ce1,
        we1 => conv_2_out_c_4_2_V_we1,
        d1 => conv_2_out_c_4_2_V_d1);

    conv_2_out_c_4_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_3_V_address0,
        ce0 => conv_2_out_c_4_3_V_ce0,
        we0 => conv_2_out_c_4_3_V_we0,
        d0 => conv_2_out_c_4_3_V_d0,
        q0 => conv_2_out_c_4_3_V_q0,
        address1 => conv_2_out_c_4_3_V_address1,
        ce1 => conv_2_out_c_4_3_V_ce1,
        we1 => conv_2_out_c_4_3_V_we1,
        d1 => conv_2_out_c_4_3_V_d1);

    conv_2_out_c_4_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_4_V_address0,
        ce0 => conv_2_out_c_4_4_V_ce0,
        we0 => conv_2_out_c_4_4_V_we0,
        d0 => conv_2_out_c_4_4_V_d0,
        q0 => conv_2_out_c_4_4_V_q0,
        address1 => conv_2_out_c_4_4_V_address1,
        ce1 => conv_2_out_c_4_4_V_ce1,
        we1 => conv_2_out_c_4_4_V_we1,
        d1 => conv_2_out_c_4_4_V_d1);

    conv_2_out_c_4_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_5_V_address0,
        ce0 => conv_2_out_c_4_5_V_ce0,
        we0 => conv_2_out_c_4_5_V_we0,
        d0 => conv_2_out_c_4_5_V_d0,
        q0 => conv_2_out_c_4_5_V_q0,
        address1 => conv_2_out_c_4_5_V_address1,
        ce1 => conv_2_out_c_4_5_V_ce1,
        we1 => conv_2_out_c_4_5_V_we1,
        d1 => conv_2_out_c_4_5_V_d1);

    conv_2_out_c_4_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_6_V_address0,
        ce0 => conv_2_out_c_4_6_V_ce0,
        we0 => conv_2_out_c_4_6_V_we0,
        d0 => conv_2_out_c_4_6_V_d0,
        q0 => conv_2_out_c_4_6_V_q0,
        address1 => conv_2_out_c_4_6_V_address1,
        ce1 => conv_2_out_c_4_6_V_ce1,
        we1 => conv_2_out_c_4_6_V_we1,
        d1 => conv_2_out_c_4_6_V_d1);

    conv_2_out_c_4_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_7_V_address0,
        ce0 => conv_2_out_c_4_7_V_ce0,
        we0 => conv_2_out_c_4_7_V_we0,
        d0 => conv_2_out_c_4_7_V_d0,
        q0 => conv_2_out_c_4_7_V_q0,
        address1 => conv_2_out_c_4_7_V_address1,
        ce1 => conv_2_out_c_4_7_V_ce1,
        we1 => conv_2_out_c_4_7_V_we1,
        d1 => conv_2_out_c_4_7_V_d1);

    conv_2_out_c_4_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_8_V_address0,
        ce0 => conv_2_out_c_4_8_V_ce0,
        we0 => conv_2_out_c_4_8_V_we0,
        d0 => conv_2_out_c_4_8_V_d0,
        q0 => conv_2_out_c_4_8_V_q0,
        address1 => conv_2_out_c_4_8_V_address1,
        ce1 => conv_2_out_c_4_8_V_ce1,
        we1 => conv_2_out_c_4_8_V_we1,
        d1 => conv_2_out_c_4_8_V_d1);

    conv_2_out_c_4_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_4_9_V_address0,
        ce0 => conv_2_out_c_4_9_V_ce0,
        we0 => conv_2_out_c_4_9_V_we0,
        d0 => conv_2_out_c_4_9_V_d0,
        q0 => conv_2_out_c_4_9_V_q0,
        address1 => conv_2_out_c_4_9_V_address1,
        ce1 => conv_2_out_c_4_9_V_ce1,
        we1 => conv_2_out_c_4_9_V_we1,
        d1 => conv_2_out_c_4_9_V_d1);

    conv_2_out_c_5_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_0_V_address0,
        ce0 => conv_2_out_c_5_0_V_ce0,
        we0 => conv_2_out_c_5_0_V_we0,
        d0 => conv_2_out_c_5_0_V_d0,
        q0 => conv_2_out_c_5_0_V_q0,
        address1 => conv_2_out_c_5_0_V_address1,
        ce1 => conv_2_out_c_5_0_V_ce1,
        we1 => conv_2_out_c_5_0_V_we1,
        d1 => conv_2_out_c_5_0_V_d1);

    conv_2_out_c_5_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_1_V_address0,
        ce0 => conv_2_out_c_5_1_V_ce0,
        we0 => conv_2_out_c_5_1_V_we0,
        d0 => conv_2_out_c_5_1_V_d0,
        q0 => conv_2_out_c_5_1_V_q0,
        address1 => conv_2_out_c_5_1_V_address1,
        ce1 => conv_2_out_c_5_1_V_ce1,
        we1 => conv_2_out_c_5_1_V_we1,
        d1 => conv_2_out_c_5_1_V_d1);

    conv_2_out_c_5_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_2_V_address0,
        ce0 => conv_2_out_c_5_2_V_ce0,
        we0 => conv_2_out_c_5_2_V_we0,
        d0 => conv_2_out_c_5_2_V_d0,
        q0 => conv_2_out_c_5_2_V_q0,
        address1 => conv_2_out_c_5_2_V_address1,
        ce1 => conv_2_out_c_5_2_V_ce1,
        we1 => conv_2_out_c_5_2_V_we1,
        d1 => conv_2_out_c_5_2_V_d1);

    conv_2_out_c_5_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_3_V_address0,
        ce0 => conv_2_out_c_5_3_V_ce0,
        we0 => conv_2_out_c_5_3_V_we0,
        d0 => conv_2_out_c_5_3_V_d0,
        q0 => conv_2_out_c_5_3_V_q0,
        address1 => conv_2_out_c_5_3_V_address1,
        ce1 => conv_2_out_c_5_3_V_ce1,
        we1 => conv_2_out_c_5_3_V_we1,
        d1 => conv_2_out_c_5_3_V_d1);

    conv_2_out_c_5_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_4_V_address0,
        ce0 => conv_2_out_c_5_4_V_ce0,
        we0 => conv_2_out_c_5_4_V_we0,
        d0 => conv_2_out_c_5_4_V_d0,
        q0 => conv_2_out_c_5_4_V_q0,
        address1 => conv_2_out_c_5_4_V_address1,
        ce1 => conv_2_out_c_5_4_V_ce1,
        we1 => conv_2_out_c_5_4_V_we1,
        d1 => conv_2_out_c_5_4_V_d1);

    conv_2_out_c_5_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_5_V_address0,
        ce0 => conv_2_out_c_5_5_V_ce0,
        we0 => conv_2_out_c_5_5_V_we0,
        d0 => conv_2_out_c_5_5_V_d0,
        q0 => conv_2_out_c_5_5_V_q0,
        address1 => conv_2_out_c_5_5_V_address1,
        ce1 => conv_2_out_c_5_5_V_ce1,
        we1 => conv_2_out_c_5_5_V_we1,
        d1 => conv_2_out_c_5_5_V_d1);

    conv_2_out_c_5_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_6_V_address0,
        ce0 => conv_2_out_c_5_6_V_ce0,
        we0 => conv_2_out_c_5_6_V_we0,
        d0 => conv_2_out_c_5_6_V_d0,
        q0 => conv_2_out_c_5_6_V_q0,
        address1 => conv_2_out_c_5_6_V_address1,
        ce1 => conv_2_out_c_5_6_V_ce1,
        we1 => conv_2_out_c_5_6_V_we1,
        d1 => conv_2_out_c_5_6_V_d1);

    conv_2_out_c_5_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_7_V_address0,
        ce0 => conv_2_out_c_5_7_V_ce0,
        we0 => conv_2_out_c_5_7_V_we0,
        d0 => conv_2_out_c_5_7_V_d0,
        q0 => conv_2_out_c_5_7_V_q0,
        address1 => conv_2_out_c_5_7_V_address1,
        ce1 => conv_2_out_c_5_7_V_ce1,
        we1 => conv_2_out_c_5_7_V_we1,
        d1 => conv_2_out_c_5_7_V_d1);

    conv_2_out_c_5_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_8_V_address0,
        ce0 => conv_2_out_c_5_8_V_ce0,
        we0 => conv_2_out_c_5_8_V_we0,
        d0 => conv_2_out_c_5_8_V_d0,
        q0 => conv_2_out_c_5_8_V_q0,
        address1 => conv_2_out_c_5_8_V_address1,
        ce1 => conv_2_out_c_5_8_V_ce1,
        we1 => conv_2_out_c_5_8_V_we1,
        d1 => conv_2_out_c_5_8_V_d1);

    conv_2_out_c_5_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_5_9_V_address0,
        ce0 => conv_2_out_c_5_9_V_ce0,
        we0 => conv_2_out_c_5_9_V_we0,
        d0 => conv_2_out_c_5_9_V_d0,
        q0 => conv_2_out_c_5_9_V_q0,
        address1 => conv_2_out_c_5_9_V_address1,
        ce1 => conv_2_out_c_5_9_V_ce1,
        we1 => conv_2_out_c_5_9_V_we1,
        d1 => conv_2_out_c_5_9_V_d1);

    conv_2_out_c_6_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_0_V_address0,
        ce0 => conv_2_out_c_6_0_V_ce0,
        we0 => conv_2_out_c_6_0_V_we0,
        d0 => conv_2_out_c_6_0_V_d0,
        q0 => conv_2_out_c_6_0_V_q0,
        address1 => conv_2_out_c_6_0_V_address1,
        ce1 => conv_2_out_c_6_0_V_ce1,
        we1 => conv_2_out_c_6_0_V_we1,
        d1 => conv_2_out_c_6_0_V_d1);

    conv_2_out_c_6_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_1_V_address0,
        ce0 => conv_2_out_c_6_1_V_ce0,
        we0 => conv_2_out_c_6_1_V_we0,
        d0 => conv_2_out_c_6_1_V_d0,
        q0 => conv_2_out_c_6_1_V_q0,
        address1 => conv_2_out_c_6_1_V_address1,
        ce1 => conv_2_out_c_6_1_V_ce1,
        we1 => conv_2_out_c_6_1_V_we1,
        d1 => conv_2_out_c_6_1_V_d1);

    conv_2_out_c_6_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_2_V_address0,
        ce0 => conv_2_out_c_6_2_V_ce0,
        we0 => conv_2_out_c_6_2_V_we0,
        d0 => conv_2_out_c_6_2_V_d0,
        q0 => conv_2_out_c_6_2_V_q0,
        address1 => conv_2_out_c_6_2_V_address1,
        ce1 => conv_2_out_c_6_2_V_ce1,
        we1 => conv_2_out_c_6_2_V_we1,
        d1 => conv_2_out_c_6_2_V_d1);

    conv_2_out_c_6_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_3_V_address0,
        ce0 => conv_2_out_c_6_3_V_ce0,
        we0 => conv_2_out_c_6_3_V_we0,
        d0 => conv_2_out_c_6_3_V_d0,
        q0 => conv_2_out_c_6_3_V_q0,
        address1 => conv_2_out_c_6_3_V_address1,
        ce1 => conv_2_out_c_6_3_V_ce1,
        we1 => conv_2_out_c_6_3_V_we1,
        d1 => conv_2_out_c_6_3_V_d1);

    conv_2_out_c_6_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_4_V_address0,
        ce0 => conv_2_out_c_6_4_V_ce0,
        we0 => conv_2_out_c_6_4_V_we0,
        d0 => conv_2_out_c_6_4_V_d0,
        q0 => conv_2_out_c_6_4_V_q0,
        address1 => conv_2_out_c_6_4_V_address1,
        ce1 => conv_2_out_c_6_4_V_ce1,
        we1 => conv_2_out_c_6_4_V_we1,
        d1 => conv_2_out_c_6_4_V_d1);

    conv_2_out_c_6_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_5_V_address0,
        ce0 => conv_2_out_c_6_5_V_ce0,
        we0 => conv_2_out_c_6_5_V_we0,
        d0 => conv_2_out_c_6_5_V_d0,
        q0 => conv_2_out_c_6_5_V_q0,
        address1 => conv_2_out_c_6_5_V_address1,
        ce1 => conv_2_out_c_6_5_V_ce1,
        we1 => conv_2_out_c_6_5_V_we1,
        d1 => conv_2_out_c_6_5_V_d1);

    conv_2_out_c_6_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_6_V_address0,
        ce0 => conv_2_out_c_6_6_V_ce0,
        we0 => conv_2_out_c_6_6_V_we0,
        d0 => conv_2_out_c_6_6_V_d0,
        q0 => conv_2_out_c_6_6_V_q0,
        address1 => conv_2_out_c_6_6_V_address1,
        ce1 => conv_2_out_c_6_6_V_ce1,
        we1 => conv_2_out_c_6_6_V_we1,
        d1 => conv_2_out_c_6_6_V_d1);

    conv_2_out_c_6_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_7_V_address0,
        ce0 => conv_2_out_c_6_7_V_ce0,
        we0 => conv_2_out_c_6_7_V_we0,
        d0 => conv_2_out_c_6_7_V_d0,
        q0 => conv_2_out_c_6_7_V_q0,
        address1 => conv_2_out_c_6_7_V_address1,
        ce1 => conv_2_out_c_6_7_V_ce1,
        we1 => conv_2_out_c_6_7_V_we1,
        d1 => conv_2_out_c_6_7_V_d1);

    conv_2_out_c_6_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_8_V_address0,
        ce0 => conv_2_out_c_6_8_V_ce0,
        we0 => conv_2_out_c_6_8_V_we0,
        d0 => conv_2_out_c_6_8_V_d0,
        q0 => conv_2_out_c_6_8_V_q0,
        address1 => conv_2_out_c_6_8_V_address1,
        ce1 => conv_2_out_c_6_8_V_ce1,
        we1 => conv_2_out_c_6_8_V_we1,
        d1 => conv_2_out_c_6_8_V_d1);

    conv_2_out_c_6_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_6_9_V_address0,
        ce0 => conv_2_out_c_6_9_V_ce0,
        we0 => conv_2_out_c_6_9_V_we0,
        d0 => conv_2_out_c_6_9_V_d0,
        q0 => conv_2_out_c_6_9_V_q0,
        address1 => conv_2_out_c_6_9_V_address1,
        ce1 => conv_2_out_c_6_9_V_ce1,
        we1 => conv_2_out_c_6_9_V_we1,
        d1 => conv_2_out_c_6_9_V_d1);

    conv_2_out_c_7_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_0_V_address0,
        ce0 => conv_2_out_c_7_0_V_ce0,
        we0 => conv_2_out_c_7_0_V_we0,
        d0 => conv_2_out_c_7_0_V_d0,
        q0 => conv_2_out_c_7_0_V_q0,
        address1 => conv_2_out_c_7_0_V_address1,
        ce1 => conv_2_out_c_7_0_V_ce1,
        we1 => conv_2_out_c_7_0_V_we1,
        d1 => conv_2_out_c_7_0_V_d1);

    conv_2_out_c_7_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_1_V_address0,
        ce0 => conv_2_out_c_7_1_V_ce0,
        we0 => conv_2_out_c_7_1_V_we0,
        d0 => conv_2_out_c_7_1_V_d0,
        q0 => conv_2_out_c_7_1_V_q0,
        address1 => conv_2_out_c_7_1_V_address1,
        ce1 => conv_2_out_c_7_1_V_ce1,
        we1 => conv_2_out_c_7_1_V_we1,
        d1 => conv_2_out_c_7_1_V_d1);

    conv_2_out_c_7_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_2_V_address0,
        ce0 => conv_2_out_c_7_2_V_ce0,
        we0 => conv_2_out_c_7_2_V_we0,
        d0 => conv_2_out_c_7_2_V_d0,
        q0 => conv_2_out_c_7_2_V_q0,
        address1 => conv_2_out_c_7_2_V_address1,
        ce1 => conv_2_out_c_7_2_V_ce1,
        we1 => conv_2_out_c_7_2_V_we1,
        d1 => conv_2_out_c_7_2_V_d1);

    conv_2_out_c_7_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_3_V_address0,
        ce0 => conv_2_out_c_7_3_V_ce0,
        we0 => conv_2_out_c_7_3_V_we0,
        d0 => conv_2_out_c_7_3_V_d0,
        q0 => conv_2_out_c_7_3_V_q0,
        address1 => conv_2_out_c_7_3_V_address1,
        ce1 => conv_2_out_c_7_3_V_ce1,
        we1 => conv_2_out_c_7_3_V_we1,
        d1 => conv_2_out_c_7_3_V_d1);

    conv_2_out_c_7_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_4_V_address0,
        ce0 => conv_2_out_c_7_4_V_ce0,
        we0 => conv_2_out_c_7_4_V_we0,
        d0 => conv_2_out_c_7_4_V_d0,
        q0 => conv_2_out_c_7_4_V_q0,
        address1 => conv_2_out_c_7_4_V_address1,
        ce1 => conv_2_out_c_7_4_V_ce1,
        we1 => conv_2_out_c_7_4_V_we1,
        d1 => conv_2_out_c_7_4_V_d1);

    conv_2_out_c_7_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_5_V_address0,
        ce0 => conv_2_out_c_7_5_V_ce0,
        we0 => conv_2_out_c_7_5_V_we0,
        d0 => conv_2_out_c_7_5_V_d0,
        q0 => conv_2_out_c_7_5_V_q0,
        address1 => conv_2_out_c_7_5_V_address1,
        ce1 => conv_2_out_c_7_5_V_ce1,
        we1 => conv_2_out_c_7_5_V_we1,
        d1 => conv_2_out_c_7_5_V_d1);

    conv_2_out_c_7_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_6_V_address0,
        ce0 => conv_2_out_c_7_6_V_ce0,
        we0 => conv_2_out_c_7_6_V_we0,
        d0 => conv_2_out_c_7_6_V_d0,
        q0 => conv_2_out_c_7_6_V_q0,
        address1 => conv_2_out_c_7_6_V_address1,
        ce1 => conv_2_out_c_7_6_V_ce1,
        we1 => conv_2_out_c_7_6_V_we1,
        d1 => conv_2_out_c_7_6_V_d1);

    conv_2_out_c_7_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_7_V_address0,
        ce0 => conv_2_out_c_7_7_V_ce0,
        we0 => conv_2_out_c_7_7_V_we0,
        d0 => conv_2_out_c_7_7_V_d0,
        q0 => conv_2_out_c_7_7_V_q0,
        address1 => conv_2_out_c_7_7_V_address1,
        ce1 => conv_2_out_c_7_7_V_ce1,
        we1 => conv_2_out_c_7_7_V_we1,
        d1 => conv_2_out_c_7_7_V_d1);

    conv_2_out_c_7_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_8_V_address0,
        ce0 => conv_2_out_c_7_8_V_ce0,
        we0 => conv_2_out_c_7_8_V_we0,
        d0 => conv_2_out_c_7_8_V_d0,
        q0 => conv_2_out_c_7_8_V_q0,
        address1 => conv_2_out_c_7_8_V_address1,
        ce1 => conv_2_out_c_7_8_V_ce1,
        we1 => conv_2_out_c_7_8_V_we1,
        d1 => conv_2_out_c_7_8_V_d1);

    conv_2_out_c_7_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_7_9_V_address0,
        ce0 => conv_2_out_c_7_9_V_ce0,
        we0 => conv_2_out_c_7_9_V_we0,
        d0 => conv_2_out_c_7_9_V_d0,
        q0 => conv_2_out_c_7_9_V_q0,
        address1 => conv_2_out_c_7_9_V_address1,
        ce1 => conv_2_out_c_7_9_V_ce1,
        we1 => conv_2_out_c_7_9_V_we1,
        d1 => conv_2_out_c_7_9_V_d1);

    conv_2_out_c_8_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_0_V_address0,
        ce0 => conv_2_out_c_8_0_V_ce0,
        we0 => conv_2_out_c_8_0_V_we0,
        d0 => conv_2_out_c_8_0_V_d0,
        q0 => conv_2_out_c_8_0_V_q0,
        address1 => conv_2_out_c_8_0_V_address1,
        ce1 => conv_2_out_c_8_0_V_ce1,
        we1 => conv_2_out_c_8_0_V_we1,
        d1 => conv_2_out_c_8_0_V_d1);

    conv_2_out_c_8_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_1_V_address0,
        ce0 => conv_2_out_c_8_1_V_ce0,
        we0 => conv_2_out_c_8_1_V_we0,
        d0 => conv_2_out_c_8_1_V_d0,
        q0 => conv_2_out_c_8_1_V_q0,
        address1 => conv_2_out_c_8_1_V_address1,
        ce1 => conv_2_out_c_8_1_V_ce1,
        we1 => conv_2_out_c_8_1_V_we1,
        d1 => conv_2_out_c_8_1_V_d1);

    conv_2_out_c_8_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_2_V_address0,
        ce0 => conv_2_out_c_8_2_V_ce0,
        we0 => conv_2_out_c_8_2_V_we0,
        d0 => conv_2_out_c_8_2_V_d0,
        q0 => conv_2_out_c_8_2_V_q0,
        address1 => conv_2_out_c_8_2_V_address1,
        ce1 => conv_2_out_c_8_2_V_ce1,
        we1 => conv_2_out_c_8_2_V_we1,
        d1 => conv_2_out_c_8_2_V_d1);

    conv_2_out_c_8_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_3_V_address0,
        ce0 => conv_2_out_c_8_3_V_ce0,
        we0 => conv_2_out_c_8_3_V_we0,
        d0 => conv_2_out_c_8_3_V_d0,
        q0 => conv_2_out_c_8_3_V_q0,
        address1 => conv_2_out_c_8_3_V_address1,
        ce1 => conv_2_out_c_8_3_V_ce1,
        we1 => conv_2_out_c_8_3_V_we1,
        d1 => conv_2_out_c_8_3_V_d1);

    conv_2_out_c_8_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_4_V_address0,
        ce0 => conv_2_out_c_8_4_V_ce0,
        we0 => conv_2_out_c_8_4_V_we0,
        d0 => conv_2_out_c_8_4_V_d0,
        q0 => conv_2_out_c_8_4_V_q0,
        address1 => conv_2_out_c_8_4_V_address1,
        ce1 => conv_2_out_c_8_4_V_ce1,
        we1 => conv_2_out_c_8_4_V_we1,
        d1 => conv_2_out_c_8_4_V_d1);

    conv_2_out_c_8_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_5_V_address0,
        ce0 => conv_2_out_c_8_5_V_ce0,
        we0 => conv_2_out_c_8_5_V_we0,
        d0 => conv_2_out_c_8_5_V_d0,
        q0 => conv_2_out_c_8_5_V_q0,
        address1 => conv_2_out_c_8_5_V_address1,
        ce1 => conv_2_out_c_8_5_V_ce1,
        we1 => conv_2_out_c_8_5_V_we1,
        d1 => conv_2_out_c_8_5_V_d1);

    conv_2_out_c_8_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_6_V_address0,
        ce0 => conv_2_out_c_8_6_V_ce0,
        we0 => conv_2_out_c_8_6_V_we0,
        d0 => conv_2_out_c_8_6_V_d0,
        q0 => conv_2_out_c_8_6_V_q0,
        address1 => conv_2_out_c_8_6_V_address1,
        ce1 => conv_2_out_c_8_6_V_ce1,
        we1 => conv_2_out_c_8_6_V_we1,
        d1 => conv_2_out_c_8_6_V_d1);

    conv_2_out_c_8_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_7_V_address0,
        ce0 => conv_2_out_c_8_7_V_ce0,
        we0 => conv_2_out_c_8_7_V_we0,
        d0 => conv_2_out_c_8_7_V_d0,
        q0 => conv_2_out_c_8_7_V_q0,
        address1 => conv_2_out_c_8_7_V_address1,
        ce1 => conv_2_out_c_8_7_V_ce1,
        we1 => conv_2_out_c_8_7_V_we1,
        d1 => conv_2_out_c_8_7_V_d1);

    conv_2_out_c_8_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_8_V_address0,
        ce0 => conv_2_out_c_8_8_V_ce0,
        we0 => conv_2_out_c_8_8_V_we0,
        d0 => conv_2_out_c_8_8_V_d0,
        q0 => conv_2_out_c_8_8_V_q0,
        address1 => conv_2_out_c_8_8_V_address1,
        ce1 => conv_2_out_c_8_8_V_ce1,
        we1 => conv_2_out_c_8_8_V_we1,
        d1 => conv_2_out_c_8_8_V_d1);

    conv_2_out_c_8_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_8_9_V_address0,
        ce0 => conv_2_out_c_8_9_V_ce0,
        we0 => conv_2_out_c_8_9_V_we0,
        d0 => conv_2_out_c_8_9_V_d0,
        q0 => conv_2_out_c_8_9_V_q0,
        address1 => conv_2_out_c_8_9_V_address1,
        ce1 => conv_2_out_c_8_9_V_ce1,
        we1 => conv_2_out_c_8_9_V_we1,
        d1 => conv_2_out_c_8_9_V_d1);

    conv_2_out_c_9_0_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_0_V_address0,
        ce0 => conv_2_out_c_9_0_V_ce0,
        we0 => conv_2_out_c_9_0_V_we0,
        d0 => conv_2_out_c_9_0_V_d0,
        q0 => conv_2_out_c_9_0_V_q0,
        address1 => conv_2_out_c_9_0_V_address1,
        ce1 => conv_2_out_c_9_0_V_ce1,
        we1 => conv_2_out_c_9_0_V_we1,
        d1 => conv_2_out_c_9_0_V_d1);

    conv_2_out_c_9_1_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_1_V_address0,
        ce0 => conv_2_out_c_9_1_V_ce0,
        we0 => conv_2_out_c_9_1_V_we0,
        d0 => conv_2_out_c_9_1_V_d0,
        q0 => conv_2_out_c_9_1_V_q0,
        address1 => conv_2_out_c_9_1_V_address1,
        ce1 => conv_2_out_c_9_1_V_ce1,
        we1 => conv_2_out_c_9_1_V_we1,
        d1 => conv_2_out_c_9_1_V_d1);

    conv_2_out_c_9_2_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_2_V_address0,
        ce0 => conv_2_out_c_9_2_V_ce0,
        we0 => conv_2_out_c_9_2_V_we0,
        d0 => conv_2_out_c_9_2_V_d0,
        q0 => conv_2_out_c_9_2_V_q0,
        address1 => conv_2_out_c_9_2_V_address1,
        ce1 => conv_2_out_c_9_2_V_ce1,
        we1 => conv_2_out_c_9_2_V_we1,
        d1 => conv_2_out_c_9_2_V_d1);

    conv_2_out_c_9_3_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_3_V_address0,
        ce0 => conv_2_out_c_9_3_V_ce0,
        we0 => conv_2_out_c_9_3_V_we0,
        d0 => conv_2_out_c_9_3_V_d0,
        q0 => conv_2_out_c_9_3_V_q0,
        address1 => conv_2_out_c_9_3_V_address1,
        ce1 => conv_2_out_c_9_3_V_ce1,
        we1 => conv_2_out_c_9_3_V_we1,
        d1 => conv_2_out_c_9_3_V_d1);

    conv_2_out_c_9_4_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_4_V_address0,
        ce0 => conv_2_out_c_9_4_V_ce0,
        we0 => conv_2_out_c_9_4_V_we0,
        d0 => conv_2_out_c_9_4_V_d0,
        q0 => conv_2_out_c_9_4_V_q0,
        address1 => conv_2_out_c_9_4_V_address1,
        ce1 => conv_2_out_c_9_4_V_ce1,
        we1 => conv_2_out_c_9_4_V_we1,
        d1 => conv_2_out_c_9_4_V_d1);

    conv_2_out_c_9_5_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_5_V_address0,
        ce0 => conv_2_out_c_9_5_V_ce0,
        we0 => conv_2_out_c_9_5_V_we0,
        d0 => conv_2_out_c_9_5_V_d0,
        q0 => conv_2_out_c_9_5_V_q0,
        address1 => conv_2_out_c_9_5_V_address1,
        ce1 => conv_2_out_c_9_5_V_ce1,
        we1 => conv_2_out_c_9_5_V_we1,
        d1 => conv_2_out_c_9_5_V_d1);

    conv_2_out_c_9_6_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_6_V_address0,
        ce0 => conv_2_out_c_9_6_V_ce0,
        we0 => conv_2_out_c_9_6_V_we0,
        d0 => conv_2_out_c_9_6_V_d0,
        q0 => conv_2_out_c_9_6_V_q0,
        address1 => conv_2_out_c_9_6_V_address1,
        ce1 => conv_2_out_c_9_6_V_ce1,
        we1 => conv_2_out_c_9_6_V_we1,
        d1 => conv_2_out_c_9_6_V_d1);

    conv_2_out_c_9_7_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_7_V_address0,
        ce0 => conv_2_out_c_9_7_V_ce0,
        we0 => conv_2_out_c_9_7_V_we0,
        d0 => conv_2_out_c_9_7_V_d0,
        q0 => conv_2_out_c_9_7_V_q0,
        address1 => conv_2_out_c_9_7_V_address1,
        ce1 => conv_2_out_c_9_7_V_ce1,
        we1 => conv_2_out_c_9_7_V_we1,
        d1 => conv_2_out_c_9_7_V_d1);

    conv_2_out_c_9_8_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_8_V_address0,
        ce0 => conv_2_out_c_9_8_V_ce0,
        we0 => conv_2_out_c_9_8_V_we0,
        d0 => conv_2_out_c_9_8_V_d0,
        q0 => conv_2_out_c_9_8_V_q0,
        address1 => conv_2_out_c_9_8_V_address1,
        ce1 => conv_2_out_c_9_8_V_ce1,
        we1 => conv_2_out_c_9_8_V_we1,
        d1 => conv_2_out_c_9_8_V_d1);

    conv_2_out_c_9_9_V_U : component cnn_conv_2_out_c_c9D
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_out_c_9_9_V_address0,
        ce0 => conv_2_out_c_9_9_V_ce0,
        we0 => conv_2_out_c_9_9_V_we0,
        d0 => conv_2_out_c_9_9_V_d0,
        q0 => conv_2_out_c_9_9_V_q0,
        address1 => conv_2_out_c_9_9_V_address1,
        ce1 => conv_2_out_c_9_9_V_ce1,
        we1 => conv_2_out_c_9_9_V_we1,
        d1 => conv_2_out_c_9_9_V_d1);

    max_pool_2_out_0_0_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_0_0_address0,
        ce0 => max_pool_2_out_0_0_ce0,
        we0 => max_pool_2_out_0_0_we0,
        d0 => max_pool_2_out_0_0_d0,
        q0 => max_pool_2_out_0_0_q0);

    max_pool_2_out_0_1_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_0_1_address0,
        ce0 => max_pool_2_out_0_1_ce0,
        we0 => max_pool_2_out_0_1_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_0_1_V_d0,
        q0 => max_pool_2_out_0_1_q0);

    max_pool_2_out_0_2_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_0_2_address0,
        ce0 => max_pool_2_out_0_2_ce0,
        we0 => max_pool_2_out_0_2_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_0_2_V_d0,
        q0 => max_pool_2_out_0_2_q0);

    max_pool_2_out_0_3_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_0_3_address0,
        ce0 => max_pool_2_out_0_3_ce0,
        we0 => max_pool_2_out_0_3_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_0_3_V_d0,
        q0 => max_pool_2_out_0_3_q0);

    max_pool_2_out_0_4_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_0_4_address0,
        ce0 => max_pool_2_out_0_4_ce0,
        we0 => max_pool_2_out_0_4_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_0_4_V_d0,
        q0 => max_pool_2_out_0_4_q0);

    max_pool_2_out_1_0_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_1_0_address0,
        ce0 => max_pool_2_out_1_0_ce0,
        we0 => max_pool_2_out_1_0_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_1_0_V_d0,
        q0 => max_pool_2_out_1_0_q0);

    max_pool_2_out_1_1_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_1_1_address0,
        ce0 => max_pool_2_out_1_1_ce0,
        we0 => max_pool_2_out_1_1_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_1_1_V_d0,
        q0 => max_pool_2_out_1_1_q0);

    max_pool_2_out_1_2_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_1_2_address0,
        ce0 => max_pool_2_out_1_2_ce0,
        we0 => max_pool_2_out_1_2_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_1_2_V_d0,
        q0 => max_pool_2_out_1_2_q0);

    max_pool_2_out_1_3_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_1_3_address0,
        ce0 => max_pool_2_out_1_3_ce0,
        we0 => max_pool_2_out_1_3_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_1_3_V_d0,
        q0 => max_pool_2_out_1_3_q0);

    max_pool_2_out_1_4_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_1_4_address0,
        ce0 => max_pool_2_out_1_4_ce0,
        we0 => max_pool_2_out_1_4_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_1_4_V_d0,
        q0 => max_pool_2_out_1_4_q0);

    max_pool_2_out_2_0_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_2_0_address0,
        ce0 => max_pool_2_out_2_0_ce0,
        we0 => max_pool_2_out_2_0_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_2_0_V_d0,
        q0 => max_pool_2_out_2_0_q0);

    max_pool_2_out_2_1_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_2_1_address0,
        ce0 => max_pool_2_out_2_1_ce0,
        we0 => max_pool_2_out_2_1_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_2_1_V_d0,
        q0 => max_pool_2_out_2_1_q0);

    max_pool_2_out_2_2_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_2_2_address0,
        ce0 => max_pool_2_out_2_2_ce0,
        we0 => max_pool_2_out_2_2_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_2_2_V_d0,
        q0 => max_pool_2_out_2_2_q0);

    max_pool_2_out_2_3_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_2_3_address0,
        ce0 => max_pool_2_out_2_3_ce0,
        we0 => max_pool_2_out_2_3_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_2_3_V_d0,
        q0 => max_pool_2_out_2_3_q0);

    max_pool_2_out_2_4_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_2_4_address0,
        ce0 => max_pool_2_out_2_4_ce0,
        we0 => max_pool_2_out_2_4_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_2_4_V_d0,
        q0 => max_pool_2_out_2_4_q0);

    max_pool_2_out_3_0_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_3_0_address0,
        ce0 => max_pool_2_out_3_0_ce0,
        we0 => max_pool_2_out_3_0_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_3_0_V_d0,
        q0 => max_pool_2_out_3_0_q0);

    max_pool_2_out_3_1_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_3_1_address0,
        ce0 => max_pool_2_out_3_1_ce0,
        we0 => max_pool_2_out_3_1_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_3_1_V_d0,
        q0 => max_pool_2_out_3_1_q0);

    max_pool_2_out_3_2_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_3_2_address0,
        ce0 => max_pool_2_out_3_2_ce0,
        we0 => max_pool_2_out_3_2_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_3_2_V_d0,
        q0 => max_pool_2_out_3_2_q0);

    max_pool_2_out_3_3_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_3_3_address0,
        ce0 => max_pool_2_out_3_3_ce0,
        we0 => max_pool_2_out_3_3_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_3_3_V_d0,
        q0 => max_pool_2_out_3_3_q0);

    max_pool_2_out_3_4_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_3_4_address0,
        ce0 => max_pool_2_out_3_4_ce0,
        we0 => max_pool_2_out_3_4_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_3_4_V_d0,
        q0 => max_pool_2_out_3_4_q0);

    max_pool_2_out_4_0_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_4_0_address0,
        ce0 => max_pool_2_out_4_0_ce0,
        we0 => max_pool_2_out_4_0_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_4_0_V_d0,
        q0 => max_pool_2_out_4_0_q0);

    max_pool_2_out_4_1_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_4_1_address0,
        ce0 => max_pool_2_out_4_1_ce0,
        we0 => max_pool_2_out_4_1_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_4_1_V_d0,
        q0 => max_pool_2_out_4_1_q0);

    max_pool_2_out_4_2_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_4_2_address0,
        ce0 => max_pool_2_out_4_2_ce0,
        we0 => max_pool_2_out_4_2_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_4_2_V_d0,
        q0 => max_pool_2_out_4_2_q0);

    max_pool_2_out_4_3_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_4_3_address0,
        ce0 => max_pool_2_out_4_3_ce0,
        we0 => max_pool_2_out_4_3_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_4_3_V_d0,
        q0 => max_pool_2_out_4_3_q0);

    max_pool_2_out_4_4_U : component cnn_max_pool_1_oucFz
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_4_4_address0,
        ce0 => max_pool_2_out_4_4_ce0,
        we0 => max_pool_2_out_4_4_we0,
        d0 => grp_max_pool_2_fu_18189_max_pool_out_4_4_V_d0,
        q0 => max_pool_2_out_4_4_q0);

    max_pool_2_out_c_V_U : component cnn_max_pool_2_oufaY
    generic map (
        DataWidth => 14,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max_pool_2_out_c_V_address0,
        ce0 => max_pool_2_out_c_V_ce0,
        we0 => max_pool_2_out_c_V_we0,
        d0 => max_pool_2_out_c_V_d0,
        q0 => max_pool_2_out_c_V_q0);

    flat_array_0_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_0_V_address0,
        ce0 => flat_array_0_V_ce0,
        we0 => flat_array_0_V_we0,
        d0 => flat_array_0_V_d0,
        q0 => flat_array_0_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_0_V_address1,
        ce1 => flat_array_0_V_ce1,
        q1 => flat_array_0_V_q1);

    flat_array_1_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_1_V_address0,
        ce0 => flat_array_1_V_ce0,
        we0 => flat_array_1_V_we0,
        d0 => grp_flat_fu_18373_flat_array_1_V_d0,
        q0 => flat_array_1_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_1_V_address1,
        ce1 => flat_array_1_V_ce1,
        q1 => flat_array_1_V_q1);

    flat_array_2_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_2_V_address0,
        ce0 => flat_array_2_V_ce0,
        we0 => flat_array_2_V_we0,
        d0 => grp_flat_fu_18373_flat_array_2_V_d0,
        q0 => flat_array_2_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_2_V_address1,
        ce1 => flat_array_2_V_ce1,
        q1 => flat_array_2_V_q1);

    flat_array_3_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_3_V_address0,
        ce0 => flat_array_3_V_ce0,
        we0 => flat_array_3_V_we0,
        d0 => grp_flat_fu_18373_flat_array_3_V_d0,
        q0 => flat_array_3_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_3_V_address1,
        ce1 => flat_array_3_V_ce1,
        q1 => flat_array_3_V_q1);

    flat_array_4_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_4_V_address0,
        ce0 => flat_array_4_V_ce0,
        we0 => flat_array_4_V_we0,
        d0 => grp_flat_fu_18373_flat_array_4_V_d0,
        q0 => flat_array_4_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_4_V_address1,
        ce1 => flat_array_4_V_ce1,
        q1 => flat_array_4_V_q1);

    flat_array_5_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_5_V_address0,
        ce0 => flat_array_5_V_ce0,
        we0 => flat_array_5_V_we0,
        d0 => grp_flat_fu_18373_flat_array_5_V_d0,
        q0 => flat_array_5_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_5_V_address1,
        ce1 => flat_array_5_V_ce1,
        q1 => flat_array_5_V_q1);

    flat_array_6_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_6_V_address0,
        ce0 => flat_array_6_V_ce0,
        we0 => flat_array_6_V_we0,
        d0 => grp_flat_fu_18373_flat_array_6_V_d0,
        q0 => flat_array_6_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_6_V_address1,
        ce1 => flat_array_6_V_ce1,
        q1 => flat_array_6_V_q1);

    flat_array_7_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_7_V_address0,
        ce0 => flat_array_7_V_ce0,
        we0 => flat_array_7_V_we0,
        d0 => grp_flat_fu_18373_flat_array_7_V_d0,
        q0 => flat_array_7_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_7_V_address1,
        ce1 => flat_array_7_V_ce1,
        q1 => flat_array_7_V_q1);

    flat_array_8_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_8_V_address0,
        ce0 => flat_array_8_V_ce0,
        we0 => flat_array_8_V_we0,
        d0 => grp_flat_fu_18373_flat_array_8_V_d0,
        q0 => flat_array_8_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_8_V_address1,
        ce1 => flat_array_8_V_ce1,
        q1 => flat_array_8_V_q1);

    flat_array_9_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_9_V_address0,
        ce0 => flat_array_9_V_ce0,
        we0 => flat_array_9_V_we0,
        d0 => grp_flat_fu_18373_flat_array_9_V_d0,
        q0 => flat_array_9_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_9_V_address1,
        ce1 => flat_array_9_V_ce1,
        q1 => flat_array_9_V_q1);

    flat_array_10_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_10_V_address0,
        ce0 => flat_array_10_V_ce0,
        we0 => flat_array_10_V_we0,
        d0 => grp_flat_fu_18373_flat_array_10_V_d0,
        q0 => flat_array_10_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_10_V_address1,
        ce1 => flat_array_10_V_ce1,
        q1 => flat_array_10_V_q1);

    flat_array_11_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_11_V_address0,
        ce0 => flat_array_11_V_ce0,
        we0 => flat_array_11_V_we0,
        d0 => grp_flat_fu_18373_flat_array_11_V_d0,
        q0 => flat_array_11_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_11_V_address1,
        ce1 => flat_array_11_V_ce1,
        q1 => flat_array_11_V_q1);

    flat_array_12_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_12_V_address0,
        ce0 => flat_array_12_V_ce0,
        we0 => flat_array_12_V_we0,
        d0 => grp_flat_fu_18373_flat_array_12_V_d0,
        q0 => flat_array_12_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_12_V_address1,
        ce1 => flat_array_12_V_ce1,
        q1 => flat_array_12_V_q1);

    flat_array_13_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_13_V_address0,
        ce0 => flat_array_13_V_ce0,
        we0 => flat_array_13_V_we0,
        d0 => grp_flat_fu_18373_flat_array_13_V_d0,
        q0 => flat_array_13_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_13_V_address1,
        ce1 => flat_array_13_V_ce1,
        q1 => flat_array_13_V_q1);

    flat_array_14_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_14_V_address0,
        ce0 => flat_array_14_V_ce0,
        we0 => flat_array_14_V_we0,
        d0 => grp_flat_fu_18373_flat_array_14_V_d0,
        q0 => flat_array_14_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_14_V_address1,
        ce1 => flat_array_14_V_ce1,
        q1 => flat_array_14_V_q1);

    flat_array_15_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_15_V_address0,
        ce0 => flat_array_15_V_ce0,
        we0 => flat_array_15_V_we0,
        d0 => grp_flat_fu_18373_flat_array_15_V_d0,
        q0 => flat_array_15_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_15_V_address1,
        ce1 => flat_array_15_V_ce1,
        q1 => flat_array_15_V_q1);

    flat_array_16_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_16_V_address0,
        ce0 => flat_array_16_V_ce0,
        we0 => flat_array_16_V_we0,
        d0 => grp_flat_fu_18373_flat_array_16_V_d0,
        q0 => flat_array_16_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_16_V_address1,
        ce1 => flat_array_16_V_ce1,
        q1 => flat_array_16_V_q1);

    flat_array_17_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_17_V_address0,
        ce0 => flat_array_17_V_ce0,
        we0 => flat_array_17_V_we0,
        d0 => grp_flat_fu_18373_flat_array_17_V_d0,
        q0 => flat_array_17_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_17_V_address1,
        ce1 => flat_array_17_V_ce1,
        q1 => flat_array_17_V_q1);

    flat_array_18_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_18_V_address0,
        ce0 => flat_array_18_V_ce0,
        we0 => flat_array_18_V_we0,
        d0 => grp_flat_fu_18373_flat_array_18_V_d0,
        q0 => flat_array_18_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_18_V_address1,
        ce1 => flat_array_18_V_ce1,
        q1 => flat_array_18_V_q1);

    flat_array_19_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_19_V_address0,
        ce0 => flat_array_19_V_ce0,
        we0 => flat_array_19_V_we0,
        d0 => grp_flat_fu_18373_flat_array_19_V_d0,
        q0 => flat_array_19_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_19_V_address1,
        ce1 => flat_array_19_V_ce1,
        q1 => flat_array_19_V_q1);

    flat_array_20_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_20_V_address0,
        ce0 => flat_array_20_V_ce0,
        we0 => flat_array_20_V_we0,
        d0 => grp_flat_fu_18373_flat_array_20_V_d0,
        q0 => flat_array_20_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_20_V_address1,
        ce1 => flat_array_20_V_ce1,
        q1 => flat_array_20_V_q1);

    flat_array_21_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_21_V_address0,
        ce0 => flat_array_21_V_ce0,
        we0 => flat_array_21_V_we0,
        d0 => grp_flat_fu_18373_flat_array_21_V_d0,
        q0 => flat_array_21_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_21_V_address1,
        ce1 => flat_array_21_V_ce1,
        q1 => flat_array_21_V_q1);

    flat_array_22_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_22_V_address0,
        ce0 => flat_array_22_V_ce0,
        we0 => flat_array_22_V_we0,
        d0 => grp_flat_fu_18373_flat_array_22_V_d0,
        q0 => flat_array_22_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_22_V_address1,
        ce1 => flat_array_22_V_ce1,
        q1 => flat_array_22_V_q1);

    flat_array_23_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_23_V_address0,
        ce0 => flat_array_23_V_ce0,
        we0 => flat_array_23_V_we0,
        d0 => grp_flat_fu_18373_flat_array_23_V_d0,
        q0 => flat_array_23_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_23_V_address1,
        ce1 => flat_array_23_V_ce1,
        q1 => flat_array_23_V_q1);

    flat_array_24_V_U : component cnn_flat_array_0_V
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flat_array_24_V_address0,
        ce0 => flat_array_24_V_ce0,
        we0 => flat_array_24_V_we0,
        d0 => grp_flat_fu_18373_flat_array_24_V_d0,
        q0 => flat_array_24_V_q0,
        address1 => grp_dense_1_fu_18155_flat_array_24_V_address1,
        ce1 => flat_array_24_V_ce1,
        q1 => flat_array_24_V_q1);

    dense_1_out_V_U : component cnn_dense_1_out_V
    generic map (
        DataWidth => 13,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_1_out_V_address0,
        ce0 => dense_1_out_V_ce0,
        we0 => dense_1_out_V_we0,
        d0 => dense_1_out_V_d0,
        q0 => dense_1_out_V_q0);

    dense_2_out_V_U : component cnn_dense_2_out_V
    generic map (
        DataWidth => 13,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_out_V_address0,
        ce0 => dense_2_out_V_ce0,
        we0 => dense_2_out_V_we0,
        d0 => dense_2_out_V_d0,
        q0 => dense_2_out_V_q0);

    prediction_V_U : component cnn_prediction_V
    generic map (
        DataWidth => 14,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => prediction_V_address0,
        ce0 => prediction_V_ce0,
        we0 => prediction_V_we0,
        d0 => prediction_V_d0,
        q0 => prediction_V_q0);

    grp_conv_2_fu_17966 : component conv_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv_2_fu_17966_ap_start,
        ap_done => grp_conv_2_fu_17966_ap_done,
        ap_idle => grp_conv_2_fu_17966_ap_idle,
        ap_ready => grp_conv_2_fu_17966_ap_ready,
        input_0_0_0_V_address0 => grp_conv_2_fu_17966_input_0_0_0_V_address0,
        input_0_0_0_V_ce0 => grp_conv_2_fu_17966_input_0_0_0_V_ce0,
        input_0_0_0_V_q0 => max_pool_1_out_c_0_s_q0,
        input_0_0_1_V_address0 => grp_conv_2_fu_17966_input_0_0_1_V_address0,
        input_0_0_1_V_ce0 => grp_conv_2_fu_17966_input_0_0_1_V_ce0,
        input_0_0_1_V_q0 => max_pool_1_out_c_0_2_q0,
        input_0_0_2_V_address0 => grp_conv_2_fu_17966_input_0_0_2_V_address0,
        input_0_0_2_V_ce0 => grp_conv_2_fu_17966_input_0_0_2_V_ce0,
        input_0_0_2_V_q0 => max_pool_1_out_c_0_3_q0,
        input_0_0_3_V_address0 => grp_conv_2_fu_17966_input_0_0_3_V_address0,
        input_0_0_3_V_ce0 => grp_conv_2_fu_17966_input_0_0_3_V_ce0,
        input_0_0_3_V_q0 => max_pool_1_out_c_0_4_q0,
        input_0_0_4_V_address0 => grp_conv_2_fu_17966_input_0_0_4_V_address0,
        input_0_0_4_V_ce0 => grp_conv_2_fu_17966_input_0_0_4_V_ce0,
        input_0_0_4_V_q0 => max_pool_1_out_c_0_5_q0,
        input_0_0_5_V_address0 => grp_conv_2_fu_17966_input_0_0_5_V_address0,
        input_0_0_5_V_ce0 => grp_conv_2_fu_17966_input_0_0_5_V_ce0,
        input_0_0_5_V_q0 => max_pool_1_out_c_0_6_q0,
        input_0_1_0_V_address0 => grp_conv_2_fu_17966_input_0_1_0_V_address0,
        input_0_1_0_V_ce0 => grp_conv_2_fu_17966_input_0_1_0_V_ce0,
        input_0_1_0_V_q0 => max_pool_1_out_c_0_7_q0,
        input_0_1_1_V_address0 => grp_conv_2_fu_17966_input_0_1_1_V_address0,
        input_0_1_1_V_ce0 => grp_conv_2_fu_17966_input_0_1_1_V_ce0,
        input_0_1_1_V_q0 => max_pool_1_out_c_0_8_q0,
        input_0_1_2_V_address0 => grp_conv_2_fu_17966_input_0_1_2_V_address0,
        input_0_1_2_V_ce0 => grp_conv_2_fu_17966_input_0_1_2_V_ce0,
        input_0_1_2_V_q0 => max_pool_1_out_c_0_9_q0,
        input_0_1_3_V_address0 => grp_conv_2_fu_17966_input_0_1_3_V_address0,
        input_0_1_3_V_ce0 => grp_conv_2_fu_17966_input_0_1_3_V_ce0,
        input_0_1_3_V_q0 => max_pool_1_out_c_0_10_q0,
        input_0_1_4_V_address0 => grp_conv_2_fu_17966_input_0_1_4_V_address0,
        input_0_1_4_V_ce0 => grp_conv_2_fu_17966_input_0_1_4_V_ce0,
        input_0_1_4_V_q0 => max_pool_1_out_c_0_11_q0,
        input_0_1_5_V_address0 => grp_conv_2_fu_17966_input_0_1_5_V_address0,
        input_0_1_5_V_ce0 => grp_conv_2_fu_17966_input_0_1_5_V_ce0,
        input_0_1_5_V_q0 => max_pool_1_out_c_0_12_q0,
        input_0_2_0_V_address0 => grp_conv_2_fu_17966_input_0_2_0_V_address0,
        input_0_2_0_V_ce0 => grp_conv_2_fu_17966_input_0_2_0_V_ce0,
        input_0_2_0_V_q0 => max_pool_1_out_c_0_13_q0,
        input_0_2_1_V_address0 => grp_conv_2_fu_17966_input_0_2_1_V_address0,
        input_0_2_1_V_ce0 => grp_conv_2_fu_17966_input_0_2_1_V_ce0,
        input_0_2_1_V_q0 => max_pool_1_out_c_0_14_q0,
        input_0_2_2_V_address0 => grp_conv_2_fu_17966_input_0_2_2_V_address0,
        input_0_2_2_V_ce0 => grp_conv_2_fu_17966_input_0_2_2_V_ce0,
        input_0_2_2_V_q0 => max_pool_1_out_c_0_15_q0,
        input_0_2_3_V_address0 => grp_conv_2_fu_17966_input_0_2_3_V_address0,
        input_0_2_3_V_ce0 => grp_conv_2_fu_17966_input_0_2_3_V_ce0,
        input_0_2_3_V_q0 => max_pool_1_out_c_0_16_q0,
        input_0_2_4_V_address0 => grp_conv_2_fu_17966_input_0_2_4_V_address0,
        input_0_2_4_V_ce0 => grp_conv_2_fu_17966_input_0_2_4_V_ce0,
        input_0_2_4_V_q0 => max_pool_1_out_c_0_17_q0,
        input_0_2_5_V_address0 => grp_conv_2_fu_17966_input_0_2_5_V_address0,
        input_0_2_5_V_ce0 => grp_conv_2_fu_17966_input_0_2_5_V_ce0,
        input_0_2_5_V_q0 => max_pool_1_out_c_0_18_q0,
        input_1_0_0_V_address0 => grp_conv_2_fu_17966_input_1_0_0_V_address0,
        input_1_0_0_V_ce0 => grp_conv_2_fu_17966_input_1_0_0_V_ce0,
        input_1_0_0_V_q0 => max_pool_1_out_c_1_s_q0,
        input_1_0_1_V_address0 => grp_conv_2_fu_17966_input_1_0_1_V_address0,
        input_1_0_1_V_ce0 => grp_conv_2_fu_17966_input_1_0_1_V_ce0,
        input_1_0_1_V_q0 => max_pool_1_out_c_1_1_q0,
        input_1_0_2_V_address0 => grp_conv_2_fu_17966_input_1_0_2_V_address0,
        input_1_0_2_V_ce0 => grp_conv_2_fu_17966_input_1_0_2_V_ce0,
        input_1_0_2_V_q0 => max_pool_1_out_c_1_2_q0,
        input_1_0_3_V_address0 => grp_conv_2_fu_17966_input_1_0_3_V_address0,
        input_1_0_3_V_ce0 => grp_conv_2_fu_17966_input_1_0_3_V_ce0,
        input_1_0_3_V_q0 => max_pool_1_out_c_1_3_q0,
        input_1_0_4_V_address0 => grp_conv_2_fu_17966_input_1_0_4_V_address0,
        input_1_0_4_V_ce0 => grp_conv_2_fu_17966_input_1_0_4_V_ce0,
        input_1_0_4_V_q0 => max_pool_1_out_c_1_4_q0,
        input_1_0_5_V_address0 => grp_conv_2_fu_17966_input_1_0_5_V_address0,
        input_1_0_5_V_ce0 => grp_conv_2_fu_17966_input_1_0_5_V_ce0,
        input_1_0_5_V_q0 => max_pool_1_out_c_1_5_q0,
        input_1_1_0_V_address0 => grp_conv_2_fu_17966_input_1_1_0_V_address0,
        input_1_1_0_V_ce0 => grp_conv_2_fu_17966_input_1_1_0_V_ce0,
        input_1_1_0_V_q0 => max_pool_1_out_c_1_6_q0,
        input_1_1_1_V_address0 => grp_conv_2_fu_17966_input_1_1_1_V_address0,
        input_1_1_1_V_ce0 => grp_conv_2_fu_17966_input_1_1_1_V_ce0,
        input_1_1_1_V_q0 => max_pool_1_out_c_1_7_q0,
        input_1_1_2_V_address0 => grp_conv_2_fu_17966_input_1_1_2_V_address0,
        input_1_1_2_V_ce0 => grp_conv_2_fu_17966_input_1_1_2_V_ce0,
        input_1_1_2_V_q0 => max_pool_1_out_c_1_8_q0,
        input_1_1_3_V_address0 => grp_conv_2_fu_17966_input_1_1_3_V_address0,
        input_1_1_3_V_ce0 => grp_conv_2_fu_17966_input_1_1_3_V_ce0,
        input_1_1_3_V_q0 => max_pool_1_out_c_1_9_q0,
        input_1_1_4_V_address0 => grp_conv_2_fu_17966_input_1_1_4_V_address0,
        input_1_1_4_V_ce0 => grp_conv_2_fu_17966_input_1_1_4_V_ce0,
        input_1_1_4_V_q0 => max_pool_1_out_c_1_10_q0,
        input_1_1_5_V_address0 => grp_conv_2_fu_17966_input_1_1_5_V_address0,
        input_1_1_5_V_ce0 => grp_conv_2_fu_17966_input_1_1_5_V_ce0,
        input_1_1_5_V_q0 => max_pool_1_out_c_1_11_q0,
        input_1_2_0_V_address0 => grp_conv_2_fu_17966_input_1_2_0_V_address0,
        input_1_2_0_V_ce0 => grp_conv_2_fu_17966_input_1_2_0_V_ce0,
        input_1_2_0_V_q0 => max_pool_1_out_c_1_12_q0,
        input_1_2_1_V_address0 => grp_conv_2_fu_17966_input_1_2_1_V_address0,
        input_1_2_1_V_ce0 => grp_conv_2_fu_17966_input_1_2_1_V_ce0,
        input_1_2_1_V_q0 => max_pool_1_out_c_1_13_q0,
        input_1_2_2_V_address0 => grp_conv_2_fu_17966_input_1_2_2_V_address0,
        input_1_2_2_V_ce0 => grp_conv_2_fu_17966_input_1_2_2_V_ce0,
        input_1_2_2_V_q0 => max_pool_1_out_c_1_14_q0,
        input_1_2_3_V_address0 => grp_conv_2_fu_17966_input_1_2_3_V_address0,
        input_1_2_3_V_ce0 => grp_conv_2_fu_17966_input_1_2_3_V_ce0,
        input_1_2_3_V_q0 => max_pool_1_out_c_1_15_q0,
        input_1_2_4_V_address0 => grp_conv_2_fu_17966_input_1_2_4_V_address0,
        input_1_2_4_V_ce0 => grp_conv_2_fu_17966_input_1_2_4_V_ce0,
        input_1_2_4_V_q0 => max_pool_1_out_c_1_16_q0,
        input_1_2_5_V_address0 => grp_conv_2_fu_17966_input_1_2_5_V_address0,
        input_1_2_5_V_ce0 => grp_conv_2_fu_17966_input_1_2_5_V_ce0,
        input_1_2_5_V_q0 => max_pool_1_out_c_1_17_q0,
        input_2_0_0_V_address0 => grp_conv_2_fu_17966_input_2_0_0_V_address0,
        input_2_0_0_V_ce0 => grp_conv_2_fu_17966_input_2_0_0_V_ce0,
        input_2_0_0_V_q0 => max_pool_1_out_c_2_s_q0,
        input_2_0_1_V_address0 => grp_conv_2_fu_17966_input_2_0_1_V_address0,
        input_2_0_1_V_ce0 => grp_conv_2_fu_17966_input_2_0_1_V_ce0,
        input_2_0_1_V_q0 => max_pool_1_out_c_2_1_q0,
        input_2_0_2_V_address0 => grp_conv_2_fu_17966_input_2_0_2_V_address0,
        input_2_0_2_V_ce0 => grp_conv_2_fu_17966_input_2_0_2_V_ce0,
        input_2_0_2_V_q0 => max_pool_1_out_c_2_2_q0,
        input_2_0_3_V_address0 => grp_conv_2_fu_17966_input_2_0_3_V_address0,
        input_2_0_3_V_ce0 => grp_conv_2_fu_17966_input_2_0_3_V_ce0,
        input_2_0_3_V_q0 => max_pool_1_out_c_2_3_q0,
        input_2_0_4_V_address0 => grp_conv_2_fu_17966_input_2_0_4_V_address0,
        input_2_0_4_V_ce0 => grp_conv_2_fu_17966_input_2_0_4_V_ce0,
        input_2_0_4_V_q0 => max_pool_1_out_c_2_4_q0,
        input_2_0_5_V_address0 => grp_conv_2_fu_17966_input_2_0_5_V_address0,
        input_2_0_5_V_ce0 => grp_conv_2_fu_17966_input_2_0_5_V_ce0,
        input_2_0_5_V_q0 => max_pool_1_out_c_2_5_q0,
        input_2_1_0_V_address0 => grp_conv_2_fu_17966_input_2_1_0_V_address0,
        input_2_1_0_V_ce0 => grp_conv_2_fu_17966_input_2_1_0_V_ce0,
        input_2_1_0_V_q0 => max_pool_1_out_c_2_6_q0,
        input_2_1_1_V_address0 => grp_conv_2_fu_17966_input_2_1_1_V_address0,
        input_2_1_1_V_ce0 => grp_conv_2_fu_17966_input_2_1_1_V_ce0,
        input_2_1_1_V_q0 => max_pool_1_out_c_2_7_q0,
        input_2_1_2_V_address0 => grp_conv_2_fu_17966_input_2_1_2_V_address0,
        input_2_1_2_V_ce0 => grp_conv_2_fu_17966_input_2_1_2_V_ce0,
        input_2_1_2_V_q0 => max_pool_1_out_c_2_8_q0,
        input_2_1_3_V_address0 => grp_conv_2_fu_17966_input_2_1_3_V_address0,
        input_2_1_3_V_ce0 => grp_conv_2_fu_17966_input_2_1_3_V_ce0,
        input_2_1_3_V_q0 => max_pool_1_out_c_2_9_q0,
        input_2_1_4_V_address0 => grp_conv_2_fu_17966_input_2_1_4_V_address0,
        input_2_1_4_V_ce0 => grp_conv_2_fu_17966_input_2_1_4_V_ce0,
        input_2_1_4_V_q0 => max_pool_1_out_c_2_10_q0,
        input_2_1_5_V_address0 => grp_conv_2_fu_17966_input_2_1_5_V_address0,
        input_2_1_5_V_ce0 => grp_conv_2_fu_17966_input_2_1_5_V_ce0,
        input_2_1_5_V_q0 => max_pool_1_out_c_2_11_q0,
        input_2_2_0_V_address0 => grp_conv_2_fu_17966_input_2_2_0_V_address0,
        input_2_2_0_V_ce0 => grp_conv_2_fu_17966_input_2_2_0_V_ce0,
        input_2_2_0_V_q0 => max_pool_1_out_c_2_12_q0,
        input_2_2_1_V_address0 => grp_conv_2_fu_17966_input_2_2_1_V_address0,
        input_2_2_1_V_ce0 => grp_conv_2_fu_17966_input_2_2_1_V_ce0,
        input_2_2_1_V_q0 => max_pool_1_out_c_2_13_q0,
        input_2_2_2_V_address0 => grp_conv_2_fu_17966_input_2_2_2_V_address0,
        input_2_2_2_V_ce0 => grp_conv_2_fu_17966_input_2_2_2_V_ce0,
        input_2_2_2_V_q0 => max_pool_1_out_c_2_14_q0,
        input_2_2_3_V_address0 => grp_conv_2_fu_17966_input_2_2_3_V_address0,
        input_2_2_3_V_ce0 => grp_conv_2_fu_17966_input_2_2_3_V_ce0,
        input_2_2_3_V_q0 => max_pool_1_out_c_2_15_q0,
        input_2_2_4_V_address0 => grp_conv_2_fu_17966_input_2_2_4_V_address0,
        input_2_2_4_V_ce0 => grp_conv_2_fu_17966_input_2_2_4_V_ce0,
        input_2_2_4_V_q0 => max_pool_1_out_c_2_16_q0,
        input_2_2_5_V_address0 => grp_conv_2_fu_17966_input_2_2_5_V_address0,
        input_2_2_5_V_ce0 => grp_conv_2_fu_17966_input_2_2_5_V_ce0,
        input_2_2_5_V_q0 => max_pool_1_out_c_2_17_q0,
        conv_out_V_address0 => grp_conv_2_fu_17966_conv_out_V_address0,
        conv_out_V_ce0 => grp_conv_2_fu_17966_conv_out_V_ce0,
        conv_out_V_we0 => grp_conv_2_fu_17966_conv_out_V_we0,
        conv_out_V_d0 => grp_conv_2_fu_17966_conv_out_V_d0);

    grp_conv_1_fu_18135 : component conv_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv_1_fu_18135_ap_start,
        ap_done => grp_conv_1_fu_18135_ap_done,
        ap_idle => grp_conv_1_fu_18135_ap_idle,
        ap_ready => grp_conv_1_fu_18135_ap_ready,
        input_0_0_V_address0 => grp_conv_1_fu_18135_input_0_0_V_address0,
        input_0_0_V_ce0 => grp_conv_1_fu_18135_input_0_0_V_ce0,
        input_0_0_V_q0 => conv_1_input_0_0_V_q0,
        input_0_0_V_address1 => grp_conv_1_fu_18135_input_0_0_V_address1,
        input_0_0_V_ce1 => grp_conv_1_fu_18135_input_0_0_V_ce1,
        input_0_0_V_q1 => conv_1_input_0_0_V_q1,
        input_0_1_V_address0 => grp_conv_1_fu_18135_input_0_1_V_address0,
        input_0_1_V_ce0 => grp_conv_1_fu_18135_input_0_1_V_ce0,
        input_0_1_V_q0 => conv_1_input_0_1_V_q0,
        input_0_1_V_address1 => grp_conv_1_fu_18135_input_0_1_V_address1,
        input_0_1_V_ce1 => grp_conv_1_fu_18135_input_0_1_V_ce1,
        input_0_1_V_q1 => conv_1_input_0_1_V_q1,
        input_0_2_V_address0 => grp_conv_1_fu_18135_input_0_2_V_address0,
        input_0_2_V_ce0 => grp_conv_1_fu_18135_input_0_2_V_ce0,
        input_0_2_V_q0 => conv_1_input_0_2_V_q0,
        input_0_2_V_address1 => grp_conv_1_fu_18135_input_0_2_V_address1,
        input_0_2_V_ce1 => grp_conv_1_fu_18135_input_0_2_V_ce1,
        input_0_2_V_q1 => conv_1_input_0_2_V_q1,
        input_1_0_V_address0 => grp_conv_1_fu_18135_input_1_0_V_address0,
        input_1_0_V_ce0 => grp_conv_1_fu_18135_input_1_0_V_ce0,
        input_1_0_V_q0 => conv_1_input_1_0_V_q0,
        input_1_0_V_address1 => grp_conv_1_fu_18135_input_1_0_V_address1,
        input_1_0_V_ce1 => grp_conv_1_fu_18135_input_1_0_V_ce1,
        input_1_0_V_q1 => conv_1_input_1_0_V_q1,
        input_1_1_V_address0 => grp_conv_1_fu_18135_input_1_1_V_address0,
        input_1_1_V_ce0 => grp_conv_1_fu_18135_input_1_1_V_ce0,
        input_1_1_V_q0 => conv_1_input_1_1_V_q0,
        input_1_1_V_address1 => grp_conv_1_fu_18135_input_1_1_V_address1,
        input_1_1_V_ce1 => grp_conv_1_fu_18135_input_1_1_V_ce1,
        input_1_1_V_q1 => conv_1_input_1_1_V_q1,
        input_1_2_V_address0 => grp_conv_1_fu_18135_input_1_2_V_address0,
        input_1_2_V_ce0 => grp_conv_1_fu_18135_input_1_2_V_ce0,
        input_1_2_V_q0 => conv_1_input_1_2_V_q0,
        input_1_2_V_address1 => grp_conv_1_fu_18135_input_1_2_V_address1,
        input_1_2_V_ce1 => grp_conv_1_fu_18135_input_1_2_V_ce1,
        input_1_2_V_q1 => conv_1_input_1_2_V_q1,
        input_2_0_V_address0 => grp_conv_1_fu_18135_input_2_0_V_address0,
        input_2_0_V_ce0 => grp_conv_1_fu_18135_input_2_0_V_ce0,
        input_2_0_V_q0 => conv_1_input_2_0_V_q0,
        input_2_0_V_address1 => grp_conv_1_fu_18135_input_2_0_V_address1,
        input_2_0_V_ce1 => grp_conv_1_fu_18135_input_2_0_V_ce1,
        input_2_0_V_q1 => conv_1_input_2_0_V_q1,
        input_2_1_V_address0 => grp_conv_1_fu_18135_input_2_1_V_address0,
        input_2_1_V_ce0 => grp_conv_1_fu_18135_input_2_1_V_ce0,
        input_2_1_V_q0 => conv_1_input_2_1_V_q0,
        input_2_1_V_address1 => grp_conv_1_fu_18135_input_2_1_V_address1,
        input_2_1_V_ce1 => grp_conv_1_fu_18135_input_2_1_V_ce1,
        input_2_1_V_q1 => conv_1_input_2_1_V_q1,
        input_2_2_V_address0 => grp_conv_1_fu_18135_input_2_2_V_address0,
        input_2_2_V_ce0 => grp_conv_1_fu_18135_input_2_2_V_ce0,
        input_2_2_V_q0 => conv_1_input_2_2_V_q0,
        input_2_2_V_address1 => grp_conv_1_fu_18135_input_2_2_V_address1,
        input_2_2_V_ce1 => grp_conv_1_fu_18135_input_2_2_V_ce1,
        input_2_2_V_q1 => conv_1_input_2_2_V_q1,
        conv_out_0_V_address0 => grp_conv_1_fu_18135_conv_out_0_V_address0,
        conv_out_0_V_ce0 => grp_conv_1_fu_18135_conv_out_0_V_ce0,
        conv_out_0_V_we0 => grp_conv_1_fu_18135_conv_out_0_V_we0,
        conv_out_0_V_d0 => grp_conv_1_fu_18135_conv_out_0_V_d0,
        conv_out_1_V_address0 => grp_conv_1_fu_18135_conv_out_1_V_address0,
        conv_out_1_V_ce0 => grp_conv_1_fu_18135_conv_out_1_V_ce0,
        conv_out_1_V_we0 => grp_conv_1_fu_18135_conv_out_1_V_we0,
        conv_out_1_V_d0 => grp_conv_1_fu_18135_conv_out_1_V_d0,
        conv_out_2_V_address0 => grp_conv_1_fu_18135_conv_out_2_V_address0,
        conv_out_2_V_ce0 => grp_conv_1_fu_18135_conv_out_2_V_ce0,
        conv_out_2_V_we0 => grp_conv_1_fu_18135_conv_out_2_V_we0,
        conv_out_2_V_d0 => grp_conv_1_fu_18135_conv_out_2_V_d0);

    grp_dense_1_fu_18155 : component dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_1_fu_18155_ap_start,
        ap_done => grp_dense_1_fu_18155_ap_done,
        ap_idle => grp_dense_1_fu_18155_ap_idle,
        ap_ready => grp_dense_1_fu_18155_ap_ready,
        flat_array_0_V_address0 => grp_dense_1_fu_18155_flat_array_0_V_address0,
        flat_array_0_V_ce0 => grp_dense_1_fu_18155_flat_array_0_V_ce0,
        flat_array_0_V_q0 => flat_array_0_V_q0,
        flat_array_0_V_address1 => grp_dense_1_fu_18155_flat_array_0_V_address1,
        flat_array_0_V_ce1 => grp_dense_1_fu_18155_flat_array_0_V_ce1,
        flat_array_0_V_q1 => flat_array_0_V_q1,
        flat_array_1_V_address0 => grp_dense_1_fu_18155_flat_array_1_V_address0,
        flat_array_1_V_ce0 => grp_dense_1_fu_18155_flat_array_1_V_ce0,
        flat_array_1_V_q0 => flat_array_1_V_q0,
        flat_array_1_V_address1 => grp_dense_1_fu_18155_flat_array_1_V_address1,
        flat_array_1_V_ce1 => grp_dense_1_fu_18155_flat_array_1_V_ce1,
        flat_array_1_V_q1 => flat_array_1_V_q1,
        flat_array_2_V_address0 => grp_dense_1_fu_18155_flat_array_2_V_address0,
        flat_array_2_V_ce0 => grp_dense_1_fu_18155_flat_array_2_V_ce0,
        flat_array_2_V_q0 => flat_array_2_V_q0,
        flat_array_2_V_address1 => grp_dense_1_fu_18155_flat_array_2_V_address1,
        flat_array_2_V_ce1 => grp_dense_1_fu_18155_flat_array_2_V_ce1,
        flat_array_2_V_q1 => flat_array_2_V_q1,
        flat_array_3_V_address0 => grp_dense_1_fu_18155_flat_array_3_V_address0,
        flat_array_3_V_ce0 => grp_dense_1_fu_18155_flat_array_3_V_ce0,
        flat_array_3_V_q0 => flat_array_3_V_q0,
        flat_array_3_V_address1 => grp_dense_1_fu_18155_flat_array_3_V_address1,
        flat_array_3_V_ce1 => grp_dense_1_fu_18155_flat_array_3_V_ce1,
        flat_array_3_V_q1 => flat_array_3_V_q1,
        flat_array_4_V_address0 => grp_dense_1_fu_18155_flat_array_4_V_address0,
        flat_array_4_V_ce0 => grp_dense_1_fu_18155_flat_array_4_V_ce0,
        flat_array_4_V_q0 => flat_array_4_V_q0,
        flat_array_4_V_address1 => grp_dense_1_fu_18155_flat_array_4_V_address1,
        flat_array_4_V_ce1 => grp_dense_1_fu_18155_flat_array_4_V_ce1,
        flat_array_4_V_q1 => flat_array_4_V_q1,
        flat_array_5_V_address0 => grp_dense_1_fu_18155_flat_array_5_V_address0,
        flat_array_5_V_ce0 => grp_dense_1_fu_18155_flat_array_5_V_ce0,
        flat_array_5_V_q0 => flat_array_5_V_q0,
        flat_array_5_V_address1 => grp_dense_1_fu_18155_flat_array_5_V_address1,
        flat_array_5_V_ce1 => grp_dense_1_fu_18155_flat_array_5_V_ce1,
        flat_array_5_V_q1 => flat_array_5_V_q1,
        flat_array_6_V_address0 => grp_dense_1_fu_18155_flat_array_6_V_address0,
        flat_array_6_V_ce0 => grp_dense_1_fu_18155_flat_array_6_V_ce0,
        flat_array_6_V_q0 => flat_array_6_V_q0,
        flat_array_6_V_address1 => grp_dense_1_fu_18155_flat_array_6_V_address1,
        flat_array_6_V_ce1 => grp_dense_1_fu_18155_flat_array_6_V_ce1,
        flat_array_6_V_q1 => flat_array_6_V_q1,
        flat_array_7_V_address0 => grp_dense_1_fu_18155_flat_array_7_V_address0,
        flat_array_7_V_ce0 => grp_dense_1_fu_18155_flat_array_7_V_ce0,
        flat_array_7_V_q0 => flat_array_7_V_q0,
        flat_array_7_V_address1 => grp_dense_1_fu_18155_flat_array_7_V_address1,
        flat_array_7_V_ce1 => grp_dense_1_fu_18155_flat_array_7_V_ce1,
        flat_array_7_V_q1 => flat_array_7_V_q1,
        flat_array_8_V_address0 => grp_dense_1_fu_18155_flat_array_8_V_address0,
        flat_array_8_V_ce0 => grp_dense_1_fu_18155_flat_array_8_V_ce0,
        flat_array_8_V_q0 => flat_array_8_V_q0,
        flat_array_8_V_address1 => grp_dense_1_fu_18155_flat_array_8_V_address1,
        flat_array_8_V_ce1 => grp_dense_1_fu_18155_flat_array_8_V_ce1,
        flat_array_8_V_q1 => flat_array_8_V_q1,
        flat_array_9_V_address0 => grp_dense_1_fu_18155_flat_array_9_V_address0,
        flat_array_9_V_ce0 => grp_dense_1_fu_18155_flat_array_9_V_ce0,
        flat_array_9_V_q0 => flat_array_9_V_q0,
        flat_array_9_V_address1 => grp_dense_1_fu_18155_flat_array_9_V_address1,
        flat_array_9_V_ce1 => grp_dense_1_fu_18155_flat_array_9_V_ce1,
        flat_array_9_V_q1 => flat_array_9_V_q1,
        flat_array_10_V_address0 => grp_dense_1_fu_18155_flat_array_10_V_address0,
        flat_array_10_V_ce0 => grp_dense_1_fu_18155_flat_array_10_V_ce0,
        flat_array_10_V_q0 => flat_array_10_V_q0,
        flat_array_10_V_address1 => grp_dense_1_fu_18155_flat_array_10_V_address1,
        flat_array_10_V_ce1 => grp_dense_1_fu_18155_flat_array_10_V_ce1,
        flat_array_10_V_q1 => flat_array_10_V_q1,
        flat_array_11_V_address0 => grp_dense_1_fu_18155_flat_array_11_V_address0,
        flat_array_11_V_ce0 => grp_dense_1_fu_18155_flat_array_11_V_ce0,
        flat_array_11_V_q0 => flat_array_11_V_q0,
        flat_array_11_V_address1 => grp_dense_1_fu_18155_flat_array_11_V_address1,
        flat_array_11_V_ce1 => grp_dense_1_fu_18155_flat_array_11_V_ce1,
        flat_array_11_V_q1 => flat_array_11_V_q1,
        flat_array_12_V_address0 => grp_dense_1_fu_18155_flat_array_12_V_address0,
        flat_array_12_V_ce0 => grp_dense_1_fu_18155_flat_array_12_V_ce0,
        flat_array_12_V_q0 => flat_array_12_V_q0,
        flat_array_12_V_address1 => grp_dense_1_fu_18155_flat_array_12_V_address1,
        flat_array_12_V_ce1 => grp_dense_1_fu_18155_flat_array_12_V_ce1,
        flat_array_12_V_q1 => flat_array_12_V_q1,
        flat_array_13_V_address0 => grp_dense_1_fu_18155_flat_array_13_V_address0,
        flat_array_13_V_ce0 => grp_dense_1_fu_18155_flat_array_13_V_ce0,
        flat_array_13_V_q0 => flat_array_13_V_q0,
        flat_array_13_V_address1 => grp_dense_1_fu_18155_flat_array_13_V_address1,
        flat_array_13_V_ce1 => grp_dense_1_fu_18155_flat_array_13_V_ce1,
        flat_array_13_V_q1 => flat_array_13_V_q1,
        flat_array_14_V_address0 => grp_dense_1_fu_18155_flat_array_14_V_address0,
        flat_array_14_V_ce0 => grp_dense_1_fu_18155_flat_array_14_V_ce0,
        flat_array_14_V_q0 => flat_array_14_V_q0,
        flat_array_14_V_address1 => grp_dense_1_fu_18155_flat_array_14_V_address1,
        flat_array_14_V_ce1 => grp_dense_1_fu_18155_flat_array_14_V_ce1,
        flat_array_14_V_q1 => flat_array_14_V_q1,
        flat_array_15_V_address0 => grp_dense_1_fu_18155_flat_array_15_V_address0,
        flat_array_15_V_ce0 => grp_dense_1_fu_18155_flat_array_15_V_ce0,
        flat_array_15_V_q0 => flat_array_15_V_q0,
        flat_array_15_V_address1 => grp_dense_1_fu_18155_flat_array_15_V_address1,
        flat_array_15_V_ce1 => grp_dense_1_fu_18155_flat_array_15_V_ce1,
        flat_array_15_V_q1 => flat_array_15_V_q1,
        flat_array_16_V_address0 => grp_dense_1_fu_18155_flat_array_16_V_address0,
        flat_array_16_V_ce0 => grp_dense_1_fu_18155_flat_array_16_V_ce0,
        flat_array_16_V_q0 => flat_array_16_V_q0,
        flat_array_16_V_address1 => grp_dense_1_fu_18155_flat_array_16_V_address1,
        flat_array_16_V_ce1 => grp_dense_1_fu_18155_flat_array_16_V_ce1,
        flat_array_16_V_q1 => flat_array_16_V_q1,
        flat_array_17_V_address0 => grp_dense_1_fu_18155_flat_array_17_V_address0,
        flat_array_17_V_ce0 => grp_dense_1_fu_18155_flat_array_17_V_ce0,
        flat_array_17_V_q0 => flat_array_17_V_q0,
        flat_array_17_V_address1 => grp_dense_1_fu_18155_flat_array_17_V_address1,
        flat_array_17_V_ce1 => grp_dense_1_fu_18155_flat_array_17_V_ce1,
        flat_array_17_V_q1 => flat_array_17_V_q1,
        flat_array_18_V_address0 => grp_dense_1_fu_18155_flat_array_18_V_address0,
        flat_array_18_V_ce0 => grp_dense_1_fu_18155_flat_array_18_V_ce0,
        flat_array_18_V_q0 => flat_array_18_V_q0,
        flat_array_18_V_address1 => grp_dense_1_fu_18155_flat_array_18_V_address1,
        flat_array_18_V_ce1 => grp_dense_1_fu_18155_flat_array_18_V_ce1,
        flat_array_18_V_q1 => flat_array_18_V_q1,
        flat_array_19_V_address0 => grp_dense_1_fu_18155_flat_array_19_V_address0,
        flat_array_19_V_ce0 => grp_dense_1_fu_18155_flat_array_19_V_ce0,
        flat_array_19_V_q0 => flat_array_19_V_q0,
        flat_array_19_V_address1 => grp_dense_1_fu_18155_flat_array_19_V_address1,
        flat_array_19_V_ce1 => grp_dense_1_fu_18155_flat_array_19_V_ce1,
        flat_array_19_V_q1 => flat_array_19_V_q1,
        flat_array_20_V_address0 => grp_dense_1_fu_18155_flat_array_20_V_address0,
        flat_array_20_V_ce0 => grp_dense_1_fu_18155_flat_array_20_V_ce0,
        flat_array_20_V_q0 => flat_array_20_V_q0,
        flat_array_20_V_address1 => grp_dense_1_fu_18155_flat_array_20_V_address1,
        flat_array_20_V_ce1 => grp_dense_1_fu_18155_flat_array_20_V_ce1,
        flat_array_20_V_q1 => flat_array_20_V_q1,
        flat_array_21_V_address0 => grp_dense_1_fu_18155_flat_array_21_V_address0,
        flat_array_21_V_ce0 => grp_dense_1_fu_18155_flat_array_21_V_ce0,
        flat_array_21_V_q0 => flat_array_21_V_q0,
        flat_array_21_V_address1 => grp_dense_1_fu_18155_flat_array_21_V_address1,
        flat_array_21_V_ce1 => grp_dense_1_fu_18155_flat_array_21_V_ce1,
        flat_array_21_V_q1 => flat_array_21_V_q1,
        flat_array_22_V_address0 => grp_dense_1_fu_18155_flat_array_22_V_address0,
        flat_array_22_V_ce0 => grp_dense_1_fu_18155_flat_array_22_V_ce0,
        flat_array_22_V_q0 => flat_array_22_V_q0,
        flat_array_22_V_address1 => grp_dense_1_fu_18155_flat_array_22_V_address1,
        flat_array_22_V_ce1 => grp_dense_1_fu_18155_flat_array_22_V_ce1,
        flat_array_22_V_q1 => flat_array_22_V_q1,
        flat_array_23_V_address0 => grp_dense_1_fu_18155_flat_array_23_V_address0,
        flat_array_23_V_ce0 => grp_dense_1_fu_18155_flat_array_23_V_ce0,
        flat_array_23_V_q0 => flat_array_23_V_q0,
        flat_array_23_V_address1 => grp_dense_1_fu_18155_flat_array_23_V_address1,
        flat_array_23_V_ce1 => grp_dense_1_fu_18155_flat_array_23_V_ce1,
        flat_array_23_V_q1 => flat_array_23_V_q1,
        flat_array_24_V_address0 => grp_dense_1_fu_18155_flat_array_24_V_address0,
        flat_array_24_V_ce0 => grp_dense_1_fu_18155_flat_array_24_V_ce0,
        flat_array_24_V_q0 => flat_array_24_V_q0,
        flat_array_24_V_address1 => grp_dense_1_fu_18155_flat_array_24_V_address1,
        flat_array_24_V_ce1 => grp_dense_1_fu_18155_flat_array_24_V_ce1,
        flat_array_24_V_q1 => flat_array_24_V_q1,
        dense_1_out_V_address0 => grp_dense_1_fu_18155_dense_1_out_V_address0,
        dense_1_out_V_ce0 => grp_dense_1_fu_18155_dense_1_out_V_ce0,
        dense_1_out_V_we0 => grp_dense_1_fu_18155_dense_1_out_V_we0,
        dense_1_out_V_d0 => grp_dense_1_fu_18155_dense_1_out_V_d0);

    grp_max_pool_2_fu_18189 : component max_pool_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_max_pool_2_fu_18189_ap_start,
        ap_done => grp_max_pool_2_fu_18189_ap_done,
        ap_idle => grp_max_pool_2_fu_18189_ap_idle,
        ap_ready => grp_max_pool_2_fu_18189_ap_ready,
        conv_out_0_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_0_V_address0,
        conv_out_0_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_0_V_ce0,
        conv_out_0_0_V_q0 => conv_2_out_c_0_0_V_q0,
        conv_out_0_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_1_V_address0,
        conv_out_0_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_1_V_ce0,
        conv_out_0_1_V_q0 => conv_2_out_c_0_1_V_q0,
        conv_out_0_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_2_V_address0,
        conv_out_0_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_2_V_ce0,
        conv_out_0_2_V_q0 => conv_2_out_c_0_2_V_q0,
        conv_out_0_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_3_V_address0,
        conv_out_0_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_3_V_ce0,
        conv_out_0_3_V_q0 => conv_2_out_c_0_3_V_q0,
        conv_out_0_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_4_V_address0,
        conv_out_0_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_4_V_ce0,
        conv_out_0_4_V_q0 => conv_2_out_c_0_4_V_q0,
        conv_out_0_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_5_V_address0,
        conv_out_0_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_5_V_ce0,
        conv_out_0_5_V_q0 => conv_2_out_c_0_5_V_q0,
        conv_out_0_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_6_V_address0,
        conv_out_0_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_6_V_ce0,
        conv_out_0_6_V_q0 => conv_2_out_c_0_6_V_q0,
        conv_out_0_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_7_V_address0,
        conv_out_0_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_7_V_ce0,
        conv_out_0_7_V_q0 => conv_2_out_c_0_7_V_q0,
        conv_out_0_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_8_V_address0,
        conv_out_0_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_8_V_ce0,
        conv_out_0_8_V_q0 => conv_2_out_c_0_8_V_q0,
        conv_out_0_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_0_9_V_address0,
        conv_out_0_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_0_9_V_ce0,
        conv_out_0_9_V_q0 => conv_2_out_c_0_9_V_q0,
        conv_out_1_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_0_V_address0,
        conv_out_1_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_0_V_ce0,
        conv_out_1_0_V_q0 => conv_2_out_c_1_0_V_q0,
        conv_out_1_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_1_V_address0,
        conv_out_1_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_1_V_ce0,
        conv_out_1_1_V_q0 => conv_2_out_c_1_1_V_q0,
        conv_out_1_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_2_V_address0,
        conv_out_1_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_2_V_ce0,
        conv_out_1_2_V_q0 => conv_2_out_c_1_2_V_q0,
        conv_out_1_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_3_V_address0,
        conv_out_1_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_3_V_ce0,
        conv_out_1_3_V_q0 => conv_2_out_c_1_3_V_q0,
        conv_out_1_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_4_V_address0,
        conv_out_1_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_4_V_ce0,
        conv_out_1_4_V_q0 => conv_2_out_c_1_4_V_q0,
        conv_out_1_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_5_V_address0,
        conv_out_1_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_5_V_ce0,
        conv_out_1_5_V_q0 => conv_2_out_c_1_5_V_q0,
        conv_out_1_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_6_V_address0,
        conv_out_1_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_6_V_ce0,
        conv_out_1_6_V_q0 => conv_2_out_c_1_6_V_q0,
        conv_out_1_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_7_V_address0,
        conv_out_1_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_7_V_ce0,
        conv_out_1_7_V_q0 => conv_2_out_c_1_7_V_q0,
        conv_out_1_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_8_V_address0,
        conv_out_1_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_8_V_ce0,
        conv_out_1_8_V_q0 => conv_2_out_c_1_8_V_q0,
        conv_out_1_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_1_9_V_address0,
        conv_out_1_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_1_9_V_ce0,
        conv_out_1_9_V_q0 => conv_2_out_c_1_9_V_q0,
        conv_out_2_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_0_V_address0,
        conv_out_2_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_0_V_ce0,
        conv_out_2_0_V_q0 => conv_2_out_c_2_0_V_q0,
        conv_out_2_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_1_V_address0,
        conv_out_2_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_1_V_ce0,
        conv_out_2_1_V_q0 => conv_2_out_c_2_1_V_q0,
        conv_out_2_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_2_V_address0,
        conv_out_2_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_2_V_ce0,
        conv_out_2_2_V_q0 => conv_2_out_c_2_2_V_q0,
        conv_out_2_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_3_V_address0,
        conv_out_2_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_3_V_ce0,
        conv_out_2_3_V_q0 => conv_2_out_c_2_3_V_q0,
        conv_out_2_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_4_V_address0,
        conv_out_2_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_4_V_ce0,
        conv_out_2_4_V_q0 => conv_2_out_c_2_4_V_q0,
        conv_out_2_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_5_V_address0,
        conv_out_2_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_5_V_ce0,
        conv_out_2_5_V_q0 => conv_2_out_c_2_5_V_q0,
        conv_out_2_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_6_V_address0,
        conv_out_2_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_6_V_ce0,
        conv_out_2_6_V_q0 => conv_2_out_c_2_6_V_q0,
        conv_out_2_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_7_V_address0,
        conv_out_2_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_7_V_ce0,
        conv_out_2_7_V_q0 => conv_2_out_c_2_7_V_q0,
        conv_out_2_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_8_V_address0,
        conv_out_2_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_8_V_ce0,
        conv_out_2_8_V_q0 => conv_2_out_c_2_8_V_q0,
        conv_out_2_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_2_9_V_address0,
        conv_out_2_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_2_9_V_ce0,
        conv_out_2_9_V_q0 => conv_2_out_c_2_9_V_q0,
        conv_out_3_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_0_V_address0,
        conv_out_3_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_0_V_ce0,
        conv_out_3_0_V_q0 => conv_2_out_c_3_0_V_q0,
        conv_out_3_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_1_V_address0,
        conv_out_3_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_1_V_ce0,
        conv_out_3_1_V_q0 => conv_2_out_c_3_1_V_q0,
        conv_out_3_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_2_V_address0,
        conv_out_3_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_2_V_ce0,
        conv_out_3_2_V_q0 => conv_2_out_c_3_2_V_q0,
        conv_out_3_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_3_V_address0,
        conv_out_3_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_3_V_ce0,
        conv_out_3_3_V_q0 => conv_2_out_c_3_3_V_q0,
        conv_out_3_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_4_V_address0,
        conv_out_3_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_4_V_ce0,
        conv_out_3_4_V_q0 => conv_2_out_c_3_4_V_q0,
        conv_out_3_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_5_V_address0,
        conv_out_3_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_5_V_ce0,
        conv_out_3_5_V_q0 => conv_2_out_c_3_5_V_q0,
        conv_out_3_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_6_V_address0,
        conv_out_3_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_6_V_ce0,
        conv_out_3_6_V_q0 => conv_2_out_c_3_6_V_q0,
        conv_out_3_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_7_V_address0,
        conv_out_3_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_7_V_ce0,
        conv_out_3_7_V_q0 => conv_2_out_c_3_7_V_q0,
        conv_out_3_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_8_V_address0,
        conv_out_3_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_8_V_ce0,
        conv_out_3_8_V_q0 => conv_2_out_c_3_8_V_q0,
        conv_out_3_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_3_9_V_address0,
        conv_out_3_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_3_9_V_ce0,
        conv_out_3_9_V_q0 => conv_2_out_c_3_9_V_q0,
        conv_out_4_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_0_V_address0,
        conv_out_4_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_0_V_ce0,
        conv_out_4_0_V_q0 => conv_2_out_c_4_0_V_q0,
        conv_out_4_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_1_V_address0,
        conv_out_4_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_1_V_ce0,
        conv_out_4_1_V_q0 => conv_2_out_c_4_1_V_q0,
        conv_out_4_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_2_V_address0,
        conv_out_4_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_2_V_ce0,
        conv_out_4_2_V_q0 => conv_2_out_c_4_2_V_q0,
        conv_out_4_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_3_V_address0,
        conv_out_4_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_3_V_ce0,
        conv_out_4_3_V_q0 => conv_2_out_c_4_3_V_q0,
        conv_out_4_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_4_V_address0,
        conv_out_4_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_4_V_ce0,
        conv_out_4_4_V_q0 => conv_2_out_c_4_4_V_q0,
        conv_out_4_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_5_V_address0,
        conv_out_4_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_5_V_ce0,
        conv_out_4_5_V_q0 => conv_2_out_c_4_5_V_q0,
        conv_out_4_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_6_V_address0,
        conv_out_4_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_6_V_ce0,
        conv_out_4_6_V_q0 => conv_2_out_c_4_6_V_q0,
        conv_out_4_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_7_V_address0,
        conv_out_4_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_7_V_ce0,
        conv_out_4_7_V_q0 => conv_2_out_c_4_7_V_q0,
        conv_out_4_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_8_V_address0,
        conv_out_4_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_8_V_ce0,
        conv_out_4_8_V_q0 => conv_2_out_c_4_8_V_q0,
        conv_out_4_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_4_9_V_address0,
        conv_out_4_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_4_9_V_ce0,
        conv_out_4_9_V_q0 => conv_2_out_c_4_9_V_q0,
        conv_out_5_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_0_V_address0,
        conv_out_5_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_0_V_ce0,
        conv_out_5_0_V_q0 => conv_2_out_c_5_0_V_q0,
        conv_out_5_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_1_V_address0,
        conv_out_5_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_1_V_ce0,
        conv_out_5_1_V_q0 => conv_2_out_c_5_1_V_q0,
        conv_out_5_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_2_V_address0,
        conv_out_5_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_2_V_ce0,
        conv_out_5_2_V_q0 => conv_2_out_c_5_2_V_q0,
        conv_out_5_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_3_V_address0,
        conv_out_5_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_3_V_ce0,
        conv_out_5_3_V_q0 => conv_2_out_c_5_3_V_q0,
        conv_out_5_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_4_V_address0,
        conv_out_5_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_4_V_ce0,
        conv_out_5_4_V_q0 => conv_2_out_c_5_4_V_q0,
        conv_out_5_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_5_V_address0,
        conv_out_5_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_5_V_ce0,
        conv_out_5_5_V_q0 => conv_2_out_c_5_5_V_q0,
        conv_out_5_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_6_V_address0,
        conv_out_5_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_6_V_ce0,
        conv_out_5_6_V_q0 => conv_2_out_c_5_6_V_q0,
        conv_out_5_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_7_V_address0,
        conv_out_5_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_7_V_ce0,
        conv_out_5_7_V_q0 => conv_2_out_c_5_7_V_q0,
        conv_out_5_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_8_V_address0,
        conv_out_5_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_8_V_ce0,
        conv_out_5_8_V_q0 => conv_2_out_c_5_8_V_q0,
        conv_out_5_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_5_9_V_address0,
        conv_out_5_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_5_9_V_ce0,
        conv_out_5_9_V_q0 => conv_2_out_c_5_9_V_q0,
        conv_out_6_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_0_V_address0,
        conv_out_6_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_0_V_ce0,
        conv_out_6_0_V_q0 => conv_2_out_c_6_0_V_q0,
        conv_out_6_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_1_V_address0,
        conv_out_6_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_1_V_ce0,
        conv_out_6_1_V_q0 => conv_2_out_c_6_1_V_q0,
        conv_out_6_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_2_V_address0,
        conv_out_6_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_2_V_ce0,
        conv_out_6_2_V_q0 => conv_2_out_c_6_2_V_q0,
        conv_out_6_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_3_V_address0,
        conv_out_6_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_3_V_ce0,
        conv_out_6_3_V_q0 => conv_2_out_c_6_3_V_q0,
        conv_out_6_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_4_V_address0,
        conv_out_6_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_4_V_ce0,
        conv_out_6_4_V_q0 => conv_2_out_c_6_4_V_q0,
        conv_out_6_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_5_V_address0,
        conv_out_6_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_5_V_ce0,
        conv_out_6_5_V_q0 => conv_2_out_c_6_5_V_q0,
        conv_out_6_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_6_V_address0,
        conv_out_6_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_6_V_ce0,
        conv_out_6_6_V_q0 => conv_2_out_c_6_6_V_q0,
        conv_out_6_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_7_V_address0,
        conv_out_6_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_7_V_ce0,
        conv_out_6_7_V_q0 => conv_2_out_c_6_7_V_q0,
        conv_out_6_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_8_V_address0,
        conv_out_6_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_8_V_ce0,
        conv_out_6_8_V_q0 => conv_2_out_c_6_8_V_q0,
        conv_out_6_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_6_9_V_address0,
        conv_out_6_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_6_9_V_ce0,
        conv_out_6_9_V_q0 => conv_2_out_c_6_9_V_q0,
        conv_out_7_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_0_V_address0,
        conv_out_7_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_0_V_ce0,
        conv_out_7_0_V_q0 => conv_2_out_c_7_0_V_q0,
        conv_out_7_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_1_V_address0,
        conv_out_7_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_1_V_ce0,
        conv_out_7_1_V_q0 => conv_2_out_c_7_1_V_q0,
        conv_out_7_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_2_V_address0,
        conv_out_7_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_2_V_ce0,
        conv_out_7_2_V_q0 => conv_2_out_c_7_2_V_q0,
        conv_out_7_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_3_V_address0,
        conv_out_7_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_3_V_ce0,
        conv_out_7_3_V_q0 => conv_2_out_c_7_3_V_q0,
        conv_out_7_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_4_V_address0,
        conv_out_7_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_4_V_ce0,
        conv_out_7_4_V_q0 => conv_2_out_c_7_4_V_q0,
        conv_out_7_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_5_V_address0,
        conv_out_7_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_5_V_ce0,
        conv_out_7_5_V_q0 => conv_2_out_c_7_5_V_q0,
        conv_out_7_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_6_V_address0,
        conv_out_7_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_6_V_ce0,
        conv_out_7_6_V_q0 => conv_2_out_c_7_6_V_q0,
        conv_out_7_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_7_V_address0,
        conv_out_7_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_7_V_ce0,
        conv_out_7_7_V_q0 => conv_2_out_c_7_7_V_q0,
        conv_out_7_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_8_V_address0,
        conv_out_7_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_8_V_ce0,
        conv_out_7_8_V_q0 => conv_2_out_c_7_8_V_q0,
        conv_out_7_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_7_9_V_address0,
        conv_out_7_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_7_9_V_ce0,
        conv_out_7_9_V_q0 => conv_2_out_c_7_9_V_q0,
        conv_out_8_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_0_V_address0,
        conv_out_8_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_0_V_ce0,
        conv_out_8_0_V_q0 => conv_2_out_c_8_0_V_q0,
        conv_out_8_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_1_V_address0,
        conv_out_8_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_1_V_ce0,
        conv_out_8_1_V_q0 => conv_2_out_c_8_1_V_q0,
        conv_out_8_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_2_V_address0,
        conv_out_8_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_2_V_ce0,
        conv_out_8_2_V_q0 => conv_2_out_c_8_2_V_q0,
        conv_out_8_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_3_V_address0,
        conv_out_8_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_3_V_ce0,
        conv_out_8_3_V_q0 => conv_2_out_c_8_3_V_q0,
        conv_out_8_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_4_V_address0,
        conv_out_8_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_4_V_ce0,
        conv_out_8_4_V_q0 => conv_2_out_c_8_4_V_q0,
        conv_out_8_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_5_V_address0,
        conv_out_8_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_5_V_ce0,
        conv_out_8_5_V_q0 => conv_2_out_c_8_5_V_q0,
        conv_out_8_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_6_V_address0,
        conv_out_8_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_6_V_ce0,
        conv_out_8_6_V_q0 => conv_2_out_c_8_6_V_q0,
        conv_out_8_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_7_V_address0,
        conv_out_8_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_7_V_ce0,
        conv_out_8_7_V_q0 => conv_2_out_c_8_7_V_q0,
        conv_out_8_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_8_V_address0,
        conv_out_8_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_8_V_ce0,
        conv_out_8_8_V_q0 => conv_2_out_c_8_8_V_q0,
        conv_out_8_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_8_9_V_address0,
        conv_out_8_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_8_9_V_ce0,
        conv_out_8_9_V_q0 => conv_2_out_c_8_9_V_q0,
        conv_out_9_0_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_0_V_address0,
        conv_out_9_0_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_0_V_ce0,
        conv_out_9_0_V_q0 => conv_2_out_c_9_0_V_q0,
        conv_out_9_1_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_1_V_address0,
        conv_out_9_1_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_1_V_ce0,
        conv_out_9_1_V_q0 => conv_2_out_c_9_1_V_q0,
        conv_out_9_2_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_2_V_address0,
        conv_out_9_2_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_2_V_ce0,
        conv_out_9_2_V_q0 => conv_2_out_c_9_2_V_q0,
        conv_out_9_3_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_3_V_address0,
        conv_out_9_3_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_3_V_ce0,
        conv_out_9_3_V_q0 => conv_2_out_c_9_3_V_q0,
        conv_out_9_4_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_4_V_address0,
        conv_out_9_4_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_4_V_ce0,
        conv_out_9_4_V_q0 => conv_2_out_c_9_4_V_q0,
        conv_out_9_5_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_5_V_address0,
        conv_out_9_5_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_5_V_ce0,
        conv_out_9_5_V_q0 => conv_2_out_c_9_5_V_q0,
        conv_out_9_6_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_6_V_address0,
        conv_out_9_6_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_6_V_ce0,
        conv_out_9_6_V_q0 => conv_2_out_c_9_6_V_q0,
        conv_out_9_7_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_7_V_address0,
        conv_out_9_7_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_7_V_ce0,
        conv_out_9_7_V_q0 => conv_2_out_c_9_7_V_q0,
        conv_out_9_8_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_8_V_address0,
        conv_out_9_8_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_8_V_ce0,
        conv_out_9_8_V_q0 => conv_2_out_c_9_8_V_q0,
        conv_out_9_9_V_address0 => grp_max_pool_2_fu_18189_conv_out_9_9_V_address0,
        conv_out_9_9_V_ce0 => grp_max_pool_2_fu_18189_conv_out_9_9_V_ce0,
        conv_out_9_9_V_q0 => conv_2_out_c_9_9_V_q0,
        max_pool_out_0_0_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_0_0_V_address0,
        max_pool_out_0_0_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_0_0_V_ce0,
        max_pool_out_0_0_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_0_0_V_we0,
        max_pool_out_0_0_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_0_0_V_d0,
        max_pool_out_0_1_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_0_1_V_address0,
        max_pool_out_0_1_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_0_1_V_ce0,
        max_pool_out_0_1_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_0_1_V_we0,
        max_pool_out_0_1_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_0_1_V_d0,
        max_pool_out_0_2_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_0_2_V_address0,
        max_pool_out_0_2_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_0_2_V_ce0,
        max_pool_out_0_2_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_0_2_V_we0,
        max_pool_out_0_2_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_0_2_V_d0,
        max_pool_out_0_3_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_0_3_V_address0,
        max_pool_out_0_3_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_0_3_V_ce0,
        max_pool_out_0_3_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_0_3_V_we0,
        max_pool_out_0_3_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_0_3_V_d0,
        max_pool_out_0_4_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_0_4_V_address0,
        max_pool_out_0_4_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_0_4_V_ce0,
        max_pool_out_0_4_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_0_4_V_we0,
        max_pool_out_0_4_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_0_4_V_d0,
        max_pool_out_1_0_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_1_0_V_address0,
        max_pool_out_1_0_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_1_0_V_ce0,
        max_pool_out_1_0_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_1_0_V_we0,
        max_pool_out_1_0_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_1_0_V_d0,
        max_pool_out_1_1_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_1_1_V_address0,
        max_pool_out_1_1_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_1_1_V_ce0,
        max_pool_out_1_1_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_1_1_V_we0,
        max_pool_out_1_1_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_1_1_V_d0,
        max_pool_out_1_2_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_1_2_V_address0,
        max_pool_out_1_2_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_1_2_V_ce0,
        max_pool_out_1_2_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_1_2_V_we0,
        max_pool_out_1_2_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_1_2_V_d0,
        max_pool_out_1_3_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_1_3_V_address0,
        max_pool_out_1_3_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_1_3_V_ce0,
        max_pool_out_1_3_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_1_3_V_we0,
        max_pool_out_1_3_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_1_3_V_d0,
        max_pool_out_1_4_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_1_4_V_address0,
        max_pool_out_1_4_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_1_4_V_ce0,
        max_pool_out_1_4_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_1_4_V_we0,
        max_pool_out_1_4_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_1_4_V_d0,
        max_pool_out_2_0_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_2_0_V_address0,
        max_pool_out_2_0_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_2_0_V_ce0,
        max_pool_out_2_0_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_2_0_V_we0,
        max_pool_out_2_0_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_2_0_V_d0,
        max_pool_out_2_1_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_2_1_V_address0,
        max_pool_out_2_1_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_2_1_V_ce0,
        max_pool_out_2_1_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_2_1_V_we0,
        max_pool_out_2_1_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_2_1_V_d0,
        max_pool_out_2_2_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_2_2_V_address0,
        max_pool_out_2_2_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_2_2_V_ce0,
        max_pool_out_2_2_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_2_2_V_we0,
        max_pool_out_2_2_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_2_2_V_d0,
        max_pool_out_2_3_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_2_3_V_address0,
        max_pool_out_2_3_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_2_3_V_ce0,
        max_pool_out_2_3_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_2_3_V_we0,
        max_pool_out_2_3_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_2_3_V_d0,
        max_pool_out_2_4_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_2_4_V_address0,
        max_pool_out_2_4_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_2_4_V_ce0,
        max_pool_out_2_4_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_2_4_V_we0,
        max_pool_out_2_4_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_2_4_V_d0,
        max_pool_out_3_0_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_3_0_V_address0,
        max_pool_out_3_0_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_3_0_V_ce0,
        max_pool_out_3_0_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_3_0_V_we0,
        max_pool_out_3_0_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_3_0_V_d0,
        max_pool_out_3_1_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_3_1_V_address0,
        max_pool_out_3_1_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_3_1_V_ce0,
        max_pool_out_3_1_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_3_1_V_we0,
        max_pool_out_3_1_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_3_1_V_d0,
        max_pool_out_3_2_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_3_2_V_address0,
        max_pool_out_3_2_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_3_2_V_ce0,
        max_pool_out_3_2_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_3_2_V_we0,
        max_pool_out_3_2_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_3_2_V_d0,
        max_pool_out_3_3_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_3_3_V_address0,
        max_pool_out_3_3_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_3_3_V_ce0,
        max_pool_out_3_3_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_3_3_V_we0,
        max_pool_out_3_3_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_3_3_V_d0,
        max_pool_out_3_4_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_3_4_V_address0,
        max_pool_out_3_4_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_3_4_V_ce0,
        max_pool_out_3_4_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_3_4_V_we0,
        max_pool_out_3_4_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_3_4_V_d0,
        max_pool_out_4_0_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_4_0_V_address0,
        max_pool_out_4_0_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_4_0_V_ce0,
        max_pool_out_4_0_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_4_0_V_we0,
        max_pool_out_4_0_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_4_0_V_d0,
        max_pool_out_4_1_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_4_1_V_address0,
        max_pool_out_4_1_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_4_1_V_ce0,
        max_pool_out_4_1_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_4_1_V_we0,
        max_pool_out_4_1_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_4_1_V_d0,
        max_pool_out_4_2_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_4_2_V_address0,
        max_pool_out_4_2_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_4_2_V_ce0,
        max_pool_out_4_2_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_4_2_V_we0,
        max_pool_out_4_2_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_4_2_V_d0,
        max_pool_out_4_3_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_4_3_V_address0,
        max_pool_out_4_3_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_4_3_V_ce0,
        max_pool_out_4_3_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_4_3_V_we0,
        max_pool_out_4_3_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_4_3_V_d0,
        max_pool_out_4_4_V_address0 => grp_max_pool_2_fu_18189_max_pool_out_4_4_V_address0,
        max_pool_out_4_4_V_ce0 => grp_max_pool_2_fu_18189_max_pool_out_4_4_V_ce0,
        max_pool_out_4_4_V_we0 => grp_max_pool_2_fu_18189_max_pool_out_4_4_V_we0,
        max_pool_out_4_4_V_d0 => grp_max_pool_2_fu_18189_max_pool_out_4_4_V_d0);

    grp_soft_max_fu_18318 : component soft_max
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_soft_max_fu_18318_ap_start,
        ap_done => grp_soft_max_fu_18318_ap_done,
        ap_idle => grp_soft_max_fu_18318_ap_idle,
        ap_ready => grp_soft_max_fu_18318_ap_ready,
        dense_array_V_address0 => grp_soft_max_fu_18318_dense_array_V_address0,
        dense_array_V_ce0 => grp_soft_max_fu_18318_dense_array_V_ce0,
        dense_array_V_q0 => dense_array_V_q0,
        dense_array_V_address1 => grp_soft_max_fu_18318_dense_array_V_address1,
        dense_array_V_ce1 => grp_soft_max_fu_18318_dense_array_V_ce1,
        dense_array_V_we1 => grp_soft_max_fu_18318_dense_array_V_we1,
        dense_array_V_d1 => grp_soft_max_fu_18318_dense_array_V_d1,
        dense_array_V_q1 => dense_array_V_q1,
        prediction_V_address0 => grp_soft_max_fu_18318_prediction_V_address0,
        prediction_V_ce0 => grp_soft_max_fu_18318_prediction_V_ce0,
        prediction_V_we0 => grp_soft_max_fu_18318_prediction_V_we0,
        prediction_V_d0 => grp_soft_max_fu_18318_prediction_V_d0);

    grp_max_pool_1_fu_18330 : component max_pool_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_max_pool_1_fu_18330_ap_start,
        ap_done => grp_max_pool_1_fu_18330_ap_done,
        ap_idle => grp_max_pool_1_fu_18330_ap_idle,
        ap_ready => grp_max_pool_1_fu_18330_ap_ready,
        conv_out_0_V_address0 => grp_max_pool_1_fu_18330_conv_out_0_V_address0,
        conv_out_0_V_ce0 => grp_max_pool_1_fu_18330_conv_out_0_V_ce0,
        conv_out_0_V_q0 => conv_1_out_c_0_V_q0,
        conv_out_0_V_address1 => grp_max_pool_1_fu_18330_conv_out_0_V_address1,
        conv_out_0_V_ce1 => grp_max_pool_1_fu_18330_conv_out_0_V_ce1,
        conv_out_0_V_q1 => conv_1_out_c_0_V_q1,
        conv_out_1_V_address0 => grp_max_pool_1_fu_18330_conv_out_1_V_address0,
        conv_out_1_V_ce0 => grp_max_pool_1_fu_18330_conv_out_1_V_ce0,
        conv_out_1_V_q0 => conv_1_out_c_1_V_q0,
        conv_out_1_V_address1 => grp_max_pool_1_fu_18330_conv_out_1_V_address1,
        conv_out_1_V_ce1 => grp_max_pool_1_fu_18330_conv_out_1_V_ce1,
        conv_out_1_V_q1 => conv_1_out_c_1_V_q1,
        conv_out_2_V_address0 => grp_max_pool_1_fu_18330_conv_out_2_V_address0,
        conv_out_2_V_ce0 => grp_max_pool_1_fu_18330_conv_out_2_V_ce0,
        conv_out_2_V_q0 => conv_1_out_c_2_V_q0,
        conv_out_2_V_address1 => grp_max_pool_1_fu_18330_conv_out_2_V_address1,
        conv_out_2_V_ce1 => grp_max_pool_1_fu_18330_conv_out_2_V_ce1,
        conv_out_2_V_q1 => conv_1_out_c_2_V_q1,
        conv_out_3_V_address0 => grp_max_pool_1_fu_18330_conv_out_3_V_address0,
        conv_out_3_V_ce0 => grp_max_pool_1_fu_18330_conv_out_3_V_ce0,
        conv_out_3_V_q0 => conv_1_out_c_3_V_q0,
        conv_out_3_V_address1 => grp_max_pool_1_fu_18330_conv_out_3_V_address1,
        conv_out_3_V_ce1 => grp_max_pool_1_fu_18330_conv_out_3_V_ce1,
        conv_out_3_V_q1 => conv_1_out_c_3_V_q1,
        conv_out_4_V_address0 => grp_max_pool_1_fu_18330_conv_out_4_V_address0,
        conv_out_4_V_ce0 => grp_max_pool_1_fu_18330_conv_out_4_V_ce0,
        conv_out_4_V_q0 => conv_1_out_c_4_V_q0,
        conv_out_4_V_address1 => grp_max_pool_1_fu_18330_conv_out_4_V_address1,
        conv_out_4_V_ce1 => grp_max_pool_1_fu_18330_conv_out_4_V_ce1,
        conv_out_4_V_q1 => conv_1_out_c_4_V_q1,
        conv_out_5_V_address0 => grp_max_pool_1_fu_18330_conv_out_5_V_address0,
        conv_out_5_V_ce0 => grp_max_pool_1_fu_18330_conv_out_5_V_ce0,
        conv_out_5_V_q0 => conv_1_out_c_5_V_q0,
        conv_out_5_V_address1 => grp_max_pool_1_fu_18330_conv_out_5_V_address1,
        conv_out_5_V_ce1 => grp_max_pool_1_fu_18330_conv_out_5_V_ce1,
        conv_out_5_V_q1 => conv_1_out_c_5_V_q1,
        conv_out_6_V_address0 => grp_max_pool_1_fu_18330_conv_out_6_V_address0,
        conv_out_6_V_ce0 => grp_max_pool_1_fu_18330_conv_out_6_V_ce0,
        conv_out_6_V_q0 => conv_1_out_c_6_V_q0,
        conv_out_6_V_address1 => grp_max_pool_1_fu_18330_conv_out_6_V_address1,
        conv_out_6_V_ce1 => grp_max_pool_1_fu_18330_conv_out_6_V_ce1,
        conv_out_6_V_q1 => conv_1_out_c_6_V_q1,
        conv_out_7_V_address0 => grp_max_pool_1_fu_18330_conv_out_7_V_address0,
        conv_out_7_V_ce0 => grp_max_pool_1_fu_18330_conv_out_7_V_ce0,
        conv_out_7_V_q0 => conv_1_out_c_7_V_q0,
        conv_out_7_V_address1 => grp_max_pool_1_fu_18330_conv_out_7_V_address1,
        conv_out_7_V_ce1 => grp_max_pool_1_fu_18330_conv_out_7_V_ce1,
        conv_out_7_V_q1 => conv_1_out_c_7_V_q1,
        conv_out_8_V_address0 => grp_max_pool_1_fu_18330_conv_out_8_V_address0,
        conv_out_8_V_ce0 => grp_max_pool_1_fu_18330_conv_out_8_V_ce0,
        conv_out_8_V_q0 => conv_1_out_c_8_V_q0,
        conv_out_8_V_address1 => grp_max_pool_1_fu_18330_conv_out_8_V_address1,
        conv_out_8_V_ce1 => grp_max_pool_1_fu_18330_conv_out_8_V_ce1,
        conv_out_8_V_q1 => conv_1_out_c_8_V_q1,
        conv_out_9_V_address0 => grp_max_pool_1_fu_18330_conv_out_9_V_address0,
        conv_out_9_V_ce0 => grp_max_pool_1_fu_18330_conv_out_9_V_ce0,
        conv_out_9_V_q0 => conv_1_out_c_9_V_q0,
        conv_out_9_V_address1 => grp_max_pool_1_fu_18330_conv_out_9_V_address1,
        conv_out_9_V_ce1 => grp_max_pool_1_fu_18330_conv_out_9_V_ce1,
        conv_out_9_V_q1 => conv_1_out_c_9_V_q1,
        conv_out_10_V_address0 => grp_max_pool_1_fu_18330_conv_out_10_V_address0,
        conv_out_10_V_ce0 => grp_max_pool_1_fu_18330_conv_out_10_V_ce0,
        conv_out_10_V_q0 => conv_1_out_c_10_V_q0,
        conv_out_10_V_address1 => grp_max_pool_1_fu_18330_conv_out_10_V_address1,
        conv_out_10_V_ce1 => grp_max_pool_1_fu_18330_conv_out_10_V_ce1,
        conv_out_10_V_q1 => conv_1_out_c_10_V_q1,
        conv_out_11_V_address0 => grp_max_pool_1_fu_18330_conv_out_11_V_address0,
        conv_out_11_V_ce0 => grp_max_pool_1_fu_18330_conv_out_11_V_ce0,
        conv_out_11_V_q0 => conv_1_out_c_11_V_q0,
        conv_out_11_V_address1 => grp_max_pool_1_fu_18330_conv_out_11_V_address1,
        conv_out_11_V_ce1 => grp_max_pool_1_fu_18330_conv_out_11_V_ce1,
        conv_out_11_V_q1 => conv_1_out_c_11_V_q1,
        conv_out_12_V_address0 => grp_max_pool_1_fu_18330_conv_out_12_V_address0,
        conv_out_12_V_ce0 => grp_max_pool_1_fu_18330_conv_out_12_V_ce0,
        conv_out_12_V_q0 => conv_1_out_c_12_V_q0,
        conv_out_12_V_address1 => grp_max_pool_1_fu_18330_conv_out_12_V_address1,
        conv_out_12_V_ce1 => grp_max_pool_1_fu_18330_conv_out_12_V_ce1,
        conv_out_12_V_q1 => conv_1_out_c_12_V_q1,
        conv_out_13_V_address0 => grp_max_pool_1_fu_18330_conv_out_13_V_address0,
        conv_out_13_V_ce0 => grp_max_pool_1_fu_18330_conv_out_13_V_ce0,
        conv_out_13_V_q0 => conv_1_out_c_13_V_q0,
        conv_out_13_V_address1 => grp_max_pool_1_fu_18330_conv_out_13_V_address1,
        conv_out_13_V_ce1 => grp_max_pool_1_fu_18330_conv_out_13_V_ce1,
        conv_out_13_V_q1 => conv_1_out_c_13_V_q1,
        conv_out_14_V_address0 => grp_max_pool_1_fu_18330_conv_out_14_V_address0,
        conv_out_14_V_ce0 => grp_max_pool_1_fu_18330_conv_out_14_V_ce0,
        conv_out_14_V_q0 => conv_1_out_c_14_V_q0,
        conv_out_14_V_address1 => grp_max_pool_1_fu_18330_conv_out_14_V_address1,
        conv_out_14_V_ce1 => grp_max_pool_1_fu_18330_conv_out_14_V_ce1,
        conv_out_14_V_q1 => conv_1_out_c_14_V_q1,
        conv_out_15_V_address0 => grp_max_pool_1_fu_18330_conv_out_15_V_address0,
        conv_out_15_V_ce0 => grp_max_pool_1_fu_18330_conv_out_15_V_ce0,
        conv_out_15_V_q0 => conv_1_out_c_15_V_q0,
        conv_out_15_V_address1 => grp_max_pool_1_fu_18330_conv_out_15_V_address1,
        conv_out_15_V_ce1 => grp_max_pool_1_fu_18330_conv_out_15_V_ce1,
        conv_out_15_V_q1 => conv_1_out_c_15_V_q1,
        conv_out_16_V_address0 => grp_max_pool_1_fu_18330_conv_out_16_V_address0,
        conv_out_16_V_ce0 => grp_max_pool_1_fu_18330_conv_out_16_V_ce0,
        conv_out_16_V_q0 => conv_1_out_c_16_V_q0,
        conv_out_16_V_address1 => grp_max_pool_1_fu_18330_conv_out_16_V_address1,
        conv_out_16_V_ce1 => grp_max_pool_1_fu_18330_conv_out_16_V_ce1,
        conv_out_16_V_q1 => conv_1_out_c_16_V_q1,
        conv_out_17_V_address0 => grp_max_pool_1_fu_18330_conv_out_17_V_address0,
        conv_out_17_V_ce0 => grp_max_pool_1_fu_18330_conv_out_17_V_ce0,
        conv_out_17_V_q0 => conv_1_out_c_17_V_q0,
        conv_out_17_V_address1 => grp_max_pool_1_fu_18330_conv_out_17_V_address1,
        conv_out_17_V_ce1 => grp_max_pool_1_fu_18330_conv_out_17_V_ce1,
        conv_out_17_V_q1 => conv_1_out_c_17_V_q1,
        conv_out_18_V_address0 => grp_max_pool_1_fu_18330_conv_out_18_V_address0,
        conv_out_18_V_ce0 => grp_max_pool_1_fu_18330_conv_out_18_V_ce0,
        conv_out_18_V_q0 => conv_1_out_c_18_V_q0,
        conv_out_18_V_address1 => grp_max_pool_1_fu_18330_conv_out_18_V_address1,
        conv_out_18_V_ce1 => grp_max_pool_1_fu_18330_conv_out_18_V_ce1,
        conv_out_18_V_q1 => conv_1_out_c_18_V_q1,
        conv_out_19_V_address0 => grp_max_pool_1_fu_18330_conv_out_19_V_address0,
        conv_out_19_V_ce0 => grp_max_pool_1_fu_18330_conv_out_19_V_ce0,
        conv_out_19_V_q0 => conv_1_out_c_19_V_q0,
        conv_out_19_V_address1 => grp_max_pool_1_fu_18330_conv_out_19_V_address1,
        conv_out_19_V_ce1 => grp_max_pool_1_fu_18330_conv_out_19_V_ce1,
        conv_out_19_V_q1 => conv_1_out_c_19_V_q1,
        conv_out_20_V_address0 => grp_max_pool_1_fu_18330_conv_out_20_V_address0,
        conv_out_20_V_ce0 => grp_max_pool_1_fu_18330_conv_out_20_V_ce0,
        conv_out_20_V_q0 => conv_1_out_c_20_V_q0,
        conv_out_20_V_address1 => grp_max_pool_1_fu_18330_conv_out_20_V_address1,
        conv_out_20_V_ce1 => grp_max_pool_1_fu_18330_conv_out_20_V_ce1,
        conv_out_20_V_q1 => conv_1_out_c_20_V_q1,
        conv_out_21_V_address0 => grp_max_pool_1_fu_18330_conv_out_21_V_address0,
        conv_out_21_V_ce0 => grp_max_pool_1_fu_18330_conv_out_21_V_ce0,
        conv_out_21_V_q0 => conv_1_out_c_21_V_q0,
        conv_out_21_V_address1 => grp_max_pool_1_fu_18330_conv_out_21_V_address1,
        conv_out_21_V_ce1 => grp_max_pool_1_fu_18330_conv_out_21_V_ce1,
        conv_out_21_V_q1 => conv_1_out_c_21_V_q1,
        conv_out_22_V_address0 => grp_max_pool_1_fu_18330_conv_out_22_V_address0,
        conv_out_22_V_ce0 => grp_max_pool_1_fu_18330_conv_out_22_V_ce0,
        conv_out_22_V_q0 => conv_1_out_c_22_V_q0,
        conv_out_22_V_address1 => grp_max_pool_1_fu_18330_conv_out_22_V_address1,
        conv_out_22_V_ce1 => grp_max_pool_1_fu_18330_conv_out_22_V_ce1,
        conv_out_22_V_q1 => conv_1_out_c_22_V_q1,
        conv_out_23_V_address0 => grp_max_pool_1_fu_18330_conv_out_23_V_address0,
        conv_out_23_V_ce0 => grp_max_pool_1_fu_18330_conv_out_23_V_ce0,
        conv_out_23_V_q0 => conv_1_out_c_23_V_q0,
        conv_out_23_V_address1 => grp_max_pool_1_fu_18330_conv_out_23_V_address1,
        conv_out_23_V_ce1 => grp_max_pool_1_fu_18330_conv_out_23_V_ce1,
        conv_out_23_V_q1 => conv_1_out_c_23_V_q1,
        conv_out_24_V_address0 => grp_max_pool_1_fu_18330_conv_out_24_V_address0,
        conv_out_24_V_ce0 => grp_max_pool_1_fu_18330_conv_out_24_V_ce0,
        conv_out_24_V_q0 => conv_1_out_c_24_V_q0,
        conv_out_24_V_address1 => grp_max_pool_1_fu_18330_conv_out_24_V_address1,
        conv_out_24_V_ce1 => grp_max_pool_1_fu_18330_conv_out_24_V_ce1,
        conv_out_24_V_q1 => conv_1_out_c_24_V_q1,
        conv_out_25_V_address0 => grp_max_pool_1_fu_18330_conv_out_25_V_address0,
        conv_out_25_V_ce0 => grp_max_pool_1_fu_18330_conv_out_25_V_ce0,
        conv_out_25_V_q0 => conv_1_out_c_25_V_q0,
        conv_out_25_V_address1 => grp_max_pool_1_fu_18330_conv_out_25_V_address1,
        conv_out_25_V_ce1 => grp_max_pool_1_fu_18330_conv_out_25_V_ce1,
        conv_out_25_V_q1 => conv_1_out_c_25_V_q1,
        max_pool_out_0_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_0_V_address0,
        max_pool_out_0_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_0_V_ce0,
        max_pool_out_0_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_0_V_we0,
        max_pool_out_0_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_0_V_d0,
        max_pool_out_1_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_1_V_address0,
        max_pool_out_1_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_1_V_ce0,
        max_pool_out_1_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_1_V_we0,
        max_pool_out_1_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_1_V_d0,
        max_pool_out_2_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_2_V_address0,
        max_pool_out_2_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_2_V_ce0,
        max_pool_out_2_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_2_V_we0,
        max_pool_out_2_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_2_V_d0,
        max_pool_out_3_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_3_V_address0,
        max_pool_out_3_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_3_V_ce0,
        max_pool_out_3_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_3_V_we0,
        max_pool_out_3_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_3_V_d0,
        max_pool_out_4_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_4_V_address0,
        max_pool_out_4_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_4_V_ce0,
        max_pool_out_4_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_4_V_we0,
        max_pool_out_4_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_4_V_d0,
        max_pool_out_5_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_5_V_address0,
        max_pool_out_5_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_5_V_ce0,
        max_pool_out_5_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_5_V_we0,
        max_pool_out_5_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_5_V_d0,
        max_pool_out_6_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_6_V_address0,
        max_pool_out_6_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_6_V_ce0,
        max_pool_out_6_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_6_V_we0,
        max_pool_out_6_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_6_V_d0,
        max_pool_out_7_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_7_V_address0,
        max_pool_out_7_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_7_V_ce0,
        max_pool_out_7_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_7_V_we0,
        max_pool_out_7_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_7_V_d0,
        max_pool_out_8_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_8_V_address0,
        max_pool_out_8_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_8_V_ce0,
        max_pool_out_8_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_8_V_we0,
        max_pool_out_8_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_8_V_d0,
        max_pool_out_9_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_9_V_address0,
        max_pool_out_9_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_9_V_ce0,
        max_pool_out_9_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_9_V_we0,
        max_pool_out_9_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_9_V_d0,
        max_pool_out_10_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_10_V_address0,
        max_pool_out_10_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_10_V_ce0,
        max_pool_out_10_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_10_V_we0,
        max_pool_out_10_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_10_V_d0,
        max_pool_out_11_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_11_V_address0,
        max_pool_out_11_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_11_V_ce0,
        max_pool_out_11_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_11_V_we0,
        max_pool_out_11_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_11_V_d0,
        max_pool_out_12_V_address0 => grp_max_pool_1_fu_18330_max_pool_out_12_V_address0,
        max_pool_out_12_V_ce0 => grp_max_pool_1_fu_18330_max_pool_out_12_V_ce0,
        max_pool_out_12_V_we0 => grp_max_pool_1_fu_18330_max_pool_out_12_V_we0,
        max_pool_out_12_V_d0 => grp_max_pool_1_fu_18330_max_pool_out_12_V_d0);

    grp_flat_fu_18373 : component flat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_flat_fu_18373_ap_start,
        ap_done => grp_flat_fu_18373_ap_done,
        ap_idle => grp_flat_fu_18373_ap_idle,
        ap_ready => grp_flat_fu_18373_ap_ready,
        max_pool_out_V_address0 => grp_flat_fu_18373_max_pool_out_V_address0,
        max_pool_out_V_ce0 => grp_flat_fu_18373_max_pool_out_V_ce0,
        max_pool_out_V_q0 => max_pool_2_out_c_V_q0,
        flat_array_0_V_address0 => grp_flat_fu_18373_flat_array_0_V_address0,
        flat_array_0_V_ce0 => grp_flat_fu_18373_flat_array_0_V_ce0,
        flat_array_0_V_we0 => grp_flat_fu_18373_flat_array_0_V_we0,
        flat_array_0_V_d0 => grp_flat_fu_18373_flat_array_0_V_d0,
        flat_array_1_V_address0 => grp_flat_fu_18373_flat_array_1_V_address0,
        flat_array_1_V_ce0 => grp_flat_fu_18373_flat_array_1_V_ce0,
        flat_array_1_V_we0 => grp_flat_fu_18373_flat_array_1_V_we0,
        flat_array_1_V_d0 => grp_flat_fu_18373_flat_array_1_V_d0,
        flat_array_2_V_address0 => grp_flat_fu_18373_flat_array_2_V_address0,
        flat_array_2_V_ce0 => grp_flat_fu_18373_flat_array_2_V_ce0,
        flat_array_2_V_we0 => grp_flat_fu_18373_flat_array_2_V_we0,
        flat_array_2_V_d0 => grp_flat_fu_18373_flat_array_2_V_d0,
        flat_array_3_V_address0 => grp_flat_fu_18373_flat_array_3_V_address0,
        flat_array_3_V_ce0 => grp_flat_fu_18373_flat_array_3_V_ce0,
        flat_array_3_V_we0 => grp_flat_fu_18373_flat_array_3_V_we0,
        flat_array_3_V_d0 => grp_flat_fu_18373_flat_array_3_V_d0,
        flat_array_4_V_address0 => grp_flat_fu_18373_flat_array_4_V_address0,
        flat_array_4_V_ce0 => grp_flat_fu_18373_flat_array_4_V_ce0,
        flat_array_4_V_we0 => grp_flat_fu_18373_flat_array_4_V_we0,
        flat_array_4_V_d0 => grp_flat_fu_18373_flat_array_4_V_d0,
        flat_array_5_V_address0 => grp_flat_fu_18373_flat_array_5_V_address0,
        flat_array_5_V_ce0 => grp_flat_fu_18373_flat_array_5_V_ce0,
        flat_array_5_V_we0 => grp_flat_fu_18373_flat_array_5_V_we0,
        flat_array_5_V_d0 => grp_flat_fu_18373_flat_array_5_V_d0,
        flat_array_6_V_address0 => grp_flat_fu_18373_flat_array_6_V_address0,
        flat_array_6_V_ce0 => grp_flat_fu_18373_flat_array_6_V_ce0,
        flat_array_6_V_we0 => grp_flat_fu_18373_flat_array_6_V_we0,
        flat_array_6_V_d0 => grp_flat_fu_18373_flat_array_6_V_d0,
        flat_array_7_V_address0 => grp_flat_fu_18373_flat_array_7_V_address0,
        flat_array_7_V_ce0 => grp_flat_fu_18373_flat_array_7_V_ce0,
        flat_array_7_V_we0 => grp_flat_fu_18373_flat_array_7_V_we0,
        flat_array_7_V_d0 => grp_flat_fu_18373_flat_array_7_V_d0,
        flat_array_8_V_address0 => grp_flat_fu_18373_flat_array_8_V_address0,
        flat_array_8_V_ce0 => grp_flat_fu_18373_flat_array_8_V_ce0,
        flat_array_8_V_we0 => grp_flat_fu_18373_flat_array_8_V_we0,
        flat_array_8_V_d0 => grp_flat_fu_18373_flat_array_8_V_d0,
        flat_array_9_V_address0 => grp_flat_fu_18373_flat_array_9_V_address0,
        flat_array_9_V_ce0 => grp_flat_fu_18373_flat_array_9_V_ce0,
        flat_array_9_V_we0 => grp_flat_fu_18373_flat_array_9_V_we0,
        flat_array_9_V_d0 => grp_flat_fu_18373_flat_array_9_V_d0,
        flat_array_10_V_address0 => grp_flat_fu_18373_flat_array_10_V_address0,
        flat_array_10_V_ce0 => grp_flat_fu_18373_flat_array_10_V_ce0,
        flat_array_10_V_we0 => grp_flat_fu_18373_flat_array_10_V_we0,
        flat_array_10_V_d0 => grp_flat_fu_18373_flat_array_10_V_d0,
        flat_array_11_V_address0 => grp_flat_fu_18373_flat_array_11_V_address0,
        flat_array_11_V_ce0 => grp_flat_fu_18373_flat_array_11_V_ce0,
        flat_array_11_V_we0 => grp_flat_fu_18373_flat_array_11_V_we0,
        flat_array_11_V_d0 => grp_flat_fu_18373_flat_array_11_V_d0,
        flat_array_12_V_address0 => grp_flat_fu_18373_flat_array_12_V_address0,
        flat_array_12_V_ce0 => grp_flat_fu_18373_flat_array_12_V_ce0,
        flat_array_12_V_we0 => grp_flat_fu_18373_flat_array_12_V_we0,
        flat_array_12_V_d0 => grp_flat_fu_18373_flat_array_12_V_d0,
        flat_array_13_V_address0 => grp_flat_fu_18373_flat_array_13_V_address0,
        flat_array_13_V_ce0 => grp_flat_fu_18373_flat_array_13_V_ce0,
        flat_array_13_V_we0 => grp_flat_fu_18373_flat_array_13_V_we0,
        flat_array_13_V_d0 => grp_flat_fu_18373_flat_array_13_V_d0,
        flat_array_14_V_address0 => grp_flat_fu_18373_flat_array_14_V_address0,
        flat_array_14_V_ce0 => grp_flat_fu_18373_flat_array_14_V_ce0,
        flat_array_14_V_we0 => grp_flat_fu_18373_flat_array_14_V_we0,
        flat_array_14_V_d0 => grp_flat_fu_18373_flat_array_14_V_d0,
        flat_array_15_V_address0 => grp_flat_fu_18373_flat_array_15_V_address0,
        flat_array_15_V_ce0 => grp_flat_fu_18373_flat_array_15_V_ce0,
        flat_array_15_V_we0 => grp_flat_fu_18373_flat_array_15_V_we0,
        flat_array_15_V_d0 => grp_flat_fu_18373_flat_array_15_V_d0,
        flat_array_16_V_address0 => grp_flat_fu_18373_flat_array_16_V_address0,
        flat_array_16_V_ce0 => grp_flat_fu_18373_flat_array_16_V_ce0,
        flat_array_16_V_we0 => grp_flat_fu_18373_flat_array_16_V_we0,
        flat_array_16_V_d0 => grp_flat_fu_18373_flat_array_16_V_d0,
        flat_array_17_V_address0 => grp_flat_fu_18373_flat_array_17_V_address0,
        flat_array_17_V_ce0 => grp_flat_fu_18373_flat_array_17_V_ce0,
        flat_array_17_V_we0 => grp_flat_fu_18373_flat_array_17_V_we0,
        flat_array_17_V_d0 => grp_flat_fu_18373_flat_array_17_V_d0,
        flat_array_18_V_address0 => grp_flat_fu_18373_flat_array_18_V_address0,
        flat_array_18_V_ce0 => grp_flat_fu_18373_flat_array_18_V_ce0,
        flat_array_18_V_we0 => grp_flat_fu_18373_flat_array_18_V_we0,
        flat_array_18_V_d0 => grp_flat_fu_18373_flat_array_18_V_d0,
        flat_array_19_V_address0 => grp_flat_fu_18373_flat_array_19_V_address0,
        flat_array_19_V_ce0 => grp_flat_fu_18373_flat_array_19_V_ce0,
        flat_array_19_V_we0 => grp_flat_fu_18373_flat_array_19_V_we0,
        flat_array_19_V_d0 => grp_flat_fu_18373_flat_array_19_V_d0,
        flat_array_20_V_address0 => grp_flat_fu_18373_flat_array_20_V_address0,
        flat_array_20_V_ce0 => grp_flat_fu_18373_flat_array_20_V_ce0,
        flat_array_20_V_we0 => grp_flat_fu_18373_flat_array_20_V_we0,
        flat_array_20_V_d0 => grp_flat_fu_18373_flat_array_20_V_d0,
        flat_array_21_V_address0 => grp_flat_fu_18373_flat_array_21_V_address0,
        flat_array_21_V_ce0 => grp_flat_fu_18373_flat_array_21_V_ce0,
        flat_array_21_V_we0 => grp_flat_fu_18373_flat_array_21_V_we0,
        flat_array_21_V_d0 => grp_flat_fu_18373_flat_array_21_V_d0,
        flat_array_22_V_address0 => grp_flat_fu_18373_flat_array_22_V_address0,
        flat_array_22_V_ce0 => grp_flat_fu_18373_flat_array_22_V_ce0,
        flat_array_22_V_we0 => grp_flat_fu_18373_flat_array_22_V_we0,
        flat_array_22_V_d0 => grp_flat_fu_18373_flat_array_22_V_d0,
        flat_array_23_V_address0 => grp_flat_fu_18373_flat_array_23_V_address0,
        flat_array_23_V_ce0 => grp_flat_fu_18373_flat_array_23_V_ce0,
        flat_array_23_V_we0 => grp_flat_fu_18373_flat_array_23_V_we0,
        flat_array_23_V_d0 => grp_flat_fu_18373_flat_array_23_V_d0,
        flat_array_24_V_address0 => grp_flat_fu_18373_flat_array_24_V_address0,
        flat_array_24_V_ce0 => grp_flat_fu_18373_flat_array_24_V_ce0,
        flat_array_24_V_we0 => grp_flat_fu_18373_flat_array_24_V_we0,
        flat_array_24_V_d0 => grp_flat_fu_18373_flat_array_24_V_d0);

    cnn_fpext_32ns_64fbY_U563 : component cnn_fpext_32ns_64fbY
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => cnn_input_q0,
        ce => ap_const_logic_1,
        dout => grp_fu_18403_p1);

    cnn_mux_134_14_1_1_U564 : component cnn_mux_134_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        din3_WIDTH => 14,
        din4_WIDTH => 14,
        din5_WIDTH => 14,
        din6_WIDTH => 14,
        din7_WIDTH => 14,
        din8_WIDTH => 14,
        din9_WIDTH => 14,
        din10_WIDTH => 14,
        din11_WIDTH => 14,
        din12_WIDTH => 14,
        din13_WIDTH => 4,
        dout_WIDTH => 14)
    port map (
        din0 => max_pool_1_out_0_V_q1,
        din1 => max_pool_1_out_1_V_q0,
        din2 => max_pool_1_out_2_V_q0,
        din3 => max_pool_1_out_3_V_q0,
        din4 => max_pool_1_out_4_V_q0,
        din5 => max_pool_1_out_5_V_q0,
        din6 => max_pool_1_out_6_V_q0,
        din7 => max_pool_1_out_7_V_q0,
        din8 => max_pool_1_out_8_V_q0,
        din9 => max_pool_1_out_9_V_q0,
        din10 => max_pool_1_out_10_V_q0,
        din11 => max_pool_1_out_11_V_q0,
        din12 => max_pool_1_out_12_V_q0,
        din13 => grp_fu_18407_p14,
        dout => grp_fu_18407_p15);

    cnn_mux_134_14_1_1_U565 : component cnn_mux_134_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        din3_WIDTH => 14,
        din4_WIDTH => 14,
        din5_WIDTH => 14,
        din6_WIDTH => 14,
        din7_WIDTH => 14,
        din8_WIDTH => 14,
        din9_WIDTH => 14,
        din10_WIDTH => 14,
        din11_WIDTH => 14,
        din12_WIDTH => 14,
        din13_WIDTH => 4,
        dout_WIDTH => 14)
    port map (
        din0 => max_pool_1_out_0_V_q0,
        din1 => max_pool_1_out_1_V_q1,
        din2 => max_pool_1_out_2_V_q1,
        din3 => max_pool_1_out_3_V_q1,
        din4 => max_pool_1_out_4_V_q1,
        din5 => max_pool_1_out_5_V_q1,
        din6 => max_pool_1_out_6_V_q1,
        din7 => max_pool_1_out_7_V_q1,
        din8 => max_pool_1_out_8_V_q1,
        din9 => max_pool_1_out_9_V_q1,
        din10 => max_pool_1_out_10_V_q1,
        din11 => max_pool_1_out_11_V_q1,
        din12 => max_pool_1_out_12_V_q1,
        din13 => grp_fu_18447_p14,
        dout => grp_fu_18447_p15);

    cnn_urem_5ns_3ns_eOg_U566 : component cnn_urem_5ns_3ns_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_18541_p0,
        din1 => grp_fu_18541_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_18541_p2);

    cnn_urem_5ns_3ns_eOg_U567 : component cnn_urem_5ns_3ns_eOg
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln28_1_fu_18525_p3,
        din1 => grp_fu_18555_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_18555_p2);

    cnn_urem_4ns_3ns_bbk_U568 : component cnn_urem_4ns_3ns_bbk
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 4,
        din1_WIDTH => 3,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_19381_p0,
        din1 => grp_fu_19381_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_19381_p2);

    cnn_urem_4ns_3ns_bbk_U569 : component cnn_urem_4ns_3ns_bbk
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 4,
        din1_WIDTH => 3,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln54_reg_21285,
        din1 => grp_fu_19395_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_19395_p2);

    cnn_mux_134_14_1_1_U570 : component cnn_mux_134_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        din3_WIDTH => 14,
        din4_WIDTH => 14,
        din5_WIDTH => 14,
        din6_WIDTH => 14,
        din7_WIDTH => 14,
        din8_WIDTH => 14,
        din9_WIDTH => 14,
        din10_WIDTH => 14,
        din11_WIDTH => 14,
        din12_WIDTH => 14,
        din13_WIDTH => 4,
        dout_WIDTH => 14)
    port map (
        din0 => max_pool_1_out_0_V_q0,
        din1 => max_pool_1_out_1_V_q0,
        din2 => max_pool_1_out_2_V_q0,
        din3 => max_pool_1_out_3_V_q0,
        din4 => max_pool_1_out_4_V_q0,
        din5 => max_pool_1_out_5_V_q0,
        din6 => max_pool_1_out_6_V_q0,
        din7 => max_pool_1_out_7_V_q0,
        din8 => max_pool_1_out_8_V_q0,
        din9 => max_pool_1_out_9_V_q0,
        din10 => max_pool_1_out_10_V_q0,
        din11 => max_pool_1_out_11_V_q0,
        din12 => max_pool_1_out_12_V_q0,
        din13 => select_ln54_reg_21285_pp2_iter2_reg,
        dout => tmp_8_fu_19554_p15);

    cnn_mux_134_14_1_1_U571 : component cnn_mux_134_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        din3_WIDTH => 14,
        din4_WIDTH => 14,
        din5_WIDTH => 14,
        din6_WIDTH => 14,
        din7_WIDTH => 14,
        din8_WIDTH => 14,
        din9_WIDTH => 14,
        din10_WIDTH => 14,
        din11_WIDTH => 14,
        din12_WIDTH => 14,
        din13_WIDTH => 4,
        dout_WIDTH => 14)
    port map (
        din0 => max_pool_1_out_0_V_q1,
        din1 => max_pool_1_out_1_V_q1,
        din2 => max_pool_1_out_2_V_q1,
        din3 => max_pool_1_out_3_V_q1,
        din4 => max_pool_1_out_4_V_q1,
        din5 => max_pool_1_out_5_V_q1,
        din6 => max_pool_1_out_6_V_q1,
        din7 => max_pool_1_out_7_V_q1,
        din8 => max_pool_1_out_8_V_q1,
        din9 => max_pool_1_out_9_V_q1,
        din10 => max_pool_1_out_10_V_q1,
        din11 => max_pool_1_out_11_V_q1,
        din12 => max_pool_1_out_12_V_q1,
        din13 => select_ln54_reg_21285_pp2_iter2_reg,
        dout => tmp_5_fu_19604_p15);

    cnn_mux_255_14_1_1_U572 : component cnn_mux_255_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        din3_WIDTH => 14,
        din4_WIDTH => 14,
        din5_WIDTH => 14,
        din6_WIDTH => 14,
        din7_WIDTH => 14,
        din8_WIDTH => 14,
        din9_WIDTH => 14,
        din10_WIDTH => 14,
        din11_WIDTH => 14,
        din12_WIDTH => 14,
        din13_WIDTH => 14,
        din14_WIDTH => 14,
        din15_WIDTH => 14,
        din16_WIDTH => 14,
        din17_WIDTH => 14,
        din18_WIDTH => 14,
        din19_WIDTH => 14,
        din20_WIDTH => 14,
        din21_WIDTH => 14,
        din22_WIDTH => 14,
        din23_WIDTH => 14,
        din24_WIDTH => 14,
        din25_WIDTH => 5,
        dout_WIDTH => 14)
    port map (
        din0 => max_pool_2_out_0_0_q0,
        din1 => max_pool_2_out_0_1_q0,
        din2 => max_pool_2_out_0_2_q0,
        din3 => max_pool_2_out_0_3_q0,
        din4 => max_pool_2_out_0_4_q0,
        din5 => max_pool_2_out_1_0_q0,
        din6 => max_pool_2_out_1_1_q0,
        din7 => max_pool_2_out_1_2_q0,
        din8 => max_pool_2_out_1_3_q0,
        din9 => max_pool_2_out_1_4_q0,
        din10 => max_pool_2_out_2_0_q0,
        din11 => max_pool_2_out_2_1_q0,
        din12 => max_pool_2_out_2_2_q0,
        din13 => max_pool_2_out_2_3_q0,
        din14 => max_pool_2_out_2_4_q0,
        din15 => max_pool_2_out_3_0_q0,
        din16 => max_pool_2_out_3_1_q0,
        din17 => max_pool_2_out_3_2_q0,
        din18 => max_pool_2_out_3_3_q0,
        din19 => max_pool_2_out_3_4_q0,
        din20 => max_pool_2_out_4_0_q0,
        din21 => max_pool_2_out_4_1_q0,
        din22 => max_pool_2_out_4_2_q0,
        din23 => max_pool_2_out_4_3_q0,
        din24 => max_pool_2_out_4_4_q0,
        din25 => select_ln82_6_reg_29927,
        dout => tmp_3_fu_20232_p27);

    cnn_mac_muladd_5nfcY_U573 : component cnn_mac_muladd_5nfcY
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 6,
        din2_WIDTH => 5,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_20931_p0,
        din1 => grp_fu_20931_p1,
        din2 => grp_fu_20931_p2,
        dout => grp_fu_20931_p3);

    cnn_mac_muladd_4nfdY_U574 : component cnn_mac_muladd_4nfdY
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 5,
        din2_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_20940_p0,
        din1 => grp_fu_20940_p1,
        din2 => grp_fu_20940_p2,
        dout => grp_fu_20940_p3);

    cnn_mac_muladd_9sfeY_U575 : component cnn_mac_muladd_9sfeY
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 13,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => dense_2_weights_V_q0,
        din1 => grp_fu_20949_p1,
        din2 => grp_fu_20949_p2,
        dout => grp_fu_20949_p3);

    cnn_mac_muladd_13ffY_U576 : component cnn_mac_muladd_13ffY
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 9,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_20959_p0,
        din1 => dense_out_weights_V_q0,
        din2 => grp_fu_20959_p2,
        dout => grp_fu_20959_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state14) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((grp_conv_1_fu_18135_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((grp_conv_1_fu_18135_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state21) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((grp_max_pool_1_fu_18330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif (((grp_max_pool_1_fu_18330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state33) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((grp_conv_2_fu_17966_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp3_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((grp_conv_2_fu_17966_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif (((grp_max_pool_2_fu_18189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state45))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state45);
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif (((grp_max_pool_2_fu_18189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp5_exit_iter0_state52) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
                elsif (((grp_dense_1_fu_18155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp5_exit_iter0_state52))) then 
                    ap_enable_reg_pp5_iter1 <= (ap_const_logic_1 xor ap_condition_pp5_exit_iter0_state52);
                elsif ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
                elsif (((grp_dense_1_fu_18155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                    ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp6_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp6_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp6_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp6_exit_iter0_state55) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
                    ap_enable_reg_pp6_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    ap_enable_reg_pp6_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp6_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp6_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp6_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp6_exit_iter0_state55))) then 
                    ap_enable_reg_pp6_iter1 <= (ap_const_logic_1 xor ap_condition_pp6_exit_iter0_state55);
                elsif ((ap_const_boolean_0 = ap_block_pp6_stage0_subdone)) then 
                    ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    ap_enable_reg_pp6_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_1_fu_18135_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv_1_fu_18135_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_conv_1_fu_18135_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_1_fu_18135_ap_ready = ap_const_logic_1)) then 
                    grp_conv_1_fu_18135_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_2_fu_17966_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv_2_fu_17966_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_conv_2_fu_17966_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_2_fu_17966_ap_ready = ap_const_logic_1)) then 
                    grp_conv_2_fu_17966_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_1_fu_18155_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_1_fu_18155_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                    grp_dense_1_fu_18155_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_1_fu_18155_ap_ready = ap_const_logic_1)) then 
                    grp_dense_1_fu_18155_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_flat_fu_18373_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_flat_fu_18373_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                    grp_flat_fu_18373_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_flat_fu_18373_ap_ready = ap_const_logic_1)) then 
                    grp_flat_fu_18373_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_max_pool_1_fu_18330_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_max_pool_1_fu_18330_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_max_pool_1_fu_18330_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_max_pool_1_fu_18330_ap_ready = ap_const_logic_1)) then 
                    grp_max_pool_1_fu_18330_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_max_pool_2_fu_18189_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_max_pool_2_fu_18189_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                    grp_max_pool_2_fu_18189_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_max_pool_2_fu_18189_ap_ready = ap_const_logic_1)) then 
                    grp_max_pool_2_fu_18189_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_soft_max_fu_18318_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_soft_max_fu_18318_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_soft_max_fu_18318_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_soft_max_fu_18318_ap_ready = ap_const_logic_1)) then 
                    grp_soft_max_fu_18318_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    d_0_i_reg_17921_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (icmp_ln41_reg_30120 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
                d_0_i_reg_17921 <= select_ln48_1_reg_30134;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                d_0_i_reg_17921 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    f_0_i_reg_17944_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (icmp_ln41_reg_30120 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
                f_0_i_reg_17944 <= f_reg_30154;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                f_0_i_reg_17944 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i14_0_reg_17722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                i14_0_reg_17722 <= select_ln40_1_reg_21106;
            elsif (((grp_conv_1_fu_18135_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                i14_0_reg_17722 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i26_0_reg_17755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln51_reg_21276 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                i26_0_reg_17755 <= select_ln54_1_reg_21296;
            elsif (((grp_max_pool_1_fu_18330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                i26_0_reg_17755 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i39_0_reg_17788_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                i39_0_reg_17788 <= select_ln68_1_reg_29792;
            elsif (((grp_conv_2_fu_17966_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                i39_0_reg_17788 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i52_0_reg_17821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln79_reg_29900 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                i52_0_reg_17821 <= select_ln82_1_reg_29909;
            elsif (((grp_max_pool_2_fu_18189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                i52_0_reg_17821 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i55_0_reg_17955_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
                i55_0_reg_17955 <= i_7_reg_30176;
            elsif (((grp_soft_max_fu_18318_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                i55_0_reg_17955 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_17876_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln9_reg_30067 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                i_0_i_reg_17876 <= select_ln14_1_reg_30081;
            elsif (((grp_dense_1_fu_18155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                i_0_i_reg_17876 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_0_reg_17678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_reg_20998 = ap_const_lv1_0))) then 
                i_0_reg_17678 <= select_ln28_2_reg_21018;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_17678 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten163_reg_17711_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten163_reg_17711 <= add_ln37_reg_21096;
            elsif (((grp_conv_1_fu_18135_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                indvar_flatten163_reg_17711 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    indvar_flatten253_reg_17744_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln51_reg_21276 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten253_reg_17744 <= add_ln51_reg_21280;
            elsif (((grp_max_pool_1_fu_18330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                indvar_flatten253_reg_17744 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    indvar_flatten265_reg_17777_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten265_reg_17777 <= add_ln65_reg_29782;
            elsif (((grp_conv_2_fu_17966_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                indvar_flatten265_reg_17777 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    indvar_flatten277_reg_17832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln79_fu_19980_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                indvar_flatten277_reg_17832 <= select_ln80_fu_20173_p3;
            elsif (((grp_max_pool_2_fu_18189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                indvar_flatten277_reg_17832 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    indvar_flatten299_reg_17810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln79_fu_19980_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                indvar_flatten299_reg_17810 <= add_ln79_fu_19986_p2;
            elsif (((grp_max_pool_2_fu_18189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                indvar_flatten299_reg_17810 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    indvar_flatten311_reg_17865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln9_fu_20288_p2 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                indvar_flatten311_reg_17865 <= add_ln9_fu_20294_p2;
            elsif (((grp_dense_1_fu_18155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                indvar_flatten311_reg_17865 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    indvar_flatten323_reg_17910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (icmp_ln41_fu_20473_p2 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
                indvar_flatten323_reg_17910 <= add_ln41_fu_20479_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                indvar_flatten323_reg_17910 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_17656_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_18487_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_17656 <= add_ln23_fu_18493_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_17656 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    ix_in_0_reg_17667_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_18487_p2 = ap_const_lv1_0))) then 
                ix_in_0_reg_17667 <= select_ln23_fu_18547_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ix_in_0_reg_17667 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    ix_in_1_reg_17689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_18487_p2 = ap_const_lv1_0))) then 
                ix_in_1_reg_17689 <= add_ln28_fu_18561_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ix_in_1_reg_17689 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j15_0_reg_17733_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                j15_0_reg_17733 <= j_reg_21271;
            elsif (((grp_conv_1_fu_18135_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                j15_0_reg_17733 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j27_0_reg_17766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln51_reg_21276 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                j27_0_reg_17766 <= j_4_reg_21313;
            elsif (((grp_max_pool_1_fu_18330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                j27_0_reg_17766 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    j40_0_reg_17799_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                j40_0_reg_17799 <= j_5_reg_29895;
            elsif (((grp_conv_2_fu_17966_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                j40_0_reg_17799 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    j53_0_reg_17843_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln79_reg_29900 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                j53_0_reg_17843 <= select_ln82_5_reg_29921;
            elsif (((grp_max_pool_2_fu_18189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                j53_0_reg_17843 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_0_i_reg_17899_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln9_reg_30067 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                j_0_i_reg_17899 <= j_3_reg_30101;
            elsif (((grp_dense_1_fu_18155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                j_0_i_reg_17899 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    j_0_reg_17700_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_18487_p2 = ap_const_lv1_0))) then 
                j_0_reg_17700 <= j_1_fu_18567_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_0_reg_17700 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    k54_0_reg_17854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln79_fu_19980_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                k54_0_reg_17854 <= k_fu_20161_p2;
            elsif (((grp_max_pool_2_fu_18189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                k54_0_reg_17854 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    p_Val2_18_reg_17887_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln9_reg_30067 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                p_Val2_18_reg_17887 <= grp_fu_20949_p3(21 downto 8);
            elsif (((grp_dense_1_fu_18155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
                p_Val2_18_reg_17887 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    p_Val2_21_reg_17932_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (icmp_ln41_reg_30120 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
                p_Val2_21_reg_17932 <= grp_fu_20959_p3(21 downto 8);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                p_Val2_21_reg_17932 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln37_reg_21096 <= add_ln37_fu_18965_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                add_ln51_reg_21280 <= add_ln51_fu_19317_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                add_ln65_reg_29782 <= add_ln65_fu_19738_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln23_reg_20998_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln581_reg_21071 <= and_ln581_fu_18748_p2;
                and_ln603_reg_21081 <= and_ln603_fu_18786_p2;
                icmp_ln585_reg_21066 <= icmp_ln585_fu_18685_p2;
                man_V_2_reg_21051 <= man_V_2_fu_18629_p3;
                select_ln585_reg_21076 <= select_ln585_fu_18766_p3;
                sh_amt_reg_21056 <= sh_amt_fu_18667_p3;
                trunc_ln583_reg_21061 <= trunc_ln583_fu_18681_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln23_reg_20998_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cnn_input_load_reg_21045 <= cnn_input_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                conv_1_out_0_V_load_1_reg_21181 <= conv_1_out_0_V_q1;
                conv_1_out_1_V_load_1_reg_21211 <= conv_1_out_1_V_q1;
                conv_1_out_2_V_load_1_reg_21241 <= conv_1_out_2_V_q1;
                conv_1_out_2_V_load_reg_21151 <= conv_1_out_2_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (icmp_ln41_fu_20473_p2 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then
                f_reg_30154 <= f_fu_20568_p2;
                select_ln48_1_reg_30134 <= select_ln48_1_fu_20505_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                i_7_reg_30176 <= i_7_fu_20629_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln9_fu_20288_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                icmp_ln13_1_reg_30106 <= icmp_ln13_1_fu_20389_p2;
                icmp_ln13_reg_30076 <= icmp_ln13_fu_20306_p2;
                    zext_ln14_reg_30086(4 downto 0) <= zext_ln14_fu_20328_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln23_reg_20998 <= icmp_ln23_fu_18487_p2;
                icmp_ln23_reg_20998_pp0_iter1_reg <= icmp_ln23_reg_20998;
                select_ln28_1_reg_21012_pp0_iter1_reg <= select_ln28_1_reg_21012;
                select_ln28_2_reg_21018_pp0_iter1_reg <= select_ln28_2_reg_21018;
                select_ln28_reg_21007_pp0_iter1_reg <= select_ln28_reg_21007;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln23_reg_20998_pp0_iter2_reg <= icmp_ln23_reg_20998_pp0_iter1_reg;
                icmp_ln23_reg_20998_pp0_iter3_reg <= icmp_ln23_reg_20998_pp0_iter2_reg;
                icmp_ln23_reg_20998_pp0_iter4_reg <= icmp_ln23_reg_20998_pp0_iter3_reg;
                icmp_ln23_reg_20998_pp0_iter5_reg <= icmp_ln23_reg_20998_pp0_iter4_reg;
                icmp_ln23_reg_20998_pp0_iter6_reg <= icmp_ln23_reg_20998_pp0_iter5_reg;
                select_ln28_1_reg_21012_pp0_iter2_reg <= select_ln28_1_reg_21012_pp0_iter1_reg;
                select_ln28_1_reg_21012_pp0_iter3_reg <= select_ln28_1_reg_21012_pp0_iter2_reg;
                select_ln28_1_reg_21012_pp0_iter4_reg <= select_ln28_1_reg_21012_pp0_iter3_reg;
                select_ln28_1_reg_21012_pp0_iter5_reg <= select_ln28_1_reg_21012_pp0_iter4_reg;
                select_ln28_1_reg_21012_pp0_iter6_reg <= select_ln28_1_reg_21012_pp0_iter5_reg;
                select_ln28_1_reg_21012_pp0_iter7_reg <= select_ln28_1_reg_21012_pp0_iter6_reg;
                select_ln28_2_reg_21018_pp0_iter2_reg <= select_ln28_2_reg_21018_pp0_iter1_reg;
                select_ln28_2_reg_21018_pp0_iter3_reg <= select_ln28_2_reg_21018_pp0_iter2_reg;
                select_ln28_2_reg_21018_pp0_iter4_reg <= select_ln28_2_reg_21018_pp0_iter3_reg;
                select_ln28_2_reg_21018_pp0_iter5_reg <= select_ln28_2_reg_21018_pp0_iter4_reg;
                select_ln28_2_reg_21018_pp0_iter6_reg <= select_ln28_2_reg_21018_pp0_iter5_reg;
                select_ln28_2_reg_21018_pp0_iter7_reg <= select_ln28_2_reg_21018_pp0_iter6_reg;
                select_ln28_reg_21007_pp0_iter2_reg <= select_ln28_reg_21007_pp0_iter1_reg;
                select_ln28_reg_21007_pp0_iter3_reg <= select_ln28_reg_21007_pp0_iter2_reg;
                select_ln28_reg_21007_pp0_iter4_reg <= select_ln28_reg_21007_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln37_reg_21092 <= icmp_ln37_fu_18959_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then
                icmp_ln41_reg_30120 <= icmp_ln41_fu_20473_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (icmp_ln41_fu_20473_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then
                icmp_ln46_1_reg_30159 <= icmp_ln46_1_fu_20574_p2;
                icmp_ln46_reg_30129 <= icmp_ln46_fu_20491_p2;
                    zext_ln48_reg_30139(3 downto 0) <= zext_ln48_fu_20513_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln51_reg_21276 <= icmp_ln51_fu_19311_p2;
                icmp_ln51_reg_21276_pp2_iter1_reg <= icmp_ln51_reg_21276;
                icmp_ln51_reg_21276_pp2_iter2_reg <= icmp_ln51_reg_21276_pp2_iter1_reg;
                select_ln54_1_reg_21296_pp2_iter1_reg <= select_ln54_1_reg_21296;
                    select_ln54_2_reg_21303_pp2_iter1_reg(7 downto 1) <= select_ln54_2_reg_21303(7 downto 1);
                    select_ln54_2_reg_21303_pp2_iter2_reg(7 downto 1) <= select_ln54_2_reg_21303_pp2_iter1_reg(7 downto 1);
                select_ln54_reg_21285_pp2_iter1_reg <= select_ln54_reg_21285;
                select_ln54_reg_21285_pp2_iter2_reg <= select_ln54_reg_21285_pp2_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln65_reg_29778 <= icmp_ln65_fu_19732_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln79_reg_29900 <= icmp_ln79_fu_19980_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then
                icmp_ln935_reg_30191 <= icmp_ln935_fu_20640_p2;
                icmp_ln958_reg_30217 <= icmp_ln958_fu_20812_p2;
                    or_ln_reg_30212(0) <= or_ln_fu_20804_p3(0);
                p_Result_31_reg_30196 <= prediction_V_q0(13 downto 13);
                sub_ln944_reg_30206 <= sub_ln944_fu_20694_p2;
                tmp_V_9_reg_30201 <= tmp_V_9_fu_20660_p3;
                trunc_ln943_reg_30222 <= trunc_ln943_fu_20818_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                icmp_ln9_reg_30067 <= icmp_ln9_fu_20288_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln9_fu_20288_p2 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                j_3_reg_30101 <= j_3_fu_20383_p2;
                select_ln14_1_reg_30081 <= select_ln14_1_fu_20320_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (icmp_ln51_reg_21276 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                j_4_reg_21313 <= j_4_fu_19400_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                j_5_reg_29895 <= j_5_fu_19943_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                j_reg_21271 <= j_fu_19206_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_18487_p2 = ap_const_lv1_0))) then
                select_ln28_1_reg_21012 <= select_ln28_1_fu_18525_p3;
                select_ln28_reg_21007 <= select_ln28_fu_18517_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_18487_p2 = ap_const_lv1_0))) then
                select_ln28_2_reg_21018 <= select_ln28_2_fu_18533_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln37_fu_18959_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                select_ln40_1_reg_21106 <= select_ln40_1_fu_18991_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln37_fu_18959_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                select_ln40_reg_21101 <= select_ln40_fu_18983_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln51_fu_19311_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                select_ln54_1_reg_21296 <= select_ln54_1_fu_19373_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln51_fu_19311_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                    select_ln54_2_reg_21303(7 downto 1) <= select_ln54_2_fu_19387_p3(7 downto 1);
                select_ln54_reg_21285 <= select_ln54_fu_19335_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln65_fu_19732_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                select_ln68_1_reg_29792 <= select_ln68_1_fu_19764_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln65_fu_19732_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                select_ln68_reg_29787 <= select_ln68_fu_19756_p3;
                    tmp_160_reg_29797(11 downto 4) <= tmp_160_fu_19780_p3(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln79_fu_19980_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                select_ln82_1_reg_29909 <= select_ln82_1_fu_20012_p3;
                select_ln82_5_reg_29921 <= select_ln82_5_fu_20096_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln79_fu_19980_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                select_ln82_4_reg_29916 <= select_ln82_4_fu_20088_p3;
                select_ln82_6_reg_29927 <= select_ln82_6_fu_20124_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                    sub_ln203_reg_21143(8 downto 1) <= sub_ln203_fu_19064_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                tmp_12_reg_21584 <= grp_fu_18407_p15;
                tmp_13_reg_21597 <= grp_fu_18447_p15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln51_reg_21276_pp2_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                tmp_159_reg_21757 <= mul_ln203_8_fu_19588_p2(9 downto 6);
                tmp_8_reg_21744 <= tmp_8_fu_19554_p15;
                trunc_ln54_reg_21610 <= trunc_ln54_fu_19506_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                tmp_5_reg_21762 <= tmp_5_fu_19604_p15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_fu_20623_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    zext_ln120_reg_30181(3 downto 0) <= zext_ln120_fu_20635_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln51_reg_21276_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                zext_ln203_mid2_v_reg_21448 <= mul_ln54_fu_19452_p2(9 downto 6);
            end if;
        end if;
    end process;
    sub_ln203_reg_21143(0) <= '0';
    select_ln54_2_reg_21303(0) <= '0';
    select_ln54_2_reg_21303_pp2_iter1_reg(0) <= '0';
    select_ln54_2_reg_21303_pp2_iter2_reg(0) <= '0';
    tmp_160_reg_29797(3 downto 0) <= "0000";
    zext_ln14_reg_30086(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln48_reg_30139(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln120_reg_30181(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    or_ln_reg_30212(31 downto 1) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln23_fu_18487_p2, ap_enable_reg_pp0_iter0, icmp_ln37_fu_18959_p2, ap_enable_reg_pp1_iter0, icmp_ln51_fu_19311_p2, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_ap_done, icmp_ln65_fu_19732_p2, ap_enable_reg_pp3_iter0, icmp_ln79_fu_19980_p2, ap_enable_reg_pp4_iter0, icmp_ln9_fu_20288_p2, ap_enable_reg_pp5_iter0, icmp_ln41_fu_20473_p2, ap_enable_reg_pp6_iter0, ap_CS_fsm_state59, icmp_ln119_fu_20623_p2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_ap_done, ap_block_pp1_stage0_subdone, ap_block_pp1_stage2_subdone, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_ap_done, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter1, ap_block_pp2_stage2_subdone, ap_block_pp3_stage0_subdone, ap_block_pp3_stage7_subdone, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_ap_done, ap_block_pp4_stage0_subdone, ap_CS_fsm_state51, grp_dense_1_fu_18155_ap_done, ap_block_pp5_stage0_subdone, ap_block_pp6_stage0_subdone, grp_soft_max_fu_18318_ap_done, grp_flat_fu_18373_ap_done, ap_CS_fsm_state58, ap_CS_fsm_state49, ap_block_pp1_stage1_subdone, ap_block_pp2_stage1_subdone, ap_block_pp3_stage1_subdone, ap_block_pp3_stage2_subdone, ap_block_pp3_stage3_subdone, ap_block_pp3_stage4_subdone, ap_block_pp3_stage5_subdone, ap_block_pp3_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln23_fu_18487_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln23_fu_18487_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_conv_1_fu_18135_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln37_fu_18959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln37_fu_18959_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_max_pool_1_fu_18330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln51_fu_19311_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln51_fu_19311_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_pp2_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                end if;
            when ap_ST_fsm_pp2_stage2 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp2_stage2_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) and (ap_const_boolean_0 = ap_block_pp2_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage2_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_conv_2_fu_17966_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln65_fu_19732_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln65_fu_19732_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                end if;
            when ap_ST_fsm_pp3_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage2;
                end if;
            when ap_ST_fsm_pp3_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage3;
                end if;
            when ap_ST_fsm_pp3_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage4;
                end if;
            when ap_ST_fsm_pp3_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage5;
                end if;
            when ap_ST_fsm_pp3_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage6;
                end if;
            when ap_ST_fsm_pp3_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage7;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((grp_max_pool_2_fu_18189_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln79_fu_19980_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln79_fu_19980_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((grp_flat_fu_18373_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                if (((grp_dense_1_fu_18155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_pp5_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (icmp_ln9_fu_20288_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (icmp_ln9_fu_20288_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                end if;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
            when ap_ST_fsm_pp6_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp6_stage0_subdone) and (icmp_ln41_fu_20473_p2 = ap_const_lv1_1) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp6_stage0_subdone) and (icmp_ln41_fu_20473_p2 = ap_const_lv1_1) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
                end if;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                if (((grp_soft_max_fu_18318_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                if (((icmp_ln119_fu_20623_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state60;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    F2_fu_18643_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln461_fu_18603_p1));
    a_fu_20758_p2 <= (icmp_ln947_fu_20720_p2 and icmp_ln947_1_fu_20752_p2);
    add_ln1116_18_fu_20557_p2 <= std_logic_vector(unsigned(add_ln1116_fu_20551_p2) + unsigned(zext_ln47_fu_20518_p1));
    add_ln1116_fu_20551_p2 <= std_logic_vector(unsigned(zext_ln1116_28_fu_20547_p1) + unsigned(zext_ln1116_fu_20535_p1));
    add_ln1117_fu_20372_p2 <= std_logic_vector(unsigned(sub_ln1117_fu_20366_p2) + unsigned(zext_ln13_fu_20333_p1));
    add_ln203_10_fu_18839_p2 <= std_logic_vector(unsigned(zext_ln203_30_fu_18835_p1) + unsigned(tmp_148_fu_18819_p3));
    add_ln203_11_fu_18845_p2 <= std_logic_vector(unsigned(zext_ln203_fu_18815_p1) + unsigned(tmp_148_fu_18819_p3));
    add_ln203_12_fu_18930_p2 <= std_logic_vector(unsigned(add_ln203_10_fu_18839_p2) + unsigned(zext_ln203_32_fu_18926_p1));
    add_ln203_13_fu_18943_p2 <= std_logic_vector(unsigned(add_ln203_11_fu_18845_p2) + unsigned(zext_ln203_32_fu_18926_p1));
    add_ln203_14_fu_19136_p2 <= std_logic_vector(signed(sub_ln203_reg_21143) + signed(ap_const_lv9_2));
    add_ln203_15_fu_19171_p2 <= std_logic_vector(signed(sub_ln203_reg_21143) + signed(ap_const_lv9_3));
    add_ln203_16_fu_19211_p2 <= std_logic_vector(signed(sub_ln203_reg_21143) + signed(ap_const_lv9_4));
    add_ln203_17_fu_19246_p2 <= std_logic_vector(signed(sub_ln203_reg_21143) + signed(ap_const_lv9_5));
    add_ln203_19_fu_19645_p2 <= std_logic_vector(unsigned(zext_ln203_46_fu_19635_p1) + unsigned(tmp_158_fu_19638_p3));
    add_ln203_1_fu_19964_p2 <= std_logic_vector(unsigned(zext_ln203_10_fu_19948_p1) + unsigned(zext_ln203_11_fu_19960_p1));
    add_ln203_20_fu_19658_p2 <= std_logic_vector(unsigned(add_ln203_19_fu_19645_p2) + unsigned(zext_ln203_48_fu_19655_p1));
    add_ln203_21_fu_19686_p2 <= std_logic_vector(unsigned(tmp_158_fu_19638_p3) + unsigned(zext_ln203_48_fu_19655_p1));
    add_ln203_23_fu_20195_p2 <= std_logic_vector(unsigned(zext_ln203_69_fu_20181_p1) + unsigned(zext_ln203_70_fu_20191_p1));
    add_ln203_24_fu_20044_p2 <= std_logic_vector(unsigned(shl_ln203_mid1_fu_20028_p3) + unsigned(zext_ln203_26_fu_20020_p1));
    add_ln203_25_fu_20204_p2 <= std_logic_vector(unsigned(add_ln203_23_fu_20195_p2) + unsigned(zext_ln82_1_fu_20201_p1));
    add_ln203_26_fu_20108_p2 <= std_logic_vector(unsigned(zext_ln203_28_fu_20104_p1) + unsigned(zext_ln82_fu_20024_p1));
    add_ln203_27_fu_20118_p2 <= std_logic_vector(unsigned(select_ln82_2_fu_20036_p3) + unsigned(zext_ln203_29_fu_20114_p1));
    add_ln203_28_fu_20221_p2 <= std_logic_vector(unsigned(tmp_189_cast_fu_20210_p3) + unsigned(zext_ln203_71_fu_20218_p1));
    add_ln203_2_fu_20450_p2 <= std_logic_vector(unsigned(trunc_ln_fu_20431_p4) + unsigned(sext_ln703_fu_20440_p1));
    add_ln203_fu_19974_p2 <= std_logic_vector(unsigned(zext_ln203_12_fu_19970_p1) + unsigned(shl_ln_fu_19952_p3));
    add_ln23_fu_18493_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_17656) + unsigned(ap_const_lv10_1));
    add_ln28_1_fu_18505_p2 <= std_logic_vector(unsigned(ap_const_lv10_1C) + unsigned(ix_in_0_reg_17667));
    add_ln28_fu_18561_p2 <= std_logic_vector(unsigned(select_ln28_fu_18517_p3) + unsigned(ap_const_lv10_1));
    add_ln37_fu_18965_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten163_phi_fu_17715_p4) + unsigned(ap_const_lv10_1));
    add_ln41_fu_20479_p2 <= std_logic_vector(unsigned(indvar_flatten323_reg_17910) + unsigned(ap_const_lv9_1));
    add_ln51_fu_19317_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten253_phi_fu_17748_p4) + unsigned(ap_const_lv8_1));
    add_ln54_1_fu_19532_p2 <= std_logic_vector(unsigned(ap_const_lv8_3) + unsigned(select_ln54_2_reg_21303_pp2_iter2_reg));
    add_ln54_2_fu_19405_p2 <= std_logic_vector(unsigned(ap_const_lv8_4) + unsigned(select_ln54_2_reg_21303_pp2_iter1_reg));
    add_ln54_3_fu_19427_p2 <= std_logic_vector(unsigned(ap_const_lv8_5) + unsigned(select_ln54_2_reg_21303_pp2_iter1_reg));
    add_ln54_fu_19510_p2 <= std_logic_vector(unsigned(ap_const_lv8_2) + unsigned(select_ln54_2_reg_21303_pp2_iter2_reg));
    add_ln581_fu_18655_p2 <= std_logic_vector(signed(ap_const_lv12_FF8) + signed(F2_fu_18643_p2));
    add_ln65_fu_19738_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten265_phi_fu_17781_p4) + unsigned(ap_const_lv7_1));
    add_ln703_fu_20444_p2 <= std_logic_vector(signed(sext_ln1265_fu_20427_p1) + signed(sum_V_fu_20418_p4));
    add_ln79_fu_19986_p2 <= std_logic_vector(unsigned(indvar_flatten299_reg_17810) + unsigned(ap_const_lv9_1));
    add_ln80_fu_20167_p2 <= std_logic_vector(unsigned(indvar_flatten277_reg_17832) + unsigned(ap_const_lv8_1));
    add_ln949_fu_20778_p2 <= std_logic_vector(signed(ap_const_lv14_3FE8) + signed(trunc_ln944_fu_20700_p1));
    add_ln958_fu_20825_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFE7) + signed(sub_ln944_reg_30206));
    add_ln964_fu_20894_p2 <= std_logic_vector(unsigned(select_ln964_fu_20881_p3) + unsigned(sub_ln964_fu_20889_p2));
    add_ln9_fu_20294_p2 <= std_logic_vector(unsigned(indvar_flatten311_reg_17865) + unsigned(ap_const_lv11_1));
    and_ln581_fu_18748_p2 <= (xor_ln582_fu_18742_p2 and icmp_ln581_fu_18649_p2);
    and_ln582_fu_18722_p2 <= (xor_ln571_fu_18716_p2 and icmp_ln582_fu_18675_p2);
    and_ln585_1_fu_18876_p2 <= (icmp_ln585_reg_21066 and and_ln581_reg_21071);
    and_ln585_fu_18760_p2 <= (xor_ln585_fu_18754_p2 and and_ln581_fu_18748_p2);
    and_ln603_fu_18786_p2 <= (xor_ln581_fu_18780_p2 and icmp_ln603_fu_18691_p2);
    and_ln82_fu_20070_p2 <= (xor_ln82_fu_20058_p2 and icmp_ln81_fu_20064_p2);
    and_ln949_fu_20792_p2 <= (xor_ln949_fu_20772_p2 and p_Result_27_fu_20784_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(7);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_pp2_stage1 <= ap_CS_fsm(12);
    ap_CS_fsm_pp2_stage2 <= ap_CS_fsm(13);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(17);
    ap_CS_fsm_pp3_stage1 <= ap_CS_fsm(18);
    ap_CS_fsm_pp3_stage2 <= ap_CS_fsm(19);
    ap_CS_fsm_pp3_stage3 <= ap_CS_fsm(20);
    ap_CS_fsm_pp3_stage4 <= ap_CS_fsm(21);
    ap_CS_fsm_pp3_stage5 <= ap_CS_fsm(22);
    ap_CS_fsm_pp3_stage6 <= ap_CS_fsm(23);
    ap_CS_fsm_pp3_stage7 <= ap_CS_fsm(24);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(28);
    ap_CS_fsm_pp5_stage0 <= ap_CS_fsm(34);
    ap_CS_fsm_pp6_stage0 <= ap_CS_fsm(36);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(2);
    ap_CS_fsm_state12 <= ap_CS_fsm(3);
    ap_CS_fsm_state13 <= ap_CS_fsm(4);
    ap_CS_fsm_state18 <= ap_CS_fsm(8);
    ap_CS_fsm_state19 <= ap_CS_fsm(9);
    ap_CS_fsm_state20 <= ap_CS_fsm(10);
    ap_CS_fsm_state30 <= ap_CS_fsm(14);
    ap_CS_fsm_state31 <= ap_CS_fsm(15);
    ap_CS_fsm_state32 <= ap_CS_fsm(16);
    ap_CS_fsm_state42 <= ap_CS_fsm(25);
    ap_CS_fsm_state43 <= ap_CS_fsm(26);
    ap_CS_fsm_state44 <= ap_CS_fsm(27);
    ap_CS_fsm_state47 <= ap_CS_fsm(29);
    ap_CS_fsm_state48 <= ap_CS_fsm(30);
    ap_CS_fsm_state49 <= ap_CS_fsm(31);
    ap_CS_fsm_state50 <= ap_CS_fsm(32);
    ap_CS_fsm_state51 <= ap_CS_fsm(33);
    ap_CS_fsm_state54 <= ap_CS_fsm(35);
    ap_CS_fsm_state57 <= ap_CS_fsm(37);
    ap_CS_fsm_state58 <= ap_CS_fsm(38);
    ap_CS_fsm_state59 <= ap_CS_fsm(39);
    ap_CS_fsm_state60 <= ap_CS_fsm(40);
    ap_CS_fsm_state61 <= ap_CS_fsm(41);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp2_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp2_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp2_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp2_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp2_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp3_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp3_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp3_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp3_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp3_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp3_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp3_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp5_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp5_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp6_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp6_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln23_fu_18487_p2)
    begin
        if ((icmp_ln23_fu_18487_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state14_assign_proc : process(icmp_ln37_fu_18959_p2)
    begin
        if ((icmp_ln37_fu_18959_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state21_assign_proc : process(icmp_ln51_fu_19311_p2)
    begin
        if ((icmp_ln51_fu_19311_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state21 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state33_assign_proc : process(icmp_ln65_fu_19732_p2)
    begin
        if ((icmp_ln65_fu_19732_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state33 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state33 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state45_assign_proc : process(icmp_ln79_fu_19980_p2)
    begin
        if ((icmp_ln79_fu_19980_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state45 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state45 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp5_exit_iter0_state52_assign_proc : process(icmp_ln9_fu_20288_p2)
    begin
        if ((icmp_ln9_fu_20288_p2 = ap_const_lv1_1)) then 
            ap_condition_pp5_exit_iter0_state52 <= ap_const_logic_1;
        else 
            ap_condition_pp5_exit_iter0_state52 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp6_exit_iter0_state55_assign_proc : process(icmp_ln41_fu_20473_p2)
    begin
        if ((icmp_ln41_fu_20473_p2 = ap_const_lv1_1)) then 
            ap_condition_pp6_exit_iter0_state55 <= ap_const_logic_1;
        else 
            ap_condition_pp6_exit_iter0_state55 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state59, icmp_ln119_fu_20623_p2)
    begin
        if (((icmp_ln119_fu_20623_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state59))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);
    ap_enable_pp5 <= (ap_idle_pp5 xor ap_const_logic_1);
    ap_enable_pp6 <= (ap_idle_pp6 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp5_assign_proc : process(ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_0))) then 
            ap_idle_pp5 <= ap_const_logic_1;
        else 
            ap_idle_pp5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp6_assign_proc : process(ap_enable_reg_pp6_iter0, ap_enable_reg_pp6_iter1)
    begin
        if (((ap_enable_reg_pp6_iter1 = ap_const_logic_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_0))) then 
            ap_idle_pp6 <= ap_const_logic_1;
        else 
            ap_idle_pp6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_d_0_i_phi_fu_17925_p4_assign_proc : process(d_0_i_reg_17921, icmp_ln41_reg_30120, ap_CS_fsm_pp6_stage0, select_ln48_1_reg_30134, ap_enable_reg_pp6_iter1, ap_block_pp6_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (icmp_ln41_reg_30120 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            ap_phi_mux_d_0_i_phi_fu_17925_p4 <= select_ln48_1_reg_30134;
        else 
            ap_phi_mux_d_0_i_phi_fu_17925_p4 <= d_0_i_reg_17921;
        end if; 
    end process;


    ap_phi_mux_f_0_i_phi_fu_17948_p4_assign_proc : process(f_0_i_reg_17944, icmp_ln41_reg_30120, ap_CS_fsm_pp6_stage0, f_reg_30154, ap_enable_reg_pp6_iter1, ap_block_pp6_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (icmp_ln41_reg_30120 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            ap_phi_mux_f_0_i_phi_fu_17948_p4 <= f_reg_30154;
        else 
            ap_phi_mux_f_0_i_phi_fu_17948_p4 <= f_0_i_reg_17944;
        end if; 
    end process;


    ap_phi_mux_i14_0_phi_fu_17726_p4_assign_proc : process(i14_0_reg_17722, icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, select_ln40_1_reg_21106, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_i14_0_phi_fu_17726_p4 <= select_ln40_1_reg_21106;
        else 
            ap_phi_mux_i14_0_phi_fu_17726_p4 <= i14_0_reg_17722;
        end if; 
    end process;


    ap_phi_mux_i26_0_phi_fu_17759_p4_assign_proc : process(i26_0_reg_17755, icmp_ln51_reg_21276, ap_CS_fsm_pp2_stage0, select_ln54_1_reg_21296, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln51_reg_21276 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_i26_0_phi_fu_17759_p4 <= select_ln54_1_reg_21296;
        else 
            ap_phi_mux_i26_0_phi_fu_17759_p4 <= i26_0_reg_17755;
        end if; 
    end process;


    ap_phi_mux_i39_0_phi_fu_17792_p4_assign_proc : process(i39_0_reg_17788, icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, select_ln68_1_reg_29792, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_i39_0_phi_fu_17792_p4 <= select_ln68_1_reg_29792;
        else 
            ap_phi_mux_i39_0_phi_fu_17792_p4 <= i39_0_reg_17788;
        end if; 
    end process;


    ap_phi_mux_i52_0_phi_fu_17825_p4_assign_proc : process(i52_0_reg_17821, icmp_ln79_reg_29900, ap_CS_fsm_pp4_stage0, select_ln82_1_reg_29909, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (icmp_ln79_reg_29900 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_i52_0_phi_fu_17825_p4 <= select_ln82_1_reg_29909;
        else 
            ap_phi_mux_i52_0_phi_fu_17825_p4 <= i52_0_reg_17821;
        end if; 
    end process;


    ap_phi_mux_i_0_i_phi_fu_17880_p4_assign_proc : process(i_0_i_reg_17876, icmp_ln9_reg_30067, ap_CS_fsm_pp5_stage0, select_ln14_1_reg_30081, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0) and (icmp_ln9_reg_30067 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            ap_phi_mux_i_0_i_phi_fu_17880_p4 <= select_ln14_1_reg_30081;
        else 
            ap_phi_mux_i_0_i_phi_fu_17880_p4 <= i_0_i_reg_17876;
        end if; 
    end process;


    ap_phi_mux_i_0_phi_fu_17682_p4_assign_proc : process(i_0_reg_17678, icmp_ln23_reg_20998, ap_CS_fsm_pp0_stage0, select_ln28_2_reg_21018, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln23_reg_20998 = ap_const_lv1_0))) then 
            ap_phi_mux_i_0_phi_fu_17682_p4 <= select_ln28_2_reg_21018;
        else 
            ap_phi_mux_i_0_phi_fu_17682_p4 <= i_0_reg_17678;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten163_phi_fu_17715_p4_assign_proc : process(indvar_flatten163_reg_17711, icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, add_ln37_reg_21096, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_indvar_flatten163_phi_fu_17715_p4 <= add_ln37_reg_21096;
        else 
            ap_phi_mux_indvar_flatten163_phi_fu_17715_p4 <= indvar_flatten163_reg_17711;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten253_phi_fu_17748_p4_assign_proc : process(indvar_flatten253_reg_17744, icmp_ln51_reg_21276, ap_CS_fsm_pp2_stage0, add_ln51_reg_21280, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln51_reg_21276 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_indvar_flatten253_phi_fu_17748_p4 <= add_ln51_reg_21280;
        else 
            ap_phi_mux_indvar_flatten253_phi_fu_17748_p4 <= indvar_flatten253_reg_17744;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten265_phi_fu_17781_p4_assign_proc : process(indvar_flatten265_reg_17777, icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, add_ln65_reg_29782, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_indvar_flatten265_phi_fu_17781_p4 <= add_ln65_reg_29782;
        else 
            ap_phi_mux_indvar_flatten265_phi_fu_17781_p4 <= indvar_flatten265_reg_17777;
        end if; 
    end process;


    ap_phi_mux_j15_0_phi_fu_17737_p4_assign_proc : process(j15_0_reg_17733, icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, j_reg_21271, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_j15_0_phi_fu_17737_p4 <= j_reg_21271;
        else 
            ap_phi_mux_j15_0_phi_fu_17737_p4 <= j15_0_reg_17733;
        end if; 
    end process;


    ap_phi_mux_j27_0_phi_fu_17770_p4_assign_proc : process(j27_0_reg_17766, icmp_ln51_reg_21276, ap_CS_fsm_pp2_stage0, j_4_reg_21313, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln51_reg_21276 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_j27_0_phi_fu_17770_p4 <= j_4_reg_21313;
        else 
            ap_phi_mux_j27_0_phi_fu_17770_p4 <= j27_0_reg_17766;
        end if; 
    end process;


    ap_phi_mux_j40_0_phi_fu_17803_p4_assign_proc : process(j40_0_reg_17799, icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, j_5_reg_29895, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_j40_0_phi_fu_17803_p4 <= j_5_reg_29895;
        else 
            ap_phi_mux_j40_0_phi_fu_17803_p4 <= j40_0_reg_17799;
        end if; 
    end process;


    ap_phi_mux_j53_0_phi_fu_17847_p4_assign_proc : process(j53_0_reg_17843, icmp_ln79_reg_29900, ap_CS_fsm_pp4_stage0, select_ln82_5_reg_29921, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (icmp_ln79_reg_29900 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_j53_0_phi_fu_17847_p4 <= select_ln82_5_reg_29921;
        else 
            ap_phi_mux_j53_0_phi_fu_17847_p4 <= j53_0_reg_17843;
        end if; 
    end process;


    ap_phi_mux_j_0_i_phi_fu_17903_p4_assign_proc : process(j_0_i_reg_17899, icmp_ln9_reg_30067, ap_CS_fsm_pp5_stage0, j_3_reg_30101, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0) and (icmp_ln9_reg_30067 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            ap_phi_mux_j_0_i_phi_fu_17903_p4 <= j_3_reg_30101;
        else 
            ap_phi_mux_j_0_i_phi_fu_17903_p4 <= j_0_i_reg_17899;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state59, icmp_ln119_fu_20623_p2)
    begin
        if (((icmp_ln119_fu_20623_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state59))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ashr_ln586_fu_18858_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_21051),to_integer(unsigned('0' & zext_ln586_fu_18854_p1(31-1 downto 0)))));
    bitcast_ln696_fu_18697_p1 <= cnn_input_load_reg_21045;
    bitcast_ln739_fu_20919_p1 <= p_Result_33_fu_20907_p5;
    cnn_input_address0 <= zext_ln27_fu_18573_p1(10 - 1 downto 0);

    cnn_input_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cnn_input_ce0 <= ap_const_logic_1;
        else 
            cnn_input_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_0_0_V_address0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_0_0_V_address0, ap_block_pp0_stage0, zext_ln203_33_fu_18936_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            conv_1_input_0_0_V_address0 <= zext_ln203_33_fu_18936_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_0_0_V_address0 <= grp_conv_1_fu_18135_input_0_0_V_address0;
        else 
            conv_1_input_0_0_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_1_input_0_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_0_0_V_ce0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_0_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_0_0_V_ce0 <= grp_conv_1_fu_18135_input_0_0_V_ce0;
        else 
            conv_1_input_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_0_0_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_input_0_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_0_0_V_ce1 <= grp_conv_1_fu_18135_input_0_0_V_ce1;
        else 
            conv_1_input_0_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_0_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, trunc_ln28_fu_18792_p1, trunc_ln203_fu_18903_p1)
    begin
        if (((trunc_ln203_fu_18903_p1 = ap_const_lv3_0) and (trunc_ln28_fu_18792_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_0_0_V_we0 <= ap_const_logic_1;
        else 
            conv_1_input_0_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_0_1_V_address0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_0_1_V_address0, ap_block_pp0_stage0, zext_ln203_34_fu_18949_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            conv_1_input_0_1_V_address0 <= zext_ln203_34_fu_18949_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_0_1_V_address0 <= grp_conv_1_fu_18135_input_0_1_V_address0;
        else 
            conv_1_input_0_1_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_1_input_0_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_0_1_V_ce0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_0_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_0_1_V_ce0 <= grp_conv_1_fu_18135_input_0_1_V_ce0;
        else 
            conv_1_input_0_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_0_1_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_input_0_1_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_0_1_V_ce1 <= grp_conv_1_fu_18135_input_0_1_V_ce1;
        else 
            conv_1_input_0_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_0_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, trunc_ln28_fu_18792_p1, trunc_ln203_fu_18903_p1)
    begin
        if (((trunc_ln203_fu_18903_p1 = ap_const_lv3_1) and (trunc_ln28_fu_18792_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_0_1_V_we0 <= ap_const_logic_1;
        else 
            conv_1_input_0_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_0_2_V_address0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_0_2_V_address0, ap_block_pp0_stage0, zext_ln203_34_fu_18949_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            conv_1_input_0_2_V_address0 <= zext_ln203_34_fu_18949_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_0_2_V_address0 <= grp_conv_1_fu_18135_input_0_2_V_address0;
        else 
            conv_1_input_0_2_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_1_input_0_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_0_2_V_ce0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_0_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_0_2_V_ce0 <= grp_conv_1_fu_18135_input_0_2_V_ce0;
        else 
            conv_1_input_0_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_0_2_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_input_0_2_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_0_2_V_ce1 <= grp_conv_1_fu_18135_input_0_2_V_ce1;
        else 
            conv_1_input_0_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_0_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, trunc_ln28_fu_18792_p1, trunc_ln203_fu_18903_p1)
    begin
        if ((not((trunc_ln203_fu_18903_p1 = ap_const_lv3_0)) and not((trunc_ln203_fu_18903_p1 = ap_const_lv3_1)) and (trunc_ln28_fu_18792_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_0_2_V_we0 <= ap_const_logic_1;
        else 
            conv_1_input_0_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_1_0_V_address0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_1_0_V_address0, ap_block_pp0_stage0, zext_ln203_33_fu_18936_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            conv_1_input_1_0_V_address0 <= zext_ln203_33_fu_18936_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_1_0_V_address0 <= grp_conv_1_fu_18135_input_1_0_V_address0;
        else 
            conv_1_input_1_0_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_1_input_1_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_1_0_V_ce0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_1_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_1_0_V_ce0 <= grp_conv_1_fu_18135_input_1_0_V_ce0;
        else 
            conv_1_input_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_1_0_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_input_1_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_1_0_V_ce1 <= grp_conv_1_fu_18135_input_1_0_V_ce1;
        else 
            conv_1_input_1_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_1_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, trunc_ln28_fu_18792_p1, trunc_ln203_fu_18903_p1)
    begin
        if (((trunc_ln28_fu_18792_p1 = ap_const_lv3_1) and (trunc_ln203_fu_18903_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_1_0_V_we0 <= ap_const_logic_1;
        else 
            conv_1_input_1_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_1_1_V_address0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_1_1_V_address0, ap_block_pp0_stage0, zext_ln203_34_fu_18949_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            conv_1_input_1_1_V_address0 <= zext_ln203_34_fu_18949_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_1_1_V_address0 <= grp_conv_1_fu_18135_input_1_1_V_address0;
        else 
            conv_1_input_1_1_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_1_input_1_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_1_1_V_ce0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_1_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_1_1_V_ce0 <= grp_conv_1_fu_18135_input_1_1_V_ce0;
        else 
            conv_1_input_1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_1_1_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_input_1_1_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_1_1_V_ce1 <= grp_conv_1_fu_18135_input_1_1_V_ce1;
        else 
            conv_1_input_1_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_1_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, trunc_ln28_fu_18792_p1, trunc_ln203_fu_18903_p1)
    begin
        if (((trunc_ln203_fu_18903_p1 = ap_const_lv3_1) and (trunc_ln28_fu_18792_p1 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_1_1_V_we0 <= ap_const_logic_1;
        else 
            conv_1_input_1_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_1_2_V_address0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_1_2_V_address0, ap_block_pp0_stage0, zext_ln203_34_fu_18949_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            conv_1_input_1_2_V_address0 <= zext_ln203_34_fu_18949_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_1_2_V_address0 <= grp_conv_1_fu_18135_input_1_2_V_address0;
        else 
            conv_1_input_1_2_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_1_input_1_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_1_2_V_ce0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_1_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_1_2_V_ce0 <= grp_conv_1_fu_18135_input_1_2_V_ce0;
        else 
            conv_1_input_1_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_1_2_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_input_1_2_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_1_2_V_ce1 <= grp_conv_1_fu_18135_input_1_2_V_ce1;
        else 
            conv_1_input_1_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_1_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, trunc_ln28_fu_18792_p1, trunc_ln203_fu_18903_p1)
    begin
        if ((not((trunc_ln203_fu_18903_p1 = ap_const_lv3_0)) and not((trunc_ln203_fu_18903_p1 = ap_const_lv3_1)) and (trunc_ln28_fu_18792_p1 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_1_2_V_we0 <= ap_const_logic_1;
        else 
            conv_1_input_1_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_2_0_V_address0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_2_0_V_address0, ap_block_pp0_stage0, zext_ln203_33_fu_18936_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            conv_1_input_2_0_V_address0 <= zext_ln203_33_fu_18936_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_2_0_V_address0 <= grp_conv_1_fu_18135_input_2_0_V_address0;
        else 
            conv_1_input_2_0_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_1_input_2_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_2_0_V_ce0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_2_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_2_0_V_ce0 <= grp_conv_1_fu_18135_input_2_0_V_ce0;
        else 
            conv_1_input_2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_2_0_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_input_2_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_2_0_V_ce1 <= grp_conv_1_fu_18135_input_2_0_V_ce1;
        else 
            conv_1_input_2_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_2_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, trunc_ln28_fu_18792_p1, trunc_ln203_fu_18903_p1)
    begin
        if ((not((trunc_ln28_fu_18792_p1 = ap_const_lv3_0)) and not((trunc_ln28_fu_18792_p1 = ap_const_lv3_1)) and (trunc_ln203_fu_18903_p1 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_2_0_V_we0 <= ap_const_logic_1;
        else 
            conv_1_input_2_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_2_1_V_address0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_2_1_V_address0, ap_block_pp0_stage0, zext_ln203_34_fu_18949_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            conv_1_input_2_1_V_address0 <= zext_ln203_34_fu_18949_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_2_1_V_address0 <= grp_conv_1_fu_18135_input_2_1_V_address0;
        else 
            conv_1_input_2_1_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_1_input_2_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_2_1_V_ce0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_2_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_2_1_V_ce0 <= grp_conv_1_fu_18135_input_2_1_V_ce0;
        else 
            conv_1_input_2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_2_1_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_input_2_1_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_2_1_V_ce1 <= grp_conv_1_fu_18135_input_2_1_V_ce1;
        else 
            conv_1_input_2_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_2_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, trunc_ln28_fu_18792_p1, trunc_ln203_fu_18903_p1)
    begin
        if ((not((trunc_ln28_fu_18792_p1 = ap_const_lv3_0)) and not((trunc_ln28_fu_18792_p1 = ap_const_lv3_1)) and (trunc_ln203_fu_18903_p1 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_2_1_V_we0 <= ap_const_logic_1;
        else 
            conv_1_input_2_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_2_2_V_address0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_2_2_V_address0, ap_block_pp0_stage0, zext_ln203_34_fu_18949_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            conv_1_input_2_2_V_address0 <= zext_ln203_34_fu_18949_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_2_2_V_address0 <= grp_conv_1_fu_18135_input_2_2_V_address0;
        else 
            conv_1_input_2_2_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_1_input_2_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, ap_CS_fsm_state13, grp_conv_1_fu_18135_input_2_2_V_ce0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_2_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_2_2_V_ce0 <= grp_conv_1_fu_18135_input_2_2_V_ce0;
        else 
            conv_1_input_2_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_2_2_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_input_2_2_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_input_2_2_V_ce1 <= grp_conv_1_fu_18135_input_2_2_V_ce1;
        else 
            conv_1_input_2_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_2_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8, trunc_ln28_fu_18792_p1, trunc_ln203_fu_18903_p1)
    begin
        if ((not((trunc_ln28_fu_18792_p1 = ap_const_lv3_0)) and not((trunc_ln203_fu_18903_p1 = ap_const_lv3_0)) and not((trunc_ln203_fu_18903_p1 = ap_const_lv3_1)) and not((trunc_ln28_fu_18792_p1 = ap_const_lv3_1)) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            conv_1_input_2_2_V_we0 <= ap_const_logic_1;
        else 
            conv_1_input_2_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_0_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_0_V_address0, ap_block_pp1_stage0, zext_ln203_40_fu_19014_p1, ap_CS_fsm_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_0_V_address0 <= zext_ln203_40_fu_19014_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_1_out_0_V_address0 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_0_V_address0 <= grp_conv_1_fu_18135_conv_out_0_V_address0;
        else 
            conv_1_out_0_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    conv_1_out_0_V_address1 <= zext_ln203_41_fu_19035_p1(11 - 1 downto 0);

    conv_1_out_0_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_0_V_ce0, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_0_V_ce0 <= grp_conv_1_fu_18135_conv_out_0_V_ce0;
        else 
            conv_1_out_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_0_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_1_out_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_0_V_d0_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_0_V_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_1_out_0_V_d0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_0_V_d0 <= grp_conv_1_fu_18135_conv_out_0_V_d0;
        else 
            conv_1_out_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_0_V_we0_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_0_V_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_1_out_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_0_V_we0 <= grp_conv_1_fu_18135_conv_out_0_V_we0;
        else 
            conv_1_out_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_1_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_1_V_address0, ap_block_pp1_stage0, zext_ln203_40_fu_19014_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_1_V_address0 <= zext_ln203_40_fu_19014_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_1_V_address0 <= grp_conv_1_fu_18135_conv_out_1_V_address0;
        else 
            conv_1_out_1_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    conv_1_out_1_V_address1 <= zext_ln203_41_fu_19035_p1(11 - 1 downto 0);

    conv_1_out_1_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_1_V_ce0 <= grp_conv_1_fu_18135_conv_out_1_V_ce0;
        else 
            conv_1_out_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_1_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_1_out_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_1_V_we0_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_1_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_1_V_we0 <= grp_conv_1_fu_18135_conv_out_1_V_we0;
        else 
            conv_1_out_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_2_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_2_V_address0, ap_block_pp1_stage0, zext_ln203_40_fu_19014_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_2_V_address0 <= zext_ln203_40_fu_19014_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_2_V_address0 <= grp_conv_1_fu_18135_conv_out_2_V_address0;
        else 
            conv_1_out_2_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    conv_1_out_2_V_address1 <= zext_ln203_41_fu_19035_p1(11 - 1 downto 0);

    conv_1_out_2_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_2_V_ce0 <= grp_conv_1_fu_18135_conv_out_2_V_ce0;
        else 
            conv_1_out_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_2_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_1_out_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_2_V_we0_assign_proc : process(ap_CS_fsm_state13, grp_conv_1_fu_18135_conv_out_2_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv_1_out_2_V_we0 <= grp_conv_1_fu_18135_conv_out_2_V_we0;
        else 
            conv_1_out_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_0_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_0_V_address0, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_3_fu_19216_p1, ap_CS_fsm_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_0_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_0_V_address0 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_0_V_address0 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_1_out_c_0_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_0_V_address0 <= grp_max_pool_1_fu_18330_conv_out_0_V_address0;
        else 
            conv_1_out_c_0_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_0_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_0_V_address1, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_0_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_0_V_address1 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_0_V_address1 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_0_V_address1 <= grp_max_pool_1_fu_18330_conv_out_0_V_address1;
        else 
            conv_1_out_c_0_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_0_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_0_V_ce0, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_0_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_0_V_ce0;
        else 
            conv_1_out_c_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_0_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_0_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_0_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_0_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_0_V_ce1;
        else 
            conv_1_out_c_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_0_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2, ap_CS_fsm_state11)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_0_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_0_V_d0 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_0_V_d0 <= conv_1_out_1_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_1_out_c_0_V_d0 <= ap_const_lv14_0;
        else 
            conv_1_out_c_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_0_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_0_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_0_V_d1 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_0_V_d1 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_0_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_0) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_0) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_0_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_0_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_0) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_0) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_0_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_10_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_10_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_10_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_10_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_10_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_10_V_address0 <= grp_max_pool_1_fu_18330_conv_out_10_V_address0;
        else 
            conv_1_out_c_10_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_10_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_10_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_10_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_10_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_10_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_10_V_address1 <= grp_max_pool_1_fu_18330_conv_out_10_V_address1;
        else 
            conv_1_out_c_10_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_10_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_10_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_10_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_10_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_10_V_ce0;
        else 
            conv_1_out_c_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_10_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_10_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_10_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_10_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_10_V_ce1;
        else 
            conv_1_out_c_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_10_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_10_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_10_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_10_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_10_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_10_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_10_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_10_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_10_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_10_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_10_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_A) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_A) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_10_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_10_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_10_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_A) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_A) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_10_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_10_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_11_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_11_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_11_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_11_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_11_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_11_V_address0 <= grp_max_pool_1_fu_18330_conv_out_11_V_address0;
        else 
            conv_1_out_c_11_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_11_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_11_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_11_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_11_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_11_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_11_V_address1 <= grp_max_pool_1_fu_18330_conv_out_11_V_address1;
        else 
            conv_1_out_c_11_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_11_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_11_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_11_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_11_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_11_V_ce0;
        else 
            conv_1_out_c_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_11_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_11_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_11_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_11_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_11_V_ce1;
        else 
            conv_1_out_c_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_11_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_11_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_11_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_11_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_11_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_11_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_11_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_11_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_11_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_11_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_11_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_B) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_B) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_11_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_11_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_11_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_B) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_B) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_11_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_11_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_12_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_12_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_12_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_12_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_12_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_12_V_address0 <= grp_max_pool_1_fu_18330_conv_out_12_V_address0;
        else 
            conv_1_out_c_12_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_12_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_12_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_12_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_12_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_12_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_12_V_address1 <= grp_max_pool_1_fu_18330_conv_out_12_V_address1;
        else 
            conv_1_out_c_12_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_12_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_12_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_12_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_12_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_12_V_ce0;
        else 
            conv_1_out_c_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_12_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_12_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_12_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_12_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_12_V_ce1;
        else 
            conv_1_out_c_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_12_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_12_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_12_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_12_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_12_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_12_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_12_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_12_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_12_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_12_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_12_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_C) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_C) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_12_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_12_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_12_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_C) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_C) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_12_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_12_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_13_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_13_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_13_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_13_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_13_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_13_V_address0 <= grp_max_pool_1_fu_18330_conv_out_13_V_address0;
        else 
            conv_1_out_c_13_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_13_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_13_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_13_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_13_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_13_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_13_V_address1 <= grp_max_pool_1_fu_18330_conv_out_13_V_address1;
        else 
            conv_1_out_c_13_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_13_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_13_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_13_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_13_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_13_V_ce0;
        else 
            conv_1_out_c_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_13_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_13_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_13_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_13_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_13_V_ce1;
        else 
            conv_1_out_c_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_13_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_13_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_13_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_13_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_13_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_13_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_13_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_13_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_13_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_13_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_13_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_D) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_D) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_13_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_13_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_13_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_D) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_D) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_13_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_13_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_14_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_14_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_14_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_14_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_14_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_14_V_address0 <= grp_max_pool_1_fu_18330_conv_out_14_V_address0;
        else 
            conv_1_out_c_14_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_14_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_14_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_14_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_14_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_14_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_14_V_address1 <= grp_max_pool_1_fu_18330_conv_out_14_V_address1;
        else 
            conv_1_out_c_14_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_14_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_14_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_14_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_14_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_14_V_ce0;
        else 
            conv_1_out_c_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_14_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_14_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_14_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_14_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_14_V_ce1;
        else 
            conv_1_out_c_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_14_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_14_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_14_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_14_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_14_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_14_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_14_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_14_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_14_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_14_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_14_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_E) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_E) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_14_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_14_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_14_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_E) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_E) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_14_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_14_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_15_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_15_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_15_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_15_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_15_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_15_V_address0 <= grp_max_pool_1_fu_18330_conv_out_15_V_address0;
        else 
            conv_1_out_c_15_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_15_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_15_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_15_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_15_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_15_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_15_V_address1 <= grp_max_pool_1_fu_18330_conv_out_15_V_address1;
        else 
            conv_1_out_c_15_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_15_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_15_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_15_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_15_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_15_V_ce0;
        else 
            conv_1_out_c_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_15_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_15_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_15_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_15_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_15_V_ce1;
        else 
            conv_1_out_c_15_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_15_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_15_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_15_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_15_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_15_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_15_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_15_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_15_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_15_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_15_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_15_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_F) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_F) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_15_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_15_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_15_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_F) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_F) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_15_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_15_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_16_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_16_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_16_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_16_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_16_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_16_V_address0 <= grp_max_pool_1_fu_18330_conv_out_16_V_address0;
        else 
            conv_1_out_c_16_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_16_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_16_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_16_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_16_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_16_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_16_V_address1 <= grp_max_pool_1_fu_18330_conv_out_16_V_address1;
        else 
            conv_1_out_c_16_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_16_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_16_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_16_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_16_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_16_V_ce0;
        else 
            conv_1_out_c_16_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_16_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_16_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_16_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_16_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_16_V_ce1;
        else 
            conv_1_out_c_16_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_16_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_16_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_16_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_16_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_16_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_16_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_16_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_16_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_16_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_16_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_16_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_10) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_10) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_16_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_16_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_16_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_10) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_10) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_16_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_16_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_17_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_17_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_17_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_17_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_17_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_17_V_address0 <= grp_max_pool_1_fu_18330_conv_out_17_V_address0;
        else 
            conv_1_out_c_17_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_17_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_17_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_17_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_17_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_17_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_17_V_address1 <= grp_max_pool_1_fu_18330_conv_out_17_V_address1;
        else 
            conv_1_out_c_17_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_17_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_17_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_17_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_17_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_17_V_ce0;
        else 
            conv_1_out_c_17_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_17_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_17_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_17_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_17_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_17_V_ce1;
        else 
            conv_1_out_c_17_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_17_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_17_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_17_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_17_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_17_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_17_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_17_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_17_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_17_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_17_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_17_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_11) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_11) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_17_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_17_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_17_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_11) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_11) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_17_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_17_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_18_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_18_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_18_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_18_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_18_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_18_V_address0 <= grp_max_pool_1_fu_18330_conv_out_18_V_address0;
        else 
            conv_1_out_c_18_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_18_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_18_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_18_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_18_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_18_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_18_V_address1 <= grp_max_pool_1_fu_18330_conv_out_18_V_address1;
        else 
            conv_1_out_c_18_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_18_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_18_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_18_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_18_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_18_V_ce0;
        else 
            conv_1_out_c_18_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_18_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_18_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_18_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_18_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_18_V_ce1;
        else 
            conv_1_out_c_18_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_18_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_18_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_18_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_18_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_18_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_18_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_18_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_18_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_18_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_18_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_18_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_12) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_12) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_18_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_18_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_18_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_12) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_12) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_18_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_18_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_19_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_19_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_19_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_19_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_19_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_19_V_address0 <= grp_max_pool_1_fu_18330_conv_out_19_V_address0;
        else 
            conv_1_out_c_19_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_19_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_19_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_19_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_19_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_19_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_19_V_address1 <= grp_max_pool_1_fu_18330_conv_out_19_V_address1;
        else 
            conv_1_out_c_19_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_19_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_19_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_19_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_19_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_19_V_ce0;
        else 
            conv_1_out_c_19_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_19_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_19_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_19_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_19_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_19_V_ce1;
        else 
            conv_1_out_c_19_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_19_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_19_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_19_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_19_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_19_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_19_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_19_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_19_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_19_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_19_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_19_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_13) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_13) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_19_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_19_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_19_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_13) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_13) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_19_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_19_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_1_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_1_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_1_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_1_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_1_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_1_V_address0 <= grp_max_pool_1_fu_18330_conv_out_1_V_address0;
        else 
            conv_1_out_c_1_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_1_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_1_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_1_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_1_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_1_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_1_V_address1 <= grp_max_pool_1_fu_18330_conv_out_1_V_address1;
        else 
            conv_1_out_c_1_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_1_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_1_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_1_V_ce0;
        else 
            conv_1_out_c_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_1_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_1_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_1_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_1_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_1_V_ce1;
        else 
            conv_1_out_c_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_1_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_1_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_1_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_1_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_1_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_1_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_1_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_1_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_1_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_1) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_1) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_1_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_1_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_1) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_1) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_1_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_20_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_20_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_20_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_20_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_20_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_20_V_address0 <= grp_max_pool_1_fu_18330_conv_out_20_V_address0;
        else 
            conv_1_out_c_20_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_20_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_20_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_20_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_20_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_20_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_20_V_address1 <= grp_max_pool_1_fu_18330_conv_out_20_V_address1;
        else 
            conv_1_out_c_20_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_20_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_20_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_20_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_20_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_20_V_ce0;
        else 
            conv_1_out_c_20_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_20_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_20_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_20_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_20_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_20_V_ce1;
        else 
            conv_1_out_c_20_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_20_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_20_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_20_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_20_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_20_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_20_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_20_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_20_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_20_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_20_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_20_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_14) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_14) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_20_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_20_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_20_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_14) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_14) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_20_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_20_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_21_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_21_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_21_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_21_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_21_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_21_V_address0 <= grp_max_pool_1_fu_18330_conv_out_21_V_address0;
        else 
            conv_1_out_c_21_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_21_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_21_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_21_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_21_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_21_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_21_V_address1 <= grp_max_pool_1_fu_18330_conv_out_21_V_address1;
        else 
            conv_1_out_c_21_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_21_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_21_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_21_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_21_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_21_V_ce0;
        else 
            conv_1_out_c_21_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_21_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_21_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_21_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_21_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_21_V_ce1;
        else 
            conv_1_out_c_21_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_21_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_21_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_21_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_21_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_21_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_21_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_21_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_21_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_21_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_21_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_21_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_15) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_15) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_21_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_21_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_21_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_15) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_15) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_21_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_21_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_22_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_22_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_22_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_22_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_22_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_22_V_address0 <= grp_max_pool_1_fu_18330_conv_out_22_V_address0;
        else 
            conv_1_out_c_22_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_22_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_22_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_22_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_22_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_22_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_22_V_address1 <= grp_max_pool_1_fu_18330_conv_out_22_V_address1;
        else 
            conv_1_out_c_22_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_22_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_22_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_22_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_22_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_22_V_ce0;
        else 
            conv_1_out_c_22_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_22_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_22_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_22_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_22_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_22_V_ce1;
        else 
            conv_1_out_c_22_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_22_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_22_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_22_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_22_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_22_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_22_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_22_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_22_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_22_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_22_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_22_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_16) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_16) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_22_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_22_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_22_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_16) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_16) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_22_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_22_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_23_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_23_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_23_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_23_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_23_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_23_V_address0 <= grp_max_pool_1_fu_18330_conv_out_23_V_address0;
        else 
            conv_1_out_c_23_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_23_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_23_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_23_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_23_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_23_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_23_V_address1 <= grp_max_pool_1_fu_18330_conv_out_23_V_address1;
        else 
            conv_1_out_c_23_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_23_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_23_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_23_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_23_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_23_V_ce0;
        else 
            conv_1_out_c_23_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_23_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_23_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_23_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_23_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_23_V_ce1;
        else 
            conv_1_out_c_23_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_23_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_23_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_23_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_23_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_23_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_23_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_23_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_23_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_23_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_23_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_23_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_17) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_17) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_17) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_23_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_23_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_23_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_17) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_17) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_17) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_23_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_23_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_24_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_24_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_24_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_24_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_24_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_24_V_address0 <= grp_max_pool_1_fu_18330_conv_out_24_V_address0;
        else 
            conv_1_out_c_24_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_24_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_24_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_24_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_24_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_24_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_24_V_address1 <= grp_max_pool_1_fu_18330_conv_out_24_V_address1;
        else 
            conv_1_out_c_24_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_24_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_24_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_24_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_24_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_24_V_ce0;
        else 
            conv_1_out_c_24_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_24_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_24_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_24_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_24_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_24_V_ce1;
        else 
            conv_1_out_c_24_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_24_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_24_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_24_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_24_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_24_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_24_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_24_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_24_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_24_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_24_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_24_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_18) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_18) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_18) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_24_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_24_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_24_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_18) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_18) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_18) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_24_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_24_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_25_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_25_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_25_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_25_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_25_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_25_V_address0 <= grp_max_pool_1_fu_18330_conv_out_25_V_address0;
        else 
            conv_1_out_c_25_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_25_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_25_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_25_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_25_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_25_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_25_V_address1 <= grp_max_pool_1_fu_18330_conv_out_25_V_address1;
        else 
            conv_1_out_c_25_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_25_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_25_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_25_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_25_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_25_V_ce0;
        else 
            conv_1_out_c_25_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_25_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_25_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_25_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_25_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_25_V_ce1;
        else 
            conv_1_out_c_25_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_25_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_25_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_25_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_25_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_25_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_25_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_25_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_25_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_25_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_25_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_25_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((((((((select_ln40_reg_21101 = ap_const_lv5_1E) and (icmp_ln37_reg_21092 = ap_const_lv1_0)) or ((select_ln40_reg_21101 = ap_const_lv5_1F) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1D) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1C) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1B) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1A) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_19) and (icmp_ln37_reg_21092 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((((((((select_ln40_reg_21101 = ap_const_lv5_1E) and (icmp_ln37_reg_21092 = ap_const_lv1_0)) or ((select_ln40_reg_21101 = ap_const_lv5_1F) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1D) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1C) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1B) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1A) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_19) and (icmp_ln37_reg_21092 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and ((select_ln40_reg_21101 = ap_const_lv5_19) or ((select_ln40_reg_21101 = ap_const_lv5_1A) or ((select_ln40_reg_21101 = ap_const_lv5_1B) or ((select_ln40_reg_21101 = ap_const_lv5_1C) or ((select_ln40_reg_21101 = ap_const_lv5_1D) or ((select_ln40_reg_21101 = ap_const_lv5_1E) or (select_ln40_reg_21101 = ap_const_lv5_1F)))))))))) then 
            conv_1_out_c_25_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_25_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_25_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((((((((select_ln40_reg_21101 = ap_const_lv5_1E) and (icmp_ln37_reg_21092 = ap_const_lv1_0)) or ((select_ln40_reg_21101 = ap_const_lv5_1F) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1D) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1C) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1B) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1A) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_19) and (icmp_ln37_reg_21092 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((((((((select_ln40_reg_21101 = ap_const_lv5_1E) and (icmp_ln37_reg_21092 = ap_const_lv1_0)) or ((select_ln40_reg_21101 = ap_const_lv5_1F) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1D) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1C) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1B) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_1A) and (icmp_ln37_reg_21092 = ap_const_lv1_0))) or ((select_ln40_reg_21101 = ap_const_lv5_19) and (icmp_ln37_reg_21092 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and ((select_ln40_reg_21101 = ap_const_lv5_19) or ((select_ln40_reg_21101 = ap_const_lv5_1A) or ((select_ln40_reg_21101 = ap_const_lv5_1B) or ((select_ln40_reg_21101 = ap_const_lv5_1C) or ((select_ln40_reg_21101 = ap_const_lv5_1D) or ((select_ln40_reg_21101 = ap_const_lv5_1E) or (select_ln40_reg_21101 = ap_const_lv5_1F)))))))))) then 
            conv_1_out_c_25_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_25_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_2_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_2_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_2_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_2_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_2_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_2_V_address0 <= grp_max_pool_1_fu_18330_conv_out_2_V_address0;
        else 
            conv_1_out_c_2_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_2_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_2_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_2_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_2_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_2_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_2_V_address1 <= grp_max_pool_1_fu_18330_conv_out_2_V_address1;
        else 
            conv_1_out_c_2_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_2_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_2_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_2_V_ce0;
        else 
            conv_1_out_c_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_2_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_2_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_2_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_2_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_2_V_ce1;
        else 
            conv_1_out_c_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_2_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_2_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_2_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_2_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_2_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_2_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_2_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_2_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_2_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_2) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_2) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_2_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_2_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_2) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_2) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_2_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_3_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_3_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_3_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_3_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_3_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_3_V_address0 <= grp_max_pool_1_fu_18330_conv_out_3_V_address0;
        else 
            conv_1_out_c_3_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_3_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_3_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_3_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_3_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_3_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_3_V_address1 <= grp_max_pool_1_fu_18330_conv_out_3_V_address1;
        else 
            conv_1_out_c_3_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_3_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_3_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_3_V_ce0;
        else 
            conv_1_out_c_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_3_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_3_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_3_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_3_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_3_V_ce1;
        else 
            conv_1_out_c_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_3_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_3_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_3_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_3_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_3_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_3_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_3_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_3_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_3_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_3) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_3) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_3_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_3_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_3) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_3) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_3_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_4_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_4_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_4_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_4_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_4_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_4_V_address0 <= grp_max_pool_1_fu_18330_conv_out_4_V_address0;
        else 
            conv_1_out_c_4_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_4_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_4_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_4_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_4_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_4_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_4_V_address1 <= grp_max_pool_1_fu_18330_conv_out_4_V_address1;
        else 
            conv_1_out_c_4_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_4_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_4_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_4_V_ce0;
        else 
            conv_1_out_c_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_4_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_4_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_4_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_4_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_4_V_ce1;
        else 
            conv_1_out_c_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_4_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_4_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_4_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_4_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_4_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_4_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_4_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_4_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_4_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_4) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_4) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_4_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_4_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_4) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_4) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_4_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_5_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_5_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_5_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_5_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_5_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_5_V_address0 <= grp_max_pool_1_fu_18330_conv_out_5_V_address0;
        else 
            conv_1_out_c_5_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_5_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_5_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_5_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_5_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_5_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_5_V_address1 <= grp_max_pool_1_fu_18330_conv_out_5_V_address1;
        else 
            conv_1_out_c_5_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_5_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_5_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_5_V_ce0;
        else 
            conv_1_out_c_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_5_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_5_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_5_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_5_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_5_V_ce1;
        else 
            conv_1_out_c_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_5_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_5_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_5_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_5_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_5_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_5_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_5_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_5_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_5_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_5) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_5) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_5_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_5_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_5) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_5) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_5_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_6_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_6_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_6_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_6_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_6_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_6_V_address0 <= grp_max_pool_1_fu_18330_conv_out_6_V_address0;
        else 
            conv_1_out_c_6_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_6_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_6_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_6_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_6_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_6_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_6_V_address1 <= grp_max_pool_1_fu_18330_conv_out_6_V_address1;
        else 
            conv_1_out_c_6_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_6_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_6_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_6_V_ce0;
        else 
            conv_1_out_c_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_6_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_6_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_6_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_6_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_6_V_ce1;
        else 
            conv_1_out_c_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_6_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_6_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_6_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_6_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_6_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_6_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_6_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_6_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_6_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_6) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_6) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_6_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_6_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_6) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_6) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_6_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_7_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_7_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_7_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_7_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_7_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_7_V_address0 <= grp_max_pool_1_fu_18330_conv_out_7_V_address0;
        else 
            conv_1_out_c_7_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_7_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_7_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_7_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_7_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_7_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_7_V_address1 <= grp_max_pool_1_fu_18330_conv_out_7_V_address1;
        else 
            conv_1_out_c_7_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_7_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_7_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_7_V_ce0;
        else 
            conv_1_out_c_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_7_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_7_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_7_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_7_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_7_V_ce1;
        else 
            conv_1_out_c_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_7_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_7_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_7_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_7_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_7_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_7_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_7_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_7_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_7_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_7) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_7) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_7_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_7_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_7) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_7) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_7_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_8_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_8_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_8_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_8_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_8_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_8_V_address0 <= grp_max_pool_1_fu_18330_conv_out_8_V_address0;
        else 
            conv_1_out_c_8_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_8_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_8_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_8_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_8_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_8_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_8_V_address1 <= grp_max_pool_1_fu_18330_conv_out_8_V_address1;
        else 
            conv_1_out_c_8_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_8_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_8_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_8_V_ce0;
        else 
            conv_1_out_c_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_8_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_8_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_8_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_8_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_8_V_ce1;
        else 
            conv_1_out_c_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_8_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_8_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_8_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_8_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_8_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_8_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_8_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_8_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_8_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_8) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_8) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_8_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_8_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_8) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_8) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_8_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_9_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_9_V_address0, ap_block_pp1_stage0, sext_ln203_fu_19070_p1, ap_block_pp1_stage1, sext_ln203_1_fu_19141_p1, ap_block_pp1_stage2, sext_ln203_3_fu_19216_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_9_V_address0 <= sext_ln203_3_fu_19216_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_9_V_address0 <= sext_ln203_1_fu_19141_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_9_V_address0 <= sext_ln203_fu_19070_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_9_V_address0 <= grp_max_pool_1_fu_18330_conv_out_9_V_address0;
        else 
            conv_1_out_c_9_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_9_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_9_V_address1, ap_block_pp1_stage0, ap_block_pp1_stage1, zext_ln203_38_fu_19106_p1, ap_block_pp1_stage2, sext_ln203_2_fu_19176_p1, sext_ln203_4_fu_19251_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_9_V_address1 <= sext_ln203_4_fu_19251_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_9_V_address1 <= sext_ln203_2_fu_19176_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_9_V_address1 <= zext_ln203_38_fu_19106_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_9_V_address1 <= grp_max_pool_1_fu_18330_conv_out_9_V_address1;
        else 
            conv_1_out_c_9_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_9_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_9_V_ce0 <= grp_max_pool_1_fu_18330_conv_out_9_V_ce0;
        else 
            conv_1_out_c_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_9_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state20, grp_max_pool_1_fu_18330_conv_out_9_V_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_9_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv_1_out_c_9_V_ce1 <= grp_max_pool_1_fu_18330_conv_out_9_V_ce1;
        else 
            conv_1_out_c_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_9_V_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_2_V_load_reg_21151, conv_1_out_1_V_load_1_reg_21211, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_0_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_9_V_d0 <= conv_1_out_1_V_load_1_reg_21211;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_9_V_d0 <= conv_1_out_2_V_load_reg_21151;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_9_V_d0 <= conv_1_out_0_V_q0;
        else 
            conv_1_out_c_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_9_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, conv_1_out_0_V_load_1_reg_21181, conv_1_out_2_V_load_1_reg_21241, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, conv_1_out_1_V_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_block_pp1_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            conv_1_out_c_9_V_d1 <= conv_1_out_2_V_load_1_reg_21241;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_9_V_d1 <= conv_1_out_0_V_load_1_reg_21181;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            conv_1_out_c_9_V_d1 <= conv_1_out_1_V_q0;
        else 
            conv_1_out_c_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_c_9_V_we0_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_9) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_9) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_9_V_we0 <= ap_const_logic_1;
        else 
            conv_1_out_c_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_c_9_V_we1_assign_proc : process(icmp_ln37_reg_21092, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, select_ln40_reg_21101, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (select_ln40_reg_21101 = ap_const_lv5_9) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (select_ln40_reg_21101 = ap_const_lv5_9) and (icmp_ln37_reg_21092 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((select_ln40_reg_21101 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            conv_1_out_c_9_V_we1 <= ap_const_logic_1;
        else 
            conv_1_out_c_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_V_address0_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, grp_conv_2_fu_17966_conv_out_V_address0, ap_block_pp3_stage0, zext_ln203_53_fu_19787_p1, ap_block_pp3_stage1, zext_ln203_56_fu_19818_p1, ap_block_pp3_stage2, zext_ln203_58_fu_19838_p1, ap_block_pp3_stage3, zext_ln203_60_fu_19858_p1, ap_block_pp3_stage4, zext_ln203_62_fu_19878_p1, ap_block_pp3_stage5, zext_ln203_64_fu_19898_p1, ap_block_pp3_stage6, zext_ln203_66_fu_19918_p1, ap_block_pp3_stage7, zext_ln203_68_fu_19938_p1, ap_CS_fsm_state30)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_V_address0 <= zext_ln203_68_fu_19938_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_V_address0 <= zext_ln203_66_fu_19918_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_V_address0 <= zext_ln203_64_fu_19898_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_V_address0 <= zext_ln203_62_fu_19878_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_V_address0 <= zext_ln203_60_fu_19858_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_V_address0 <= zext_ln203_58_fu_19838_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_V_address0 <= zext_ln203_56_fu_19818_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_V_address0 <= zext_ln203_53_fu_19787_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv_2_out_V_address0 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv_2_out_V_address0 <= grp_conv_2_fu_17966_conv_out_V_address0;
        else 
            conv_2_out_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage0, zext_ln203_54_fu_19798_p1, zext_ln203_55_fu_19808_p1, ap_block_pp3_stage1, zext_ln203_57_fu_19828_p1, ap_block_pp3_stage2, zext_ln203_59_fu_19848_p1, ap_block_pp3_stage3, zext_ln203_61_fu_19868_p1, ap_block_pp3_stage4, zext_ln203_63_fu_19888_p1, ap_block_pp3_stage5, zext_ln203_65_fu_19908_p1, ap_block_pp3_stage6, zext_ln203_67_fu_19928_p1, ap_block_pp3_stage7)
    begin
        if ((ap_enable_reg_pp3_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7))) then 
                conv_2_out_V_address1 <= zext_ln203_67_fu_19928_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6))) then 
                conv_2_out_V_address1 <= zext_ln203_65_fu_19908_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5))) then 
                conv_2_out_V_address1 <= zext_ln203_63_fu_19888_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4))) then 
                conv_2_out_V_address1 <= zext_ln203_61_fu_19868_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3))) then 
                conv_2_out_V_address1 <= zext_ln203_59_fu_19848_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2))) then 
                conv_2_out_V_address1 <= zext_ln203_57_fu_19828_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
                conv_2_out_V_address1 <= zext_ln203_55_fu_19808_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                conv_2_out_V_address1 <= zext_ln203_54_fu_19798_p1(11 - 1 downto 0);
            else 
                conv_2_out_V_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            conv_2_out_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_V_ce0_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, grp_conv_2_fu_17966_conv_out_V_ce0, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or ((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv_2_out_V_ce0 <= grp_conv_2_fu_17966_conv_out_V_ce0;
        else 
            conv_2_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_V_d0_assign_proc : process(ap_CS_fsm_state32, grp_conv_2_fu_17966_conv_out_V_d0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv_2_out_V_d0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv_2_out_V_d0 <= grp_conv_2_fu_17966_conv_out_V_d0;
        else 
            conv_2_out_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_V_we0_assign_proc : process(ap_CS_fsm_state32, grp_conv_2_fu_17966_conv_out_V_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv_2_out_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv_2_out_V_we0 <= grp_conv_2_fu_17966_conv_out_V_we0;
        else 
            conv_2_out_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_0_V_address0_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address0 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv_2_out_c_0_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_0_V_address0;
        else 
            conv_2_out_c_0_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address1 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address1 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_0_V_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            conv_2_out_c_0_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_0_V_ce0_assign_proc : process(ap_CS_fsm_state32, grp_conv_2_fu_17966_ap_done, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_0_V_ce0)
    begin
        if ((((grp_conv_2_fu_17966_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_0_V_ce0;
        else 
            conv_2_out_c_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_0_V_d0_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            conv_2_out_c_0_0_V_d0 <= conv_2_out_V_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_0_V_d0 <= conv_2_out_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv_2_out_c_0_0_V_d0 <= ap_const_lv14_0;
        else 
            conv_2_out_c_0_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then 
            conv_2_out_c_0_0_V_d1 <= conv_2_out_V_q1;
        elsif ((((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_0_V_d1 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_0_V_we0_assign_proc : process(ap_CS_fsm_state32, grp_conv_2_fu_17966_ap_done, icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((grp_conv_2_fu_17966_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_1_V_address0;
        else 
            conv_2_out_c_0_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_0_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_1_V_ce0;
        else 
            conv_2_out_c_0_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_0_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_2_V_address0;
        else 
            conv_2_out_c_0_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_0_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_2_V_ce0;
        else 
            conv_2_out_c_0_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_0_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_3_V_address0;
        else 
            conv_2_out_c_0_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_0_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_3_V_ce0;
        else 
            conv_2_out_c_0_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_0_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_4_V_address0;
        else 
            conv_2_out_c_0_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_0_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_4_V_ce0;
        else 
            conv_2_out_c_0_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_0_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_5_V_address0;
        else 
            conv_2_out_c_0_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_0_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_5_V_ce0;
        else 
            conv_2_out_c_0_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_0_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_6_V_address0;
        else 
            conv_2_out_c_0_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_0_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_6_V_ce0;
        else 
            conv_2_out_c_0_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_0_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_7_V_address0;
        else 
            conv_2_out_c_0_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_0_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_7_V_ce0;
        else 
            conv_2_out_c_0_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_0_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_8_V_address0;
        else 
            conv_2_out_c_0_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_0_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_8_V_ce0;
        else 
            conv_2_out_c_0_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_0_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_0_9_V_address0;
        else 
            conv_2_out_c_0_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_0_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_0_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_0_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_0_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_0_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_0_9_V_ce0;
        else 
            conv_2_out_c_0_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_0_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_0_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_0_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_0_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_0_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_0) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_0_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_0_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_0_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_0_V_address0;
        else 
            conv_2_out_c_1_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_0_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_0_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_0_V_ce0;
        else 
            conv_2_out_c_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_0_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_0_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_0_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_0_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_0_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_1_V_address0;
        else 
            conv_2_out_c_1_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_1_V_ce0;
        else 
            conv_2_out_c_1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_2_V_address0;
        else 
            conv_2_out_c_1_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_2_V_ce0;
        else 
            conv_2_out_c_1_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_3_V_address0;
        else 
            conv_2_out_c_1_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_3_V_ce0;
        else 
            conv_2_out_c_1_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_4_V_address0;
        else 
            conv_2_out_c_1_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_4_V_ce0;
        else 
            conv_2_out_c_1_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_5_V_address0;
        else 
            conv_2_out_c_1_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_5_V_ce0;
        else 
            conv_2_out_c_1_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_6_V_address0;
        else 
            conv_2_out_c_1_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_6_V_ce0;
        else 
            conv_2_out_c_1_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_7_V_address0;
        else 
            conv_2_out_c_1_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_7_V_ce0;
        else 
            conv_2_out_c_1_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_8_V_address0;
        else 
            conv_2_out_c_1_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_8_V_ce0;
        else 
            conv_2_out_c_1_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_1_9_V_address0;
        else 
            conv_2_out_c_1_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_1_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_1_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_1_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_1_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_1_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_1_9_V_ce0;
        else 
            conv_2_out_c_1_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_1_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_1_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_1_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_1_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_1_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_1) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_1_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_1_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_0_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_0_V_address0;
        else 
            conv_2_out_c_2_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_0_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_0_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_0_V_ce0;
        else 
            conv_2_out_c_2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_0_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_0_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_0_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_0_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_0_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_1_V_address0;
        else 
            conv_2_out_c_2_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_1_V_ce0;
        else 
            conv_2_out_c_2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_2_V_address0;
        else 
            conv_2_out_c_2_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_2_V_ce0;
        else 
            conv_2_out_c_2_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_3_V_address0;
        else 
            conv_2_out_c_2_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_3_V_ce0;
        else 
            conv_2_out_c_2_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_4_V_address0;
        else 
            conv_2_out_c_2_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_4_V_ce0;
        else 
            conv_2_out_c_2_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_5_V_address0;
        else 
            conv_2_out_c_2_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_5_V_ce0;
        else 
            conv_2_out_c_2_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_6_V_address0;
        else 
            conv_2_out_c_2_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_6_V_ce0;
        else 
            conv_2_out_c_2_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_7_V_address0;
        else 
            conv_2_out_c_2_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_7_V_ce0;
        else 
            conv_2_out_c_2_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_8_V_address0;
        else 
            conv_2_out_c_2_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_8_V_ce0;
        else 
            conv_2_out_c_2_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_2_9_V_address0;
        else 
            conv_2_out_c_2_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_2_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_2_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_2_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_2_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_2_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_2_9_V_ce0;
        else 
            conv_2_out_c_2_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_2_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_2_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_2_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_2_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_2_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_2) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_2_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_2_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_0_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_0_V_address0;
        else 
            conv_2_out_c_3_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_0_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_0_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_0_V_ce0;
        else 
            conv_2_out_c_3_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_0_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_0_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_0_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_0_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_0_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_1_V_address0;
        else 
            conv_2_out_c_3_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_1_V_ce0;
        else 
            conv_2_out_c_3_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_2_V_address0;
        else 
            conv_2_out_c_3_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_2_V_ce0;
        else 
            conv_2_out_c_3_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_3_V_address0;
        else 
            conv_2_out_c_3_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_3_V_ce0;
        else 
            conv_2_out_c_3_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_4_V_address0;
        else 
            conv_2_out_c_3_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_4_V_ce0;
        else 
            conv_2_out_c_3_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_5_V_address0;
        else 
            conv_2_out_c_3_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_5_V_ce0;
        else 
            conv_2_out_c_3_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_6_V_address0;
        else 
            conv_2_out_c_3_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_6_V_ce0;
        else 
            conv_2_out_c_3_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_7_V_address0;
        else 
            conv_2_out_c_3_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_7_V_ce0;
        else 
            conv_2_out_c_3_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_8_V_address0;
        else 
            conv_2_out_c_3_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_8_V_ce0;
        else 
            conv_2_out_c_3_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_3_9_V_address0;
        else 
            conv_2_out_c_3_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_3_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_3_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_3_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_3_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_3_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_3_9_V_ce0;
        else 
            conv_2_out_c_3_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_3_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_3_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_3_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_3_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_3_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_3) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_3_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_3_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_0_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_0_V_address0;
        else 
            conv_2_out_c_4_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_0_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_0_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_0_V_ce0;
        else 
            conv_2_out_c_4_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_0_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_0_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_0_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_0_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_0_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_1_V_address0;
        else 
            conv_2_out_c_4_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_1_V_ce0;
        else 
            conv_2_out_c_4_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_2_V_address0;
        else 
            conv_2_out_c_4_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_2_V_ce0;
        else 
            conv_2_out_c_4_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_3_V_address0;
        else 
            conv_2_out_c_4_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_3_V_ce0;
        else 
            conv_2_out_c_4_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_4_V_address0;
        else 
            conv_2_out_c_4_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_4_V_ce0;
        else 
            conv_2_out_c_4_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_5_V_address0;
        else 
            conv_2_out_c_4_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_5_V_ce0;
        else 
            conv_2_out_c_4_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_6_V_address0;
        else 
            conv_2_out_c_4_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_6_V_ce0;
        else 
            conv_2_out_c_4_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_7_V_address0;
        else 
            conv_2_out_c_4_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_7_V_ce0;
        else 
            conv_2_out_c_4_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_8_V_address0;
        else 
            conv_2_out_c_4_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_8_V_ce0;
        else 
            conv_2_out_c_4_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_4_9_V_address0;
        else 
            conv_2_out_c_4_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_4_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_4_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_4_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_4_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_4_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_4_9_V_ce0;
        else 
            conv_2_out_c_4_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_4_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_4_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_4_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_4_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_4_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_4) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_4_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_4_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_0_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_0_V_address0;
        else 
            conv_2_out_c_5_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_0_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_0_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_0_V_ce0;
        else 
            conv_2_out_c_5_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_0_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_0_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_0_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_0_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_0_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_1_V_address0;
        else 
            conv_2_out_c_5_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_1_V_ce0;
        else 
            conv_2_out_c_5_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_2_V_address0;
        else 
            conv_2_out_c_5_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_2_V_ce0;
        else 
            conv_2_out_c_5_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_3_V_address0;
        else 
            conv_2_out_c_5_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_3_V_ce0;
        else 
            conv_2_out_c_5_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_4_V_address0;
        else 
            conv_2_out_c_5_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_4_V_ce0;
        else 
            conv_2_out_c_5_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_5_V_address0;
        else 
            conv_2_out_c_5_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_5_V_ce0;
        else 
            conv_2_out_c_5_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_6_V_address0;
        else 
            conv_2_out_c_5_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_6_V_ce0;
        else 
            conv_2_out_c_5_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_7_V_address0;
        else 
            conv_2_out_c_5_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_7_V_ce0;
        else 
            conv_2_out_c_5_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_8_V_address0;
        else 
            conv_2_out_c_5_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_8_V_ce0;
        else 
            conv_2_out_c_5_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_5_9_V_address0;
        else 
            conv_2_out_c_5_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_5_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_5_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_5_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_5_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_5_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_5_9_V_ce0;
        else 
            conv_2_out_c_5_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_5_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_5_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_5_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_5_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_5_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_5) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_5_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_5_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_0_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_0_V_address0;
        else 
            conv_2_out_c_6_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_0_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_0_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_0_V_ce0;
        else 
            conv_2_out_c_6_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_0_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_0_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_0_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_0_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_0_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_1_V_address0;
        else 
            conv_2_out_c_6_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_1_V_ce0;
        else 
            conv_2_out_c_6_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_2_V_address0;
        else 
            conv_2_out_c_6_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_2_V_ce0;
        else 
            conv_2_out_c_6_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_3_V_address0;
        else 
            conv_2_out_c_6_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_3_V_ce0;
        else 
            conv_2_out_c_6_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_4_V_address0;
        else 
            conv_2_out_c_6_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_4_V_ce0;
        else 
            conv_2_out_c_6_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_5_V_address0;
        else 
            conv_2_out_c_6_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_5_V_ce0;
        else 
            conv_2_out_c_6_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_6_V_address0;
        else 
            conv_2_out_c_6_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_6_V_ce0;
        else 
            conv_2_out_c_6_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_7_V_address0;
        else 
            conv_2_out_c_6_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_7_V_ce0;
        else 
            conv_2_out_c_6_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_8_V_address0;
        else 
            conv_2_out_c_6_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_8_V_ce0;
        else 
            conv_2_out_c_6_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_6_9_V_address0;
        else 
            conv_2_out_c_6_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_6_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_6_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_6_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_6_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_6_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_6_9_V_ce0;
        else 
            conv_2_out_c_6_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_6_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_6_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_6_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_6_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_6_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_6) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_6_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_6_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_0_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_0_V_address0;
        else 
            conv_2_out_c_7_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_0_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_0_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_0_V_ce0;
        else 
            conv_2_out_c_7_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_0_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_0_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_0_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_0_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_0_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_1_V_address0;
        else 
            conv_2_out_c_7_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_1_V_ce0;
        else 
            conv_2_out_c_7_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_2_V_address0;
        else 
            conv_2_out_c_7_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_2_V_ce0;
        else 
            conv_2_out_c_7_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_3_V_address0;
        else 
            conv_2_out_c_7_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_3_V_ce0;
        else 
            conv_2_out_c_7_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_4_V_address0;
        else 
            conv_2_out_c_7_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_4_V_ce0;
        else 
            conv_2_out_c_7_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_5_V_address0;
        else 
            conv_2_out_c_7_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_5_V_ce0;
        else 
            conv_2_out_c_7_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_6_V_address0;
        else 
            conv_2_out_c_7_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_6_V_ce0;
        else 
            conv_2_out_c_7_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_7_V_address0;
        else 
            conv_2_out_c_7_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_7_V_ce0;
        else 
            conv_2_out_c_7_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_8_V_address0;
        else 
            conv_2_out_c_7_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_8_V_ce0;
        else 
            conv_2_out_c_7_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_7_9_V_address0;
        else 
            conv_2_out_c_7_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_7_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_7_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_7_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_7_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_7_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_7_9_V_ce0;
        else 
            conv_2_out_c_7_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_7_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_7_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_7_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_7_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_7_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_7) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_7_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_7_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_0_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_0_V_address0;
        else 
            conv_2_out_c_8_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_0_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_0_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_0_V_ce0;
        else 
            conv_2_out_c_8_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_0_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_0_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_0_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_0_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_0_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_1_V_address0;
        else 
            conv_2_out_c_8_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_1_V_ce0;
        else 
            conv_2_out_c_8_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_2_V_address0;
        else 
            conv_2_out_c_8_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_2_V_ce0;
        else 
            conv_2_out_c_8_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_3_V_address0;
        else 
            conv_2_out_c_8_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_3_V_ce0;
        else 
            conv_2_out_c_8_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_4_V_address0;
        else 
            conv_2_out_c_8_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_4_V_ce0;
        else 
            conv_2_out_c_8_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_5_V_address0;
        else 
            conv_2_out_c_8_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_5_V_ce0;
        else 
            conv_2_out_c_8_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_6_V_address0;
        else 
            conv_2_out_c_8_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_6_V_ce0;
        else 
            conv_2_out_c_8_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_7_V_address0;
        else 
            conv_2_out_c_8_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_7_V_ce0;
        else 
            conv_2_out_c_8_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_8_V_address0;
        else 
            conv_2_out_c_8_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_8_V_ce0;
        else 
            conv_2_out_c_8_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_8_9_V_address0;
        else 
            conv_2_out_c_8_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_8_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_8_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_8_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_8_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_8_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_8_9_V_ce0;
        else 
            conv_2_out_c_8_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_8_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_8_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_8_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_8_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_8_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_8) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_8_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_8_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_0_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_0_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_0_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_0_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_0_V_address0;
        else 
            conv_2_out_c_9_0_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_0_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_0_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_0_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_0_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_0_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_0_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_0_V_ce0;
        else 
            conv_2_out_c_9_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_0_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_0_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_0_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_0_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_0_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_0_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_0_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_0_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_0_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_0_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_0_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_1_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_1_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_1_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_1_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_1_V_address0;
        else 
            conv_2_out_c_9_1_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_1_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_1_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_1_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_1_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_1_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_1_V_ce0;
        else 
            conv_2_out_c_9_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_1_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_1_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_1_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_1_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_1_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_1_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_1_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_1_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_1_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_1_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_1_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_1_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_2_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_2_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_2_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_2_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_2_V_address0;
        else 
            conv_2_out_c_9_2_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_2_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_2_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_2_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_2_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_2_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_2_V_ce0;
        else 
            conv_2_out_c_9_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_2_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_2_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_2_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_2_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_2_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_2_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_2_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_2_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_2_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_2_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_2_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_2_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_3_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_3_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_3_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_3_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_3_V_address0;
        else 
            conv_2_out_c_9_3_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_3_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_3_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_3_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_3_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_3_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_3_V_ce0;
        else 
            conv_2_out_c_9_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_3_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_3_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_3_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_3_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_3_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_3_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_3_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_3_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_3_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_3_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_3_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_3_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_4_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_4_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_4_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_4_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_4_V_address0;
        else 
            conv_2_out_c_9_4_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_4_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_4_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_4_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_4_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_4_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_4_V_ce0;
        else 
            conv_2_out_c_9_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_4_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_4_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_4_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_4_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_4_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_4_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_4_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_4_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_4_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_4_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_4_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_4_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_5_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_5_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_5_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_5_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_5_V_address0;
        else 
            conv_2_out_c_9_5_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_5_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_5_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_5_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_5_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_5_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_5_V_ce0;
        else 
            conv_2_out_c_9_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_5_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_5_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_5_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_5_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_5_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_5_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_5_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_5_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_5_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_5_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_5_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_5_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_5_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_6_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_6_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_6_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_6_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_6_V_address0;
        else 
            conv_2_out_c_9_6_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_6_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_6_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_6_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_6_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_6_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_6_V_ce0;
        else 
            conv_2_out_c_9_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_6_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_6_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_6_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_6_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_6_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_6_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_6_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_6_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_6_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_6_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_6_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_6_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_6_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_7_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_7_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_7_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_7_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_7_V_address0;
        else 
            conv_2_out_c_9_7_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_7_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_7_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_7_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_7_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_7_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_7_V_ce0;
        else 
            conv_2_out_c_9_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_7_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_7_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_7_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_7_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_7_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_7_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_7_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_7_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_7_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_7_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_7_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_7_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_7_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_8_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_8_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_8_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_8_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_8_V_address0;
        else 
            conv_2_out_c_9_8_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_8_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_8_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_8_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_8_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_8_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_8_V_ce0;
        else 
            conv_2_out_c_9_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_8_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_8_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_8_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_8_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_8_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_8_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_8_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_8_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_8_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_8_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_8_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_8_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_8_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_9_V_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_9_V_address0, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_9_V_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_9_V_address0 <= grp_max_pool_2_fu_18189_conv_out_9_9_V_address0;
        else 
            conv_2_out_c_9_9_V_address0 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_9_V_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            conv_2_out_c_9_9_V_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            conv_2_out_c_9_9_V_address1 <= "XXXX";
        end if; 
    end process;


    conv_2_out_c_9_9_V_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_conv_out_9_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            conv_2_out_c_9_9_V_ce0 <= grp_max_pool_2_fu_18189_conv_out_9_9_V_ce0;
        else 
            conv_2_out_c_9_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_9_V_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_9_V_ce1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_9_V_d0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_9_V_d0 <= conv_2_out_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_d0 <= conv_2_out_V_q0;
        else 
            conv_2_out_c_9_9_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_9_V_d1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_pp3_stage2, ap_CS_fsm_pp3_stage3, ap_CS_fsm_pp3_stage4, ap_CS_fsm_pp3_stage5, ap_CS_fsm_pp3_stage6, ap_CS_fsm_pp3_stage7, ap_enable_reg_pp3_iter1, conv_2_out_V_q0, conv_2_out_V_q1, ap_block_pp3_stage0, ap_block_pp3_stage1, ap_block_pp3_stage2, ap_block_pp3_stage3, ap_block_pp3_stage4, ap_block_pp3_stage5, ap_block_pp3_stage6, ap_block_pp3_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_9_V_d1 <= conv_2_out_V_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            conv_2_out_c_9_9_V_d1 <= conv_2_out_V_q1;
        else 
            conv_2_out_c_9_9_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_c_9_9_V_we0_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_9_V_we0 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_c_9_9_V_we1_assign_proc : process(icmp_ln65_reg_29778, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, select_ln68_reg_29787, select_ln68_1_reg_29792, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage2, ap_block_pp3_stage2_11001, ap_CS_fsm_pp3_stage3, ap_block_pp3_stage3_11001, ap_CS_fsm_pp3_stage4, ap_block_pp3_stage4_11001, ap_CS_fsm_pp3_stage5, ap_block_pp3_stage5_11001, ap_CS_fsm_pp3_stage6, ap_block_pp3_stage6_11001, ap_CS_fsm_pp3_stage7, ap_block_pp3_stage7_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage7_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage7) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage6_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage6) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage5_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage5) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage4_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage4) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage3_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage3) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage2_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage2) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (icmp_ln65_reg_29778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((select_ln68_1_reg_29792 = ap_const_lv4_9) and (select_ln68_reg_29787 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            conv_2_out_c_9_9_V_we1 <= ap_const_logic_1;
        else 
            conv_2_out_c_9_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    d_fu_20485_p2 <= std_logic_vector(unsigned(ap_phi_mux_d_0_i_phi_fu_17925_p4) + unsigned(ap_const_lv4_1));

    dense_1_out_V_address0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_CS_fsm_state51, grp_dense_1_fu_18155_dense_1_out_V_address0, ap_block_pp5_stage0, ap_CS_fsm_state49, zext_ln14_1_fu_20337_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            dense_1_out_V_address0 <= zext_ln14_1_fu_20337_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            dense_1_out_V_address0 <= ap_const_lv64_0(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            dense_1_out_V_address0 <= grp_dense_1_fu_18155_dense_1_out_V_address0;
        else 
            dense_1_out_V_address0 <= "XXXXXX";
        end if; 
    end process;


    dense_1_out_V_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, ap_CS_fsm_state51, grp_dense_1_fu_18155_dense_1_out_V_ce0, grp_flat_fu_18373_ap_done, ap_CS_fsm_state49)
    begin
        if ((((grp_flat_fu_18373_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state49)) or ((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0)))) then 
            dense_1_out_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            dense_1_out_V_ce0 <= grp_dense_1_fu_18155_dense_1_out_V_ce0;
        else 
            dense_1_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_out_V_d0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_dense_1_out_V_d0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            dense_1_out_V_d0 <= ap_const_lv13_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            dense_1_out_V_d0 <= grp_dense_1_fu_18155_dense_1_out_V_d0;
        else 
            dense_1_out_V_d0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    dense_1_out_V_we0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_dense_1_out_V_we0, grp_flat_fu_18373_ap_done, ap_CS_fsm_state49)
    begin
        if (((grp_flat_fu_18373_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            dense_1_out_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            dense_1_out_V_we0 <= grp_dense_1_fu_18155_dense_1_out_V_we0;
        else 
            dense_1_out_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_2_bias_V_address0 <= zext_ln14_fu_20328_p1(5 - 1 downto 0);

    dense_2_bias_V_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            dense_2_bias_V_ce0 <= ap_const_logic_1;
        else 
            dense_2_bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_out_V_address0_assign_proc : process(ap_CS_fsm_pp5_stage0, zext_ln14_reg_30086, ap_enable_reg_pp5_iter1, ap_CS_fsm_pp6_stage0, ap_enable_reg_pp6_iter0, ap_CS_fsm_state51, ap_block_pp5_stage0, ap_block_pp6_stage0, zext_ln48_1_fu_20522_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            dense_2_out_V_address0 <= zext_ln48_1_fu_20522_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            dense_2_out_V_address0 <= zext_ln14_reg_30086(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            dense_2_out_V_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            dense_2_out_V_address0 <= "XXXXX";
        end if; 
    end process;


    dense_2_out_V_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter1, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0, ap_CS_fsm_state51, grp_dense_1_fu_18155_ap_done)
    begin
        if ((((grp_dense_1_fu_18155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51)) or ((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0)) or ((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0)))) then 
            dense_2_out_V_ce0 <= ap_const_logic_1;
        else 
            dense_2_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_out_V_d0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter1, ap_CS_fsm_state51, ap_block_pp5_stage0, select_ln19_fu_20464_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            dense_2_out_V_d0 <= select_ln19_fu_20464_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            dense_2_out_V_d0 <= ap_const_lv13_0;
        else 
            dense_2_out_V_d0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    dense_2_out_V_we0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, icmp_ln13_1_reg_30106, ap_enable_reg_pp5_iter1, ap_CS_fsm_state51, grp_dense_1_fu_18155_ap_done)
    begin
        if ((((grp_dense_1_fu_18155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51)) or ((icmp_ln13_1_reg_30106 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0)))) then 
            dense_2_out_V_we0 <= ap_const_logic_1;
        else 
            dense_2_out_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_2_weights_V_address0 <= sext_ln1117_fu_20378_p1(11 - 1 downto 0);

    dense_2_weights_V_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            dense_2_weights_V_ce0 <= ap_const_logic_1;
        else 
            dense_2_weights_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_array_V_address0_assign_proc : process(ap_CS_fsm_pp6_stage0, zext_ln48_reg_30139, ap_enable_reg_pp6_iter1, grp_soft_max_fu_18318_dense_array_V_address0, ap_block_pp6_stage0, ap_CS_fsm_state58)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            dense_array_V_address0 <= zext_ln48_reg_30139(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            dense_array_V_address0 <= grp_soft_max_fu_18318_dense_array_V_address0;
        else 
            dense_array_V_address0 <= "XXXX";
        end if; 
    end process;


    dense_array_V_ce0_assign_proc : process(ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter1, grp_soft_max_fu_18318_dense_array_V_ce0, ap_CS_fsm_state58)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            dense_array_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            dense_array_V_ce0 <= grp_soft_max_fu_18318_dense_array_V_ce0;
        else 
            dense_array_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_array_V_ce1_assign_proc : process(grp_soft_max_fu_18318_dense_array_V_ce1, ap_CS_fsm_state58)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            dense_array_V_ce1 <= grp_soft_max_fu_18318_dense_array_V_ce1;
        else 
            dense_array_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    dense_array_V_d0 <= std_logic_vector(signed(sext_ln1265_3_fu_20612_p1) + signed(w_sum_V_fu_20603_p4));

    dense_array_V_we0_assign_proc : process(ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, icmp_ln46_1_reg_30159, ap_enable_reg_pp6_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (icmp_ln46_1_reg_30159 = ap_const_lv1_1) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            dense_array_V_we0 <= ap_const_logic_1;
        else 
            dense_array_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_array_V_we1_assign_proc : process(grp_soft_max_fu_18318_dense_array_V_we1, ap_CS_fsm_state58)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            dense_array_V_we1 <= grp_soft_max_fu_18318_dense_array_V_we1;
        else 
            dense_array_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dense_out_bias_V_address0 <= zext_ln48_fu_20513_p1(4 - 1 downto 0);

    dense_out_bias_V_ce0_assign_proc : process(ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            dense_out_bias_V_ce0 <= ap_const_logic_1;
        else 
            dense_out_bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_out_weights_V_address0 <= zext_ln1116_29_fu_20563_p1(9 - 1 downto 0);

    dense_out_weights_V_ce0_assign_proc : process(ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            dense_out_weights_V_ce0 <= ap_const_logic_1;
        else 
            dense_out_weights_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_tmp_V_fu_18593_p4 <= ireg_V_fu_18577_p1(62 downto 52);
    f_fu_20568_p2 <= std_logic_vector(unsigned(select_ln48_fu_20497_p3) + unsigned(ap_const_lv5_1));

    flat_array_0_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_0_V_address0, grp_flat_fu_18373_flat_array_0_V_address0, ap_CS_fsm_state49, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            flat_array_0_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_0_V_address0 <= grp_flat_fu_18373_flat_array_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_0_V_address0 <= grp_dense_1_fu_18155_flat_array_0_V_address0;
        else 
            flat_array_0_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_0_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_0_V_ce0, grp_flat_fu_18373_flat_array_0_V_ce0, ap_CS_fsm_state49, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            flat_array_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_0_V_ce0 <= grp_flat_fu_18373_flat_array_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_0_V_ce0 <= grp_dense_1_fu_18155_flat_array_0_V_ce0;
        else 
            flat_array_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_0_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_0_V_ce1 <= grp_dense_1_fu_18155_flat_array_0_V_ce1;
        else 
            flat_array_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_0_V_d0_assign_proc : process(grp_flat_fu_18373_flat_array_0_V_d0, ap_CS_fsm_state49, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            flat_array_0_V_d0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_0_V_d0 <= grp_flat_fu_18373_flat_array_0_V_d0;
        else 
            flat_array_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    flat_array_0_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_0_V_we0, ap_CS_fsm_state49, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            flat_array_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_0_V_we0 <= grp_flat_fu_18373_flat_array_0_V_we0;
        else 
            flat_array_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_10_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_10_V_address0, grp_flat_fu_18373_flat_array_10_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_10_V_address0 <= grp_flat_fu_18373_flat_array_10_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_10_V_address0 <= grp_dense_1_fu_18155_flat_array_10_V_address0;
        else 
            flat_array_10_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_10_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_10_V_ce0, grp_flat_fu_18373_flat_array_10_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_10_V_ce0 <= grp_flat_fu_18373_flat_array_10_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_10_V_ce0 <= grp_dense_1_fu_18155_flat_array_10_V_ce0;
        else 
            flat_array_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_10_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_10_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_10_V_ce1 <= grp_dense_1_fu_18155_flat_array_10_V_ce1;
        else 
            flat_array_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_10_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_10_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_10_V_we0 <= grp_flat_fu_18373_flat_array_10_V_we0;
        else 
            flat_array_10_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_11_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_11_V_address0, grp_flat_fu_18373_flat_array_11_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_11_V_address0 <= grp_flat_fu_18373_flat_array_11_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_11_V_address0 <= grp_dense_1_fu_18155_flat_array_11_V_address0;
        else 
            flat_array_11_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_11_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_11_V_ce0, grp_flat_fu_18373_flat_array_11_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_11_V_ce0 <= grp_flat_fu_18373_flat_array_11_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_11_V_ce0 <= grp_dense_1_fu_18155_flat_array_11_V_ce0;
        else 
            flat_array_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_11_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_11_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_11_V_ce1 <= grp_dense_1_fu_18155_flat_array_11_V_ce1;
        else 
            flat_array_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_11_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_11_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_11_V_we0 <= grp_flat_fu_18373_flat_array_11_V_we0;
        else 
            flat_array_11_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_12_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_12_V_address0, grp_flat_fu_18373_flat_array_12_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_12_V_address0 <= grp_flat_fu_18373_flat_array_12_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_12_V_address0 <= grp_dense_1_fu_18155_flat_array_12_V_address0;
        else 
            flat_array_12_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_12_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_12_V_ce0, grp_flat_fu_18373_flat_array_12_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_12_V_ce0 <= grp_flat_fu_18373_flat_array_12_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_12_V_ce0 <= grp_dense_1_fu_18155_flat_array_12_V_ce0;
        else 
            flat_array_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_12_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_12_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_12_V_ce1 <= grp_dense_1_fu_18155_flat_array_12_V_ce1;
        else 
            flat_array_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_12_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_12_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_12_V_we0 <= grp_flat_fu_18373_flat_array_12_V_we0;
        else 
            flat_array_12_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_13_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_13_V_address0, grp_flat_fu_18373_flat_array_13_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_13_V_address0 <= grp_flat_fu_18373_flat_array_13_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_13_V_address0 <= grp_dense_1_fu_18155_flat_array_13_V_address0;
        else 
            flat_array_13_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_13_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_13_V_ce0, grp_flat_fu_18373_flat_array_13_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_13_V_ce0 <= grp_flat_fu_18373_flat_array_13_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_13_V_ce0 <= grp_dense_1_fu_18155_flat_array_13_V_ce0;
        else 
            flat_array_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_13_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_13_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_13_V_ce1 <= grp_dense_1_fu_18155_flat_array_13_V_ce1;
        else 
            flat_array_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_13_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_13_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_13_V_we0 <= grp_flat_fu_18373_flat_array_13_V_we0;
        else 
            flat_array_13_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_14_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_14_V_address0, grp_flat_fu_18373_flat_array_14_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_14_V_address0 <= grp_flat_fu_18373_flat_array_14_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_14_V_address0 <= grp_dense_1_fu_18155_flat_array_14_V_address0;
        else 
            flat_array_14_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_14_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_14_V_ce0, grp_flat_fu_18373_flat_array_14_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_14_V_ce0 <= grp_flat_fu_18373_flat_array_14_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_14_V_ce0 <= grp_dense_1_fu_18155_flat_array_14_V_ce0;
        else 
            flat_array_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_14_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_14_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_14_V_ce1 <= grp_dense_1_fu_18155_flat_array_14_V_ce1;
        else 
            flat_array_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_14_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_14_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_14_V_we0 <= grp_flat_fu_18373_flat_array_14_V_we0;
        else 
            flat_array_14_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_15_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_15_V_address0, grp_flat_fu_18373_flat_array_15_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_15_V_address0 <= grp_flat_fu_18373_flat_array_15_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_15_V_address0 <= grp_dense_1_fu_18155_flat_array_15_V_address0;
        else 
            flat_array_15_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_15_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_15_V_ce0, grp_flat_fu_18373_flat_array_15_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_15_V_ce0 <= grp_flat_fu_18373_flat_array_15_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_15_V_ce0 <= grp_dense_1_fu_18155_flat_array_15_V_ce0;
        else 
            flat_array_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_15_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_15_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_15_V_ce1 <= grp_dense_1_fu_18155_flat_array_15_V_ce1;
        else 
            flat_array_15_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_15_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_15_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_15_V_we0 <= grp_flat_fu_18373_flat_array_15_V_we0;
        else 
            flat_array_15_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_16_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_16_V_address0, grp_flat_fu_18373_flat_array_16_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_16_V_address0 <= grp_flat_fu_18373_flat_array_16_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_16_V_address0 <= grp_dense_1_fu_18155_flat_array_16_V_address0;
        else 
            flat_array_16_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_16_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_16_V_ce0, grp_flat_fu_18373_flat_array_16_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_16_V_ce0 <= grp_flat_fu_18373_flat_array_16_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_16_V_ce0 <= grp_dense_1_fu_18155_flat_array_16_V_ce0;
        else 
            flat_array_16_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_16_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_16_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_16_V_ce1 <= grp_dense_1_fu_18155_flat_array_16_V_ce1;
        else 
            flat_array_16_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_16_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_16_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_16_V_we0 <= grp_flat_fu_18373_flat_array_16_V_we0;
        else 
            flat_array_16_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_17_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_17_V_address0, grp_flat_fu_18373_flat_array_17_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_17_V_address0 <= grp_flat_fu_18373_flat_array_17_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_17_V_address0 <= grp_dense_1_fu_18155_flat_array_17_V_address0;
        else 
            flat_array_17_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_17_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_17_V_ce0, grp_flat_fu_18373_flat_array_17_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_17_V_ce0 <= grp_flat_fu_18373_flat_array_17_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_17_V_ce0 <= grp_dense_1_fu_18155_flat_array_17_V_ce0;
        else 
            flat_array_17_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_17_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_17_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_17_V_ce1 <= grp_dense_1_fu_18155_flat_array_17_V_ce1;
        else 
            flat_array_17_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_17_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_17_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_17_V_we0 <= grp_flat_fu_18373_flat_array_17_V_we0;
        else 
            flat_array_17_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_18_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_18_V_address0, grp_flat_fu_18373_flat_array_18_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_18_V_address0 <= grp_flat_fu_18373_flat_array_18_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_18_V_address0 <= grp_dense_1_fu_18155_flat_array_18_V_address0;
        else 
            flat_array_18_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_18_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_18_V_ce0, grp_flat_fu_18373_flat_array_18_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_18_V_ce0 <= grp_flat_fu_18373_flat_array_18_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_18_V_ce0 <= grp_dense_1_fu_18155_flat_array_18_V_ce0;
        else 
            flat_array_18_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_18_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_18_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_18_V_ce1 <= grp_dense_1_fu_18155_flat_array_18_V_ce1;
        else 
            flat_array_18_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_18_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_18_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_18_V_we0 <= grp_flat_fu_18373_flat_array_18_V_we0;
        else 
            flat_array_18_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_19_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_19_V_address0, grp_flat_fu_18373_flat_array_19_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_19_V_address0 <= grp_flat_fu_18373_flat_array_19_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_19_V_address0 <= grp_dense_1_fu_18155_flat_array_19_V_address0;
        else 
            flat_array_19_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_19_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_19_V_ce0, grp_flat_fu_18373_flat_array_19_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_19_V_ce0 <= grp_flat_fu_18373_flat_array_19_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_19_V_ce0 <= grp_dense_1_fu_18155_flat_array_19_V_ce0;
        else 
            flat_array_19_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_19_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_19_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_19_V_ce1 <= grp_dense_1_fu_18155_flat_array_19_V_ce1;
        else 
            flat_array_19_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_19_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_19_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_19_V_we0 <= grp_flat_fu_18373_flat_array_19_V_we0;
        else 
            flat_array_19_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_1_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_1_V_address0, grp_flat_fu_18373_flat_array_1_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_1_V_address0 <= grp_flat_fu_18373_flat_array_1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_1_V_address0 <= grp_dense_1_fu_18155_flat_array_1_V_address0;
        else 
            flat_array_1_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_1_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_1_V_ce0, grp_flat_fu_18373_flat_array_1_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_1_V_ce0 <= grp_flat_fu_18373_flat_array_1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_1_V_ce0 <= grp_dense_1_fu_18155_flat_array_1_V_ce0;
        else 
            flat_array_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_1_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_1_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_1_V_ce1 <= grp_dense_1_fu_18155_flat_array_1_V_ce1;
        else 
            flat_array_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_1_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_1_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_1_V_we0 <= grp_flat_fu_18373_flat_array_1_V_we0;
        else 
            flat_array_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_20_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_20_V_address0, grp_flat_fu_18373_flat_array_20_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_20_V_address0 <= grp_flat_fu_18373_flat_array_20_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_20_V_address0 <= grp_dense_1_fu_18155_flat_array_20_V_address0;
        else 
            flat_array_20_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_20_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_20_V_ce0, grp_flat_fu_18373_flat_array_20_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_20_V_ce0 <= grp_flat_fu_18373_flat_array_20_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_20_V_ce0 <= grp_dense_1_fu_18155_flat_array_20_V_ce0;
        else 
            flat_array_20_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_20_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_20_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_20_V_ce1 <= grp_dense_1_fu_18155_flat_array_20_V_ce1;
        else 
            flat_array_20_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_20_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_20_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_20_V_we0 <= grp_flat_fu_18373_flat_array_20_V_we0;
        else 
            flat_array_20_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_21_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_21_V_address0, grp_flat_fu_18373_flat_array_21_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_21_V_address0 <= grp_flat_fu_18373_flat_array_21_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_21_V_address0 <= grp_dense_1_fu_18155_flat_array_21_V_address0;
        else 
            flat_array_21_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_21_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_21_V_ce0, grp_flat_fu_18373_flat_array_21_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_21_V_ce0 <= grp_flat_fu_18373_flat_array_21_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_21_V_ce0 <= grp_dense_1_fu_18155_flat_array_21_V_ce0;
        else 
            flat_array_21_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_21_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_21_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_21_V_ce1 <= grp_dense_1_fu_18155_flat_array_21_V_ce1;
        else 
            flat_array_21_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_21_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_21_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_21_V_we0 <= grp_flat_fu_18373_flat_array_21_V_we0;
        else 
            flat_array_21_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_22_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_22_V_address0, grp_flat_fu_18373_flat_array_22_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_22_V_address0 <= grp_flat_fu_18373_flat_array_22_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_22_V_address0 <= grp_dense_1_fu_18155_flat_array_22_V_address0;
        else 
            flat_array_22_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_22_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_22_V_ce0, grp_flat_fu_18373_flat_array_22_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_22_V_ce0 <= grp_flat_fu_18373_flat_array_22_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_22_V_ce0 <= grp_dense_1_fu_18155_flat_array_22_V_ce0;
        else 
            flat_array_22_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_22_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_22_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_22_V_ce1 <= grp_dense_1_fu_18155_flat_array_22_V_ce1;
        else 
            flat_array_22_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_22_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_22_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_22_V_we0 <= grp_flat_fu_18373_flat_array_22_V_we0;
        else 
            flat_array_22_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_23_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_23_V_address0, grp_flat_fu_18373_flat_array_23_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_23_V_address0 <= grp_flat_fu_18373_flat_array_23_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_23_V_address0 <= grp_dense_1_fu_18155_flat_array_23_V_address0;
        else 
            flat_array_23_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_23_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_23_V_ce0, grp_flat_fu_18373_flat_array_23_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_23_V_ce0 <= grp_flat_fu_18373_flat_array_23_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_23_V_ce0 <= grp_dense_1_fu_18155_flat_array_23_V_ce0;
        else 
            flat_array_23_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_23_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_23_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_23_V_ce1 <= grp_dense_1_fu_18155_flat_array_23_V_ce1;
        else 
            flat_array_23_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_23_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_23_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_23_V_we0 <= grp_flat_fu_18373_flat_array_23_V_we0;
        else 
            flat_array_23_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_24_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_24_V_address0, grp_flat_fu_18373_flat_array_24_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_24_V_address0 <= grp_flat_fu_18373_flat_array_24_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_24_V_address0 <= grp_dense_1_fu_18155_flat_array_24_V_address0;
        else 
            flat_array_24_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_24_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_24_V_ce0, grp_flat_fu_18373_flat_array_24_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_24_V_ce0 <= grp_flat_fu_18373_flat_array_24_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_24_V_ce0 <= grp_dense_1_fu_18155_flat_array_24_V_ce0;
        else 
            flat_array_24_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_24_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_24_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_24_V_ce1 <= grp_dense_1_fu_18155_flat_array_24_V_ce1;
        else 
            flat_array_24_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_24_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_24_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_24_V_we0 <= grp_flat_fu_18373_flat_array_24_V_we0;
        else 
            flat_array_24_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_2_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_2_V_address0, grp_flat_fu_18373_flat_array_2_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_2_V_address0 <= grp_flat_fu_18373_flat_array_2_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_2_V_address0 <= grp_dense_1_fu_18155_flat_array_2_V_address0;
        else 
            flat_array_2_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_2_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_2_V_ce0, grp_flat_fu_18373_flat_array_2_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_2_V_ce0 <= grp_flat_fu_18373_flat_array_2_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_2_V_ce0 <= grp_dense_1_fu_18155_flat_array_2_V_ce0;
        else 
            flat_array_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_2_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_2_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_2_V_ce1 <= grp_dense_1_fu_18155_flat_array_2_V_ce1;
        else 
            flat_array_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_2_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_2_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_2_V_we0 <= grp_flat_fu_18373_flat_array_2_V_we0;
        else 
            flat_array_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_3_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_3_V_address0, grp_flat_fu_18373_flat_array_3_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_3_V_address0 <= grp_flat_fu_18373_flat_array_3_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_3_V_address0 <= grp_dense_1_fu_18155_flat_array_3_V_address0;
        else 
            flat_array_3_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_3_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_3_V_ce0, grp_flat_fu_18373_flat_array_3_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_3_V_ce0 <= grp_flat_fu_18373_flat_array_3_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_3_V_ce0 <= grp_dense_1_fu_18155_flat_array_3_V_ce0;
        else 
            flat_array_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_3_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_3_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_3_V_ce1 <= grp_dense_1_fu_18155_flat_array_3_V_ce1;
        else 
            flat_array_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_3_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_3_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_3_V_we0 <= grp_flat_fu_18373_flat_array_3_V_we0;
        else 
            flat_array_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_4_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_4_V_address0, grp_flat_fu_18373_flat_array_4_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_4_V_address0 <= grp_flat_fu_18373_flat_array_4_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_4_V_address0 <= grp_dense_1_fu_18155_flat_array_4_V_address0;
        else 
            flat_array_4_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_4_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_4_V_ce0, grp_flat_fu_18373_flat_array_4_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_4_V_ce0 <= grp_flat_fu_18373_flat_array_4_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_4_V_ce0 <= grp_dense_1_fu_18155_flat_array_4_V_ce0;
        else 
            flat_array_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_4_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_4_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_4_V_ce1 <= grp_dense_1_fu_18155_flat_array_4_V_ce1;
        else 
            flat_array_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_4_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_4_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_4_V_we0 <= grp_flat_fu_18373_flat_array_4_V_we0;
        else 
            flat_array_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_5_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_5_V_address0, grp_flat_fu_18373_flat_array_5_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_5_V_address0 <= grp_flat_fu_18373_flat_array_5_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_5_V_address0 <= grp_dense_1_fu_18155_flat_array_5_V_address0;
        else 
            flat_array_5_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_5_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_5_V_ce0, grp_flat_fu_18373_flat_array_5_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_5_V_ce0 <= grp_flat_fu_18373_flat_array_5_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_5_V_ce0 <= grp_dense_1_fu_18155_flat_array_5_V_ce0;
        else 
            flat_array_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_5_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_5_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_5_V_ce1 <= grp_dense_1_fu_18155_flat_array_5_V_ce1;
        else 
            flat_array_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_5_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_5_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_5_V_we0 <= grp_flat_fu_18373_flat_array_5_V_we0;
        else 
            flat_array_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_6_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_6_V_address0, grp_flat_fu_18373_flat_array_6_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_6_V_address0 <= grp_flat_fu_18373_flat_array_6_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_6_V_address0 <= grp_dense_1_fu_18155_flat_array_6_V_address0;
        else 
            flat_array_6_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_6_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_6_V_ce0, grp_flat_fu_18373_flat_array_6_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_6_V_ce0 <= grp_flat_fu_18373_flat_array_6_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_6_V_ce0 <= grp_dense_1_fu_18155_flat_array_6_V_ce0;
        else 
            flat_array_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_6_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_6_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_6_V_ce1 <= grp_dense_1_fu_18155_flat_array_6_V_ce1;
        else 
            flat_array_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_6_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_6_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_6_V_we0 <= grp_flat_fu_18373_flat_array_6_V_we0;
        else 
            flat_array_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_7_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_7_V_address0, grp_flat_fu_18373_flat_array_7_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_7_V_address0 <= grp_flat_fu_18373_flat_array_7_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_7_V_address0 <= grp_dense_1_fu_18155_flat_array_7_V_address0;
        else 
            flat_array_7_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_7_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_7_V_ce0, grp_flat_fu_18373_flat_array_7_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_7_V_ce0 <= grp_flat_fu_18373_flat_array_7_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_7_V_ce0 <= grp_dense_1_fu_18155_flat_array_7_V_ce0;
        else 
            flat_array_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_7_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_7_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_7_V_ce1 <= grp_dense_1_fu_18155_flat_array_7_V_ce1;
        else 
            flat_array_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_7_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_7_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_7_V_we0 <= grp_flat_fu_18373_flat_array_7_V_we0;
        else 
            flat_array_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_8_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_8_V_address0, grp_flat_fu_18373_flat_array_8_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_8_V_address0 <= grp_flat_fu_18373_flat_array_8_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_8_V_address0 <= grp_dense_1_fu_18155_flat_array_8_V_address0;
        else 
            flat_array_8_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_8_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_8_V_ce0, grp_flat_fu_18373_flat_array_8_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_8_V_ce0 <= grp_flat_fu_18373_flat_array_8_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_8_V_ce0 <= grp_dense_1_fu_18155_flat_array_8_V_ce0;
        else 
            flat_array_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_8_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_8_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_8_V_ce1 <= grp_dense_1_fu_18155_flat_array_8_V_ce1;
        else 
            flat_array_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_8_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_8_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_8_V_we0 <= grp_flat_fu_18373_flat_array_8_V_we0;
        else 
            flat_array_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_9_V_address0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_9_V_address0, grp_flat_fu_18373_flat_array_9_V_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_9_V_address0 <= grp_flat_fu_18373_flat_array_9_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_9_V_address0 <= grp_dense_1_fu_18155_flat_array_9_V_address0;
        else 
            flat_array_9_V_address0 <= "XXXX";
        end if; 
    end process;


    flat_array_9_V_ce0_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_9_V_ce0, grp_flat_fu_18373_flat_array_9_V_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_9_V_ce0 <= grp_flat_fu_18373_flat_array_9_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_9_V_ce0 <= grp_dense_1_fu_18155_flat_array_9_V_ce0;
        else 
            flat_array_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_9_V_ce1_assign_proc : process(ap_CS_fsm_state51, grp_dense_1_fu_18155_flat_array_9_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            flat_array_9_V_ce1 <= grp_dense_1_fu_18155_flat_array_9_V_ce1;
        else 
            flat_array_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_9_V_we0_assign_proc : process(grp_flat_fu_18373_flat_array_9_V_we0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            flat_array_9_V_we0 <= grp_flat_fu_18373_flat_array_9_V_we0;
        else 
            flat_array_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_conv_1_fu_18135_ap_start <= grp_conv_1_fu_18135_ap_start_reg;
    grp_conv_2_fu_17966_ap_start <= grp_conv_2_fu_17966_ap_start_reg;
    grp_dense_1_fu_18155_ap_start <= grp_dense_1_fu_18155_ap_start_reg;
    grp_flat_fu_18373_ap_start <= grp_flat_fu_18373_ap_start_reg;

    grp_fu_18407_p14_assign_proc : process(ap_CS_fsm_pp2_stage0, select_ln54_reg_21285_pp2_iter1_reg, select_ln54_reg_21285_pp2_iter2_reg, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage2)
    begin
        if ((ap_enable_reg_pp2_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
                grp_fu_18407_p14 <= select_ln54_reg_21285_pp2_iter2_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                grp_fu_18407_p14 <= select_ln54_reg_21285_pp2_iter1_reg;
            else 
                grp_fu_18407_p14 <= "XXXX";
            end if;
        else 
            grp_fu_18407_p14 <= "XXXX";
        end if; 
    end process;


    grp_fu_18447_p14_assign_proc : process(ap_CS_fsm_pp2_stage0, select_ln54_reg_21285_pp2_iter1_reg, select_ln54_reg_21285_pp2_iter2_reg, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage2)
    begin
        if ((ap_enable_reg_pp2_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
                grp_fu_18447_p14 <= select_ln54_reg_21285_pp2_iter2_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                grp_fu_18447_p14 <= select_ln54_reg_21285_pp2_iter1_reg;
            else 
                grp_fu_18447_p14 <= "XXXX";
            end if;
        else 
            grp_fu_18447_p14 <= "XXXX";
        end if; 
    end process;

    grp_fu_18541_p0 <= 
        i_fu_18499_p2 when (icmp_ln25_fu_18511_p2(0) = '1') else 
        ap_phi_mux_i_0_phi_fu_17682_p4;
    grp_fu_18541_p1 <= ap_const_lv5_3(3 - 1 downto 0);
    grp_fu_18555_p1 <= ap_const_lv5_3(3 - 1 downto 0);
    grp_fu_19381_p0 <= 
        i_2_fu_19323_p2 when (icmp_ln52_fu_19329_p2(0) = '1') else 
        ap_phi_mux_i26_0_phi_fu_17759_p4;
    grp_fu_19381_p1 <= ap_const_lv4_3(3 - 1 downto 0);
    grp_fu_19395_p1 <= ap_const_lv4_3(3 - 1 downto 0);
    grp_fu_20931_p0 <= grp_fu_20931_p00(5 - 1 downto 0);
    grp_fu_20931_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_1_fu_18991_p3),10));
    grp_fu_20931_p1 <= ap_const_lv10_1A(6 - 1 downto 0);
    grp_fu_20931_p2 <= grp_fu_20931_p20(5 - 1 downto 0);
    grp_fu_20931_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_fu_18983_p3),10));
    grp_fu_20940_p0 <= grp_fu_20940_p00(4 - 1 downto 0);
    grp_fu_20940_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_1_fu_19764_p3),8));
    grp_fu_20940_p1 <= ap_const_lv8_B(5 - 1 downto 0);
    grp_fu_20940_p2 <= grp_fu_20940_p20(4 - 1 downto 0);
    grp_fu_20940_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_fu_19756_p3),8));
    grp_fu_20949_p1 <= grp_fu_20949_p10(13 - 1 downto 0);
    grp_fu_20949_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dense_1_out_V_q0),22));
    grp_fu_20949_p2 <= (select_ln14_2_fu_20403_p3 & ap_const_lv8_0);
    grp_fu_20959_p0 <= grp_fu_20959_p00(13 - 1 downto 0);
    grp_fu_20959_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dense_2_out_V_q0),22));
    grp_fu_20959_p2 <= (select_ln48_2_fu_20588_p3 & ap_const_lv8_0);
    grp_max_pool_1_fu_18330_ap_start <= grp_max_pool_1_fu_18330_ap_start_reg;
    grp_max_pool_2_fu_18189_ap_start <= grp_max_pool_2_fu_18189_ap_start_reg;
    grp_soft_max_fu_18318_ap_start <= grp_soft_max_fu_18318_ap_start_reg;
    i_1_fu_18971_p2 <= std_logic_vector(unsigned(ap_phi_mux_i14_0_phi_fu_17726_p4) + unsigned(ap_const_lv5_1));
    i_2_fu_19323_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(ap_phi_mux_i26_0_phi_fu_17759_p4));
    i_3_fu_19744_p2 <= std_logic_vector(unsigned(ap_phi_mux_i39_0_phi_fu_17792_p4) + unsigned(ap_const_lv4_1));
    i_5_fu_19992_p2 <= std_logic_vector(unsigned(ap_phi_mux_i52_0_phi_fu_17825_p4) + unsigned(ap_const_lv3_1));
    i_6_fu_20300_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_0_i_phi_fu_17880_p4) + unsigned(ap_const_lv5_1));
    i_7_fu_20629_p2 <= std_logic_vector(unsigned(i55_0_reg_17955) + unsigned(ap_const_lv4_1));
    i_fu_18499_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_i_0_phi_fu_17682_p4));
    icmp_ln119_fu_20623_p2 <= "1" when (i55_0_reg_17955 = ap_const_lv4_A) else "0";
    icmp_ln13_1_fu_20389_p2 <= "1" when (j_3_fu_20383_p2 = ap_const_lv6_32) else "0";
    icmp_ln13_fu_20306_p2 <= "1" when (ap_phi_mux_j_0_i_phi_fu_17903_p4 = ap_const_lv6_32) else "0";
    icmp_ln23_fu_18487_p2 <= "1" when (indvar_flatten_reg_17656 = ap_const_lv10_310) else "0";
    icmp_ln25_fu_18511_p2 <= "1" when (j_0_reg_17700 = ap_const_lv5_1C) else "0";
    icmp_ln37_fu_18959_p2 <= "1" when (ap_phi_mux_indvar_flatten163_phi_fu_17715_p4 = ap_const_lv10_2A4) else "0";
    icmp_ln38_fu_18977_p2 <= "1" when (ap_phi_mux_j15_0_phi_fu_17737_p4 = ap_const_lv5_1A) else "0";
    icmp_ln41_fu_20473_p2 <= "1" when (indvar_flatten323_reg_17910 = ap_const_lv9_12C) else "0";
    icmp_ln46_1_fu_20574_p2 <= "1" when (f_fu_20568_p2 = ap_const_lv5_1E) else "0";
    icmp_ln46_fu_20491_p2 <= "1" when (ap_phi_mux_f_0_i_phi_fu_17948_p4 = ap_const_lv5_1E) else "0";
    icmp_ln51_fu_19311_p2 <= "1" when (ap_phi_mux_indvar_flatten253_phi_fu_17748_p4 = ap_const_lv8_A9) else "0";
    icmp_ln52_fu_19329_p2 <= "1" when (ap_phi_mux_j27_0_phi_fu_17770_p4 = ap_const_lv4_D) else "0";
    icmp_ln571_fu_18637_p2 <= "1" when (trunc_ln556_fu_18581_p1 = ap_const_lv63_0) else "0";
    icmp_ln581_fu_18649_p2 <= "1" when (signed(F2_fu_18643_p2) > signed(ap_const_lv12_8)) else "0";
    icmp_ln582_fu_18675_p2 <= "1" when (F2_fu_18643_p2 = ap_const_lv12_8) else "0";
    icmp_ln585_fu_18685_p2 <= "1" when (unsigned(sh_amt_fu_18667_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln603_fu_18691_p2 <= "1" when (unsigned(sh_amt_fu_18667_p3) < unsigned(ap_const_lv12_E)) else "0";
    icmp_ln65_fu_19732_p2 <= "1" when (ap_phi_mux_indvar_flatten265_phi_fu_17781_p4 = ap_const_lv7_79) else "0";
    icmp_ln66_fu_19750_p2 <= "1" when (ap_phi_mux_j40_0_phi_fu_17803_p4 = ap_const_lv4_B) else "0";
    icmp_ln79_fu_19980_p2 <= "1" when (indvar_flatten299_reg_17810 = ap_const_lv9_190) else "0";
    icmp_ln80_fu_19998_p2 <= "1" when (indvar_flatten277_reg_17832 = ap_const_lv8_50) else "0";
    icmp_ln81_fu_20064_p2 <= "1" when (k54_0_reg_17854 = ap_const_lv5_10) else "0";
    icmp_ln935_fu_20640_p2 <= "1" when (prediction_V_q0 = ap_const_lv14_0) else "0";
    icmp_ln947_1_fu_20752_p2 <= "0" when (p_Result_s_fu_20746_p2 = ap_const_lv14_0) else "1";
    icmp_ln947_fu_20720_p2 <= "1" when (signed(tmp_168_fu_20710_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln958_fu_20812_p2 <= "1" when (signed(lsb_index_fu_20704_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln9_fu_20288_p2 <= "1" when (indvar_flatten311_reg_17865 = ap_const_lv11_5DC) else "0";
    ireg_V_fu_18577_p1 <= grp_fu_18403_p1;
    j_1_fu_18567_p2 <= std_logic_vector(unsigned(select_ln28_1_fu_18525_p3) + unsigned(ap_const_lv5_1));
    j_2_fu_20076_p2 <= std_logic_vector(unsigned(select_ln82_fu_20004_p3) + unsigned(ap_const_lv3_1));
    j_3_fu_20383_p2 <= std_logic_vector(unsigned(select_ln14_fu_20312_p3) + unsigned(ap_const_lv6_1));
    j_4_fu_19400_p2 <= std_logic_vector(unsigned(select_ln54_reg_21285) + unsigned(ap_const_lv4_1));
    j_5_fu_19943_p2 <= std_logic_vector(unsigned(select_ln68_reg_29787) + unsigned(ap_const_lv4_1));
    j_fu_19206_p2 <= std_logic_vector(unsigned(select_ln40_reg_21101) + unsigned(ap_const_lv5_1));
    k_fu_20161_p2 <= std_logic_vector(unsigned(select_ln82_4_fu_20088_p3) + unsigned(ap_const_lv5_1));
    
    l_fu_20686_p3_proc : process(p_Result_32_fu_20678_p3)
    begin
        l_fu_20686_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_32_fu_20678_p3(i) = '1' then
                l_fu_20686_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    lsb_index_fu_20704_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFE8) + signed(sub_ln944_fu_20694_p2));
    lshr_ln947_fu_20740_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv14_3FFF),to_integer(unsigned('0' & zext_ln947_fu_20736_p1(14-1 downto 0)))));
    lshr_ln958_fu_20830_p2 <= std_logic_vector(shift_right(unsigned(m_fu_20822_p1),to_integer(unsigned('0' & add_ln958_fu_20825_p2(31-1 downto 0)))));
    m_11_fu_20869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_s_fu_20859_p4),32));
    m_7_fu_20847_p3 <= 
        lshr_ln958_fu_20830_p2 when (icmp_ln958_reg_30217(0) = '1') else 
        shl_ln958_fu_20841_p2;
    m_8_fu_20854_p2 <= std_logic_vector(unsigned(m_7_fu_20847_p3) + unsigned(or_ln_reg_30212));
    m_fu_20822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_9_reg_30201),32));
    m_s_fu_20859_p4 <= m_8_fu_20854_p2(31 downto 1);
    man_V_1_fu_18623_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_30_fu_18619_p1));
    man_V_2_fu_18629_p3 <= 
        man_V_1_fu_18623_p2 when (p_Result_29_fu_18585_p3(0) = '1') else 
        p_Result_30_fu_18619_p1;

    max_pool_1_out_0_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_0_V_address0, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, sext_ln54_fu_19468_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1, ap_CS_fsm_state18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_0_V_address0 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_0_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_0_V_address0 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            max_pool_1_out_0_V_address0 <= ap_const_lv64_0(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_0_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_0_V_address0;
        else 
            max_pool_1_out_0_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_0_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, zext_ln54_1_fu_19489_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_0_V_address1 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_0_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_0_V_address1 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_0_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_0_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_0_V_ce0, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_0_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_0_V_ce0;
        else 
            max_pool_1_out_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_0_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_0_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_0_V_d0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_0_V_d0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            max_pool_1_out_0_V_d0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_0_V_d0 <= grp_max_pool_1_fu_18330_max_pool_out_0_V_d0;
        else 
            max_pool_1_out_0_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    max_pool_1_out_0_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_0_V_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            max_pool_1_out_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_0_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_0_V_we0;
        else 
            max_pool_1_out_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_10_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_10_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_10_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_10_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_10_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_10_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_10_V_address0;
        else 
            max_pool_1_out_10_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_10_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_10_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_10_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_10_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_10_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_10_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_10_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_10_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_10_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_10_V_ce0;
        else 
            max_pool_1_out_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_10_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_10_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_10_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_10_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_10_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_10_V_we0;
        else 
            max_pool_1_out_10_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_11_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_11_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_11_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_11_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_11_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_11_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_11_V_address0;
        else 
            max_pool_1_out_11_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_11_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_11_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_11_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_11_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_11_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_11_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_11_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_11_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_11_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_11_V_ce0;
        else 
            max_pool_1_out_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_11_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_11_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_11_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_11_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_11_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_11_V_we0;
        else 
            max_pool_1_out_11_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_12_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_12_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_12_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_12_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_12_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_12_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_12_V_address0;
        else 
            max_pool_1_out_12_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_12_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_12_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_12_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_12_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_12_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_12_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_12_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_12_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_12_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_12_V_ce0;
        else 
            max_pool_1_out_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_12_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_12_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_12_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_12_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_12_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_12_V_we0;
        else 
            max_pool_1_out_12_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_1_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_1_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_1_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_1_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_1_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_1_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_1_V_address0;
        else 
            max_pool_1_out_1_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_1_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_1_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_1_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_1_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_1_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_1_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_1_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_1_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_1_V_ce0;
        else 
            max_pool_1_out_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_1_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_1_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_1_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_1_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_1_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_1_V_we0;
        else 
            max_pool_1_out_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_2_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_2_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_2_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_2_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_2_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_2_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_2_V_address0;
        else 
            max_pool_1_out_2_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_2_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_2_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_2_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_2_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_2_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_2_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_2_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_2_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_2_V_ce0;
        else 
            max_pool_1_out_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_2_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_2_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_2_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_2_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_2_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_2_V_we0;
        else 
            max_pool_1_out_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_3_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_3_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_3_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_3_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_3_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_3_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_3_V_address0;
        else 
            max_pool_1_out_3_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_3_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_3_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_3_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_3_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_3_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_3_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_3_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_3_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_3_V_ce0;
        else 
            max_pool_1_out_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_3_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_3_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_3_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_3_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_3_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_3_V_we0;
        else 
            max_pool_1_out_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_4_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_4_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_4_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_4_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_4_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_4_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_4_V_address0;
        else 
            max_pool_1_out_4_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_4_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_4_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_4_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_4_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_4_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_4_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_4_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_4_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_4_V_ce0;
        else 
            max_pool_1_out_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_4_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_4_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_4_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_4_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_4_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_4_V_we0;
        else 
            max_pool_1_out_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_5_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_5_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_5_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_5_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_5_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_5_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_5_V_address0;
        else 
            max_pool_1_out_5_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_5_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_5_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_5_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_5_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_5_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_5_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_5_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_5_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_5_V_ce0;
        else 
            max_pool_1_out_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_5_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_5_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_5_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_5_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_5_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_5_V_we0;
        else 
            max_pool_1_out_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_6_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_6_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_6_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_6_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_6_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_6_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_6_V_address0;
        else 
            max_pool_1_out_6_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_6_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_6_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_6_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_6_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_6_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_6_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_6_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_6_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_6_V_ce0;
        else 
            max_pool_1_out_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_6_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_6_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_6_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_6_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_6_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_6_V_we0;
        else 
            max_pool_1_out_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_7_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_7_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_7_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_7_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_7_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_7_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_7_V_address0;
        else 
            max_pool_1_out_7_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_7_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_7_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_7_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_7_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_7_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_7_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_7_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_7_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_7_V_ce0;
        else 
            max_pool_1_out_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_7_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_7_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_7_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_7_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_7_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_7_V_we0;
        else 
            max_pool_1_out_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_8_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_8_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_8_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_8_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_8_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_8_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_8_V_address0;
        else 
            max_pool_1_out_8_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_8_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_8_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_8_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_8_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_8_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_8_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_8_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_8_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_8_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_8_V_ce0;
        else 
            max_pool_1_out_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_8_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_8_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_8_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_8_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_8_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_8_V_we0;
        else 
            max_pool_1_out_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_9_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_9_V_address0, ap_block_pp2_stage0, sext_ln54_3_fu_19410_p1, ap_block_pp2_stage2, sext_ln54_fu_19468_p1, sext_ln54_1_fu_19515_p1, ap_block_pp2_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_9_V_address0 <= sext_ln54_1_fu_19515_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_9_V_address0 <= sext_ln54_fu_19468_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_9_V_address0 <= sext_ln54_3_fu_19410_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_9_V_address0 <= grp_max_pool_1_fu_18330_max_pool_out_9_V_address0;
        else 
            max_pool_1_out_9_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_9_V_address1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_block_pp2_stage2, sext_ln54_4_fu_19432_p1, zext_ln54_1_fu_19489_p1, ap_block_pp2_stage1, sext_ln54_2_fu_19537_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            max_pool_1_out_9_V_address1 <= sext_ln54_2_fu_19537_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            max_pool_1_out_9_V_address1 <= zext_ln54_1_fu_19489_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_9_V_address1 <= sext_ln54_4_fu_19432_p1(7 - 1 downto 0);
        else 
            max_pool_1_out_9_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    max_pool_1_out_9_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_state20, ap_enable_reg_pp2_iter1, grp_max_pool_1_fu_18330_max_pool_out_9_V_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_9_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_9_V_ce0 <= grp_max_pool_1_fu_18330_max_pool_out_9_V_ce0;
        else 
            max_pool_1_out_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_9_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            max_pool_1_out_9_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_1_out_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_9_V_we0_assign_proc : process(ap_CS_fsm_state20, grp_max_pool_1_fu_18330_max_pool_out_9_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            max_pool_1_out_9_V_we0 <= grp_max_pool_1_fu_18330_max_pool_out_9_V_we0;
        else 
            max_pool_1_out_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_10_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_3_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_10_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_10_address0 <= grp_conv_2_fu_17966_input_0_1_3_V_address0;
        else 
            max_pool_1_out_c_0_10_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_10_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_10_ce0 <= grp_conv_2_fu_17966_input_0_1_3_V_ce0;
        else 
            max_pool_1_out_c_0_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_10_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_10_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_11_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_4_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_11_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_11_address0 <= grp_conv_2_fu_17966_input_0_1_4_V_address0;
        else 
            max_pool_1_out_c_0_11_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_11_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_11_ce0 <= grp_conv_2_fu_17966_input_0_1_4_V_ce0;
        else 
            max_pool_1_out_c_0_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_11_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_11_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_12_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_5_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_12_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_12_address0 <= grp_conv_2_fu_17966_input_0_1_5_V_address0;
        else 
            max_pool_1_out_c_0_12_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_12_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_5_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_12_ce0 <= grp_conv_2_fu_17966_input_0_1_5_V_ce0;
        else 
            max_pool_1_out_c_0_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_12_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_12_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_13_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_0_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_13_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_13_address0 <= grp_conv_2_fu_17966_input_0_2_0_V_address0;
        else 
            max_pool_1_out_c_0_13_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_13_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_13_ce0 <= grp_conv_2_fu_17966_input_0_2_0_V_ce0;
        else 
            max_pool_1_out_c_0_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_13_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_13_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_14_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_1_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_14_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_14_address0 <= grp_conv_2_fu_17966_input_0_2_1_V_address0;
        else 
            max_pool_1_out_c_0_14_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_14_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_14_ce0 <= grp_conv_2_fu_17966_input_0_2_1_V_ce0;
        else 
            max_pool_1_out_c_0_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_14_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_14_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_15_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_2_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_15_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_15_address0 <= grp_conv_2_fu_17966_input_0_2_2_V_address0;
        else 
            max_pool_1_out_c_0_15_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_15_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_15_ce0 <= grp_conv_2_fu_17966_input_0_2_2_V_ce0;
        else 
            max_pool_1_out_c_0_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_15_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_15_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_16_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_3_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_16_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_16_address0 <= grp_conv_2_fu_17966_input_0_2_3_V_address0;
        else 
            max_pool_1_out_c_0_16_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_16_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_16_ce0 <= grp_conv_2_fu_17966_input_0_2_3_V_ce0;
        else 
            max_pool_1_out_c_0_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_16_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_16_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_17_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_4_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_17_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_17_address0 <= grp_conv_2_fu_17966_input_0_2_4_V_address0;
        else 
            max_pool_1_out_c_0_17_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_17_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_17_ce0 <= grp_conv_2_fu_17966_input_0_2_4_V_ce0;
        else 
            max_pool_1_out_c_0_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_17_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_17_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_18_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_5_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_18_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_18_address0 <= grp_conv_2_fu_17966_input_0_2_5_V_address0;
        else 
            max_pool_1_out_c_0_18_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_18_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_2_5_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_18_ce0 <= grp_conv_2_fu_17966_input_0_2_5_V_ce0;
        else 
            max_pool_1_out_c_0_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_18_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_18_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_2_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_1_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_2_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_2_address0 <= grp_conv_2_fu_17966_input_0_0_1_V_address0;
        else 
            max_pool_1_out_c_0_2_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_2_ce0 <= grp_conv_2_fu_17966_input_0_0_1_V_ce0;
        else 
            max_pool_1_out_c_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_2_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_2_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_3_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_2_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_3_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_3_address0 <= grp_conv_2_fu_17966_input_0_0_2_V_address0;
        else 
            max_pool_1_out_c_0_3_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_3_ce0 <= grp_conv_2_fu_17966_input_0_0_2_V_ce0;
        else 
            max_pool_1_out_c_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_3_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_3_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_4_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_3_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_4_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_4_address0 <= grp_conv_2_fu_17966_input_0_0_3_V_address0;
        else 
            max_pool_1_out_c_0_4_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_4_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_4_ce0 <= grp_conv_2_fu_17966_input_0_0_3_V_ce0;
        else 
            max_pool_1_out_c_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_4_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_4_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_5_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_4_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_5_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_5_address0 <= grp_conv_2_fu_17966_input_0_0_4_V_address0;
        else 
            max_pool_1_out_c_0_5_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_5_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_5_ce0 <= grp_conv_2_fu_17966_input_0_0_4_V_ce0;
        else 
            max_pool_1_out_c_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_5_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_5_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_6_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_5_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_6_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_6_address0 <= grp_conv_2_fu_17966_input_0_0_5_V_address0;
        else 
            max_pool_1_out_c_0_6_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_6_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_5_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_6_ce0 <= grp_conv_2_fu_17966_input_0_0_5_V_ce0;
        else 
            max_pool_1_out_c_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_6_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_6_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_7_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_0_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_7_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_7_address0 <= grp_conv_2_fu_17966_input_0_1_0_V_address0;
        else 
            max_pool_1_out_c_0_7_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_7_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_7_ce0 <= grp_conv_2_fu_17966_input_0_1_0_V_ce0;
        else 
            max_pool_1_out_c_0_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_7_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_7_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_8_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_1_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_8_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_8_address0 <= grp_conv_2_fu_17966_input_0_1_1_V_address0;
        else 
            max_pool_1_out_c_0_8_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_8_ce0 <= grp_conv_2_fu_17966_input_0_1_1_V_ce0;
        else 
            max_pool_1_out_c_0_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_8_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_8_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_9_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_2_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_9_address0 <= zext_ln203_50_fu_19692_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_9_address0 <= grp_conv_2_fu_17966_input_0_1_2_V_address0;
        else 
            max_pool_1_out_c_0_9_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_9_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_1_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_9_ce0 <= grp_conv_2_fu_17966_input_0_1_2_V_ce0;
        else 
            max_pool_1_out_c_0_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_9_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_9_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_s_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_0_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1, ap_CS_fsm_state18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_s_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            max_pool_1_out_c_0_s_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_s_address0 <= grp_conv_2_fu_17966_input_0_0_0_V_address0;
        else 
            max_pool_1_out_c_0_s_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_s_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_0_0_0_V_ce0, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)))) then 
            max_pool_1_out_c_0_s_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_0_s_ce0 <= grp_conv_2_fu_17966_input_0_0_0_V_ce0;
        else 
            max_pool_1_out_c_0_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_0_s_d0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, tmp_8_reg_21744, ap_block_pp2_stage2, ap_CS_fsm_state18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_0_s_d0 <= tmp_8_reg_21744;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            max_pool_1_out_c_0_s_d0 <= ap_const_lv14_0;
        else 
            max_pool_1_out_c_0_s_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    max_pool_1_out_c_0_s_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, ap_CS_fsm_state18, trunc_ln203_1_fu_19651_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)))) then 
            max_pool_1_out_c_0_s_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_0_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_10_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_4_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_10_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_10_address0 <= grp_conv_2_fu_17966_input_1_1_4_V_address0;
        else 
            max_pool_1_out_c_1_10_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_10_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_10_ce0 <= grp_conv_2_fu_17966_input_1_1_4_V_ce0;
        else 
            max_pool_1_out_c_1_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_10_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_10_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_11_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_5_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_11_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_11_address0 <= grp_conv_2_fu_17966_input_1_1_5_V_address0;
        else 
            max_pool_1_out_c_1_11_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_11_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_5_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_11_ce0 <= grp_conv_2_fu_17966_input_1_1_5_V_ce0;
        else 
            max_pool_1_out_c_1_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_11_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_11_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_12_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_0_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_12_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_12_address0 <= grp_conv_2_fu_17966_input_1_2_0_V_address0;
        else 
            max_pool_1_out_c_1_12_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_12_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_12_ce0 <= grp_conv_2_fu_17966_input_1_2_0_V_ce0;
        else 
            max_pool_1_out_c_1_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_12_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_12_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_13_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_1_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_13_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_13_address0 <= grp_conv_2_fu_17966_input_1_2_1_V_address0;
        else 
            max_pool_1_out_c_1_13_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_13_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_13_ce0 <= grp_conv_2_fu_17966_input_1_2_1_V_ce0;
        else 
            max_pool_1_out_c_1_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_13_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_13_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_14_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_2_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_14_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_14_address0 <= grp_conv_2_fu_17966_input_1_2_2_V_address0;
        else 
            max_pool_1_out_c_1_14_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_14_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_14_ce0 <= grp_conv_2_fu_17966_input_1_2_2_V_ce0;
        else 
            max_pool_1_out_c_1_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_14_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_14_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_15_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_3_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_15_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_15_address0 <= grp_conv_2_fu_17966_input_1_2_3_V_address0;
        else 
            max_pool_1_out_c_1_15_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_15_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_15_ce0 <= grp_conv_2_fu_17966_input_1_2_3_V_ce0;
        else 
            max_pool_1_out_c_1_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_15_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_15_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_16_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_4_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_16_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_16_address0 <= grp_conv_2_fu_17966_input_1_2_4_V_address0;
        else 
            max_pool_1_out_c_1_16_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_16_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_16_ce0 <= grp_conv_2_fu_17966_input_1_2_4_V_ce0;
        else 
            max_pool_1_out_c_1_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_16_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_16_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_17_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_5_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_17_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_17_address0 <= grp_conv_2_fu_17966_input_1_2_5_V_address0;
        else 
            max_pool_1_out_c_1_17_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_17_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_2_5_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_17_ce0 <= grp_conv_2_fu_17966_input_1_2_5_V_ce0;
        else 
            max_pool_1_out_c_1_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_17_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_17_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_1_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_1_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_1_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_1_address0 <= grp_conv_2_fu_17966_input_1_0_1_V_address0;
        else 
            max_pool_1_out_c_1_1_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_1_ce0 <= grp_conv_2_fu_17966_input_1_0_1_V_ce0;
        else 
            max_pool_1_out_c_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_1_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_1_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_2_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_2_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_2_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_2_address0 <= grp_conv_2_fu_17966_input_1_0_2_V_address0;
        else 
            max_pool_1_out_c_1_2_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_2_ce0 <= grp_conv_2_fu_17966_input_1_0_2_V_ce0;
        else 
            max_pool_1_out_c_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_2_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_2_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_3_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_3_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_3_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_3_address0 <= grp_conv_2_fu_17966_input_1_0_3_V_address0;
        else 
            max_pool_1_out_c_1_3_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_3_ce0 <= grp_conv_2_fu_17966_input_1_0_3_V_ce0;
        else 
            max_pool_1_out_c_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_3_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_3_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_4_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_4_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_4_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_4_address0 <= grp_conv_2_fu_17966_input_1_0_4_V_address0;
        else 
            max_pool_1_out_c_1_4_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_4_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_4_ce0 <= grp_conv_2_fu_17966_input_1_0_4_V_ce0;
        else 
            max_pool_1_out_c_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_4_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_4_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_5_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_5_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_5_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_5_address0 <= grp_conv_2_fu_17966_input_1_0_5_V_address0;
        else 
            max_pool_1_out_c_1_5_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_5_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_5_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_5_ce0 <= grp_conv_2_fu_17966_input_1_0_5_V_ce0;
        else 
            max_pool_1_out_c_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_5_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_5_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_6_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_0_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_6_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_6_address0 <= grp_conv_2_fu_17966_input_1_1_0_V_address0;
        else 
            max_pool_1_out_c_1_6_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_6_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_6_ce0 <= grp_conv_2_fu_17966_input_1_1_0_V_ce0;
        else 
            max_pool_1_out_c_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_6_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_6_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_7_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_1_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_7_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_7_address0 <= grp_conv_2_fu_17966_input_1_1_1_V_address0;
        else 
            max_pool_1_out_c_1_7_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_7_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_7_ce0 <= grp_conv_2_fu_17966_input_1_1_1_V_ce0;
        else 
            max_pool_1_out_c_1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_7_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_7_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_8_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_2_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_8_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_8_address0 <= grp_conv_2_fu_17966_input_1_1_2_V_address0;
        else 
            max_pool_1_out_c_1_8_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_8_ce0 <= grp_conv_2_fu_17966_input_1_1_2_V_ce0;
        else 
            max_pool_1_out_c_1_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_8_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_8_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_9_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_3_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_9_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_9_address0 <= grp_conv_2_fu_17966_input_1_1_3_V_address0;
        else 
            max_pool_1_out_c_1_9_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_9_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_1_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_9_ce0 <= grp_conv_2_fu_17966_input_1_1_3_V_ce0;
        else 
            max_pool_1_out_c_1_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_9_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_9_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_s_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_0_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_s_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_s_address0 <= grp_conv_2_fu_17966_input_1_0_0_V_address0;
        else 
            max_pool_1_out_c_1_s_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_1_s_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_1_0_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_s_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_1_s_ce0 <= grp_conv_2_fu_17966_input_1_0_0_V_ce0;
        else 
            max_pool_1_out_c_1_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_1_s_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if (((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (trunc_ln54_reg_21610 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_1_s_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_1_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_10_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_4_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_10_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_10_address0 <= grp_conv_2_fu_17966_input_2_1_4_V_address0;
        else 
            max_pool_1_out_c_2_10_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_10_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_10_ce0 <= grp_conv_2_fu_17966_input_2_1_4_V_ce0;
        else 
            max_pool_1_out_c_2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_10_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_10_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_11_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_5_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_11_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_11_address0 <= grp_conv_2_fu_17966_input_2_1_5_V_address0;
        else 
            max_pool_1_out_c_2_11_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_11_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_5_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_11_ce0 <= grp_conv_2_fu_17966_input_2_1_5_V_ce0;
        else 
            max_pool_1_out_c_2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_11_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_11_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_12_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_0_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_12_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_12_address0 <= grp_conv_2_fu_17966_input_2_2_0_V_address0;
        else 
            max_pool_1_out_c_2_12_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_12_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_12_ce0 <= grp_conv_2_fu_17966_input_2_2_0_V_ce0;
        else 
            max_pool_1_out_c_2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_12_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_12_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_13_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_1_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_13_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_13_address0 <= grp_conv_2_fu_17966_input_2_2_1_V_address0;
        else 
            max_pool_1_out_c_2_13_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_13_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_13_ce0 <= grp_conv_2_fu_17966_input_2_2_1_V_ce0;
        else 
            max_pool_1_out_c_2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_13_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_13_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_14_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_2_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_14_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_14_address0 <= grp_conv_2_fu_17966_input_2_2_2_V_address0;
        else 
            max_pool_1_out_c_2_14_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_14_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_14_ce0 <= grp_conv_2_fu_17966_input_2_2_2_V_ce0;
        else 
            max_pool_1_out_c_2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_14_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_14_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_15_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_3_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_15_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_15_address0 <= grp_conv_2_fu_17966_input_2_2_3_V_address0;
        else 
            max_pool_1_out_c_2_15_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_15_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_15_ce0 <= grp_conv_2_fu_17966_input_2_2_3_V_ce0;
        else 
            max_pool_1_out_c_2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_15_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_15_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_16_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_4_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_16_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_16_address0 <= grp_conv_2_fu_17966_input_2_2_4_V_address0;
        else 
            max_pool_1_out_c_2_16_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_16_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_16_ce0 <= grp_conv_2_fu_17966_input_2_2_4_V_ce0;
        else 
            max_pool_1_out_c_2_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_16_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_16_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_17_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_5_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_17_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_17_address0 <= grp_conv_2_fu_17966_input_2_2_5_V_address0;
        else 
            max_pool_1_out_c_2_17_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_17_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_2_5_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_17_ce0 <= grp_conv_2_fu_17966_input_2_2_5_V_ce0;
        else 
            max_pool_1_out_c_2_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_17_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_17_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_1_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_1_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_1_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_1_address0 <= grp_conv_2_fu_17966_input_2_0_1_V_address0;
        else 
            max_pool_1_out_c_2_1_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_1_ce0 <= grp_conv_2_fu_17966_input_2_0_1_V_ce0;
        else 
            max_pool_1_out_c_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_1_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_1_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_2_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_2_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_2_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_2_address0 <= grp_conv_2_fu_17966_input_2_0_2_V_address0;
        else 
            max_pool_1_out_c_2_2_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_2_ce0 <= grp_conv_2_fu_17966_input_2_0_2_V_ce0;
        else 
            max_pool_1_out_c_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_2_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_2_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_3_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_3_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_3_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_3_address0 <= grp_conv_2_fu_17966_input_2_0_3_V_address0;
        else 
            max_pool_1_out_c_2_3_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_3_ce0 <= grp_conv_2_fu_17966_input_2_0_3_V_ce0;
        else 
            max_pool_1_out_c_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_3_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_3_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_4_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_4_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_4_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_4_address0 <= grp_conv_2_fu_17966_input_2_0_4_V_address0;
        else 
            max_pool_1_out_c_2_4_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_4_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_4_ce0 <= grp_conv_2_fu_17966_input_2_0_4_V_ce0;
        else 
            max_pool_1_out_c_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_4_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_4_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_5_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_5_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_5_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_5_address0 <= grp_conv_2_fu_17966_input_2_0_5_V_address0;
        else 
            max_pool_1_out_c_2_5_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_5_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_5_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_5_ce0 <= grp_conv_2_fu_17966_input_2_0_5_V_ce0;
        else 
            max_pool_1_out_c_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_5_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_5_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_6_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_0_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_6_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_6_address0 <= grp_conv_2_fu_17966_input_2_1_0_V_address0;
        else 
            max_pool_1_out_c_2_6_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_6_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_6_ce0 <= grp_conv_2_fu_17966_input_2_1_0_V_ce0;
        else 
            max_pool_1_out_c_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_6_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_6_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_7_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_1_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_7_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_7_address0 <= grp_conv_2_fu_17966_input_2_1_1_V_address0;
        else 
            max_pool_1_out_c_2_7_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_7_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_7_ce0 <= grp_conv_2_fu_17966_input_2_1_1_V_ce0;
        else 
            max_pool_1_out_c_2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_7_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_7_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_8_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_2_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_8_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_8_address0 <= grp_conv_2_fu_17966_input_2_1_2_V_address0;
        else 
            max_pool_1_out_c_2_8_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_8_ce0 <= grp_conv_2_fu_17966_input_2_1_2_V_ce0;
        else 
            max_pool_1_out_c_2_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_8_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_8_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_9_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_3_V_address0, ap_block_pp2_stage2, zext_ln203_50_fu_19692_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_9_address0 <= zext_ln203_50_fu_19692_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_9_address0 <= grp_conv_2_fu_17966_input_2_1_3_V_address0;
        else 
            max_pool_1_out_c_2_9_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_9_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_1_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_9_ce0 <= grp_conv_2_fu_17966_input_2_1_3_V_ce0;
        else 
            max_pool_1_out_c_2_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_9_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_9_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_s_address0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_0_V_address0, ap_block_pp2_stage2, zext_ln203_49_fu_19664_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_s_address0 <= zext_ln203_49_fu_19664_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_s_address0 <= grp_conv_2_fu_17966_input_2_0_0_V_address0;
        else 
            max_pool_1_out_c_2_s_address0 <= "XXXXX";
        end if; 
    end process;


    max_pool_1_out_c_2_s_ce0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state32, grp_conv_2_fu_17966_input_2_0_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_s_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            max_pool_1_out_c_2_s_ce0 <= grp_conv_2_fu_17966_input_2_0_0_V_ce0;
        else 
            max_pool_1_out_c_2_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_c_2_s_we0_assign_proc : process(ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_enable_reg_pp2_iter2, trunc_ln54_reg_21610, trunc_ln203_1_fu_19651_p1)
    begin
        if ((not((trunc_ln54_reg_21610 = ap_const_lv3_1)) and not((trunc_ln54_reg_21610 = ap_const_lv3_0)) and (trunc_ln203_1_fu_19651_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            max_pool_1_out_c_2_s_we0 <= ap_const_logic_1;
        else 
            max_pool_1_out_c_2_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_0_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_0_V_address0, ap_block_pp4_stage0, ap_CS_fsm_state42, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_0_0_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            max_pool_2_out_0_0_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_0_address0 <= grp_max_pool_2_fu_18189_max_pool_out_0_0_V_address0;
        else 
            max_pool_2_out_0_0_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_0_0_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_0_V_ce0, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            max_pool_2_out_0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_0_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_0_0_V_ce0;
        else 
            max_pool_2_out_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_0_d0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_0_V_d0, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            max_pool_2_out_0_0_d0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_0_d0 <= grp_max_pool_2_fu_18189_max_pool_out_0_0_V_d0;
        else 
            max_pool_2_out_0_0_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    max_pool_2_out_0_0_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_0_V_we0, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            max_pool_2_out_0_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_0_we0 <= grp_max_pool_2_fu_18189_max_pool_out_0_0_V_we0;
        else 
            max_pool_2_out_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_1_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_1_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_0_1_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_1_address0 <= grp_max_pool_2_fu_18189_max_pool_out_0_1_V_address0;
        else 
            max_pool_2_out_0_1_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_0_1_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_0_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_1_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_0_1_V_ce0;
        else 
            max_pool_2_out_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_1_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_1_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_1_we0 <= grp_max_pool_2_fu_18189_max_pool_out_0_1_V_we0;
        else 
            max_pool_2_out_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_2_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_2_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_0_2_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_2_address0 <= grp_max_pool_2_fu_18189_max_pool_out_0_2_V_address0;
        else 
            max_pool_2_out_0_2_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_0_2_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_0_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_2_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_0_2_V_ce0;
        else 
            max_pool_2_out_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_2_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_2_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_2_we0 <= grp_max_pool_2_fu_18189_max_pool_out_0_2_V_we0;
        else 
            max_pool_2_out_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_3_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_3_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_0_3_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_3_address0 <= grp_max_pool_2_fu_18189_max_pool_out_0_3_V_address0;
        else 
            max_pool_2_out_0_3_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_0_3_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_0_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_3_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_0_3_V_ce0;
        else 
            max_pool_2_out_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_3_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_3_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_3_we0 <= grp_max_pool_2_fu_18189_max_pool_out_0_3_V_we0;
        else 
            max_pool_2_out_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_4_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_4_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_0_4_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_4_address0 <= grp_max_pool_2_fu_18189_max_pool_out_0_4_V_address0;
        else 
            max_pool_2_out_0_4_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_0_4_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_0_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_4_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_0_4_V_ce0;
        else 
            max_pool_2_out_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_0_4_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_0_4_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_0_4_we0 <= grp_max_pool_2_fu_18189_max_pool_out_0_4_V_we0;
        else 
            max_pool_2_out_0_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_0_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_0_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_0_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_0_address0 <= grp_max_pool_2_fu_18189_max_pool_out_1_0_V_address0;
        else 
            max_pool_2_out_1_0_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_1_0_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_0_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_1_0_V_ce0;
        else 
            max_pool_2_out_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_0_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_0_we0 <= grp_max_pool_2_fu_18189_max_pool_out_1_0_V_we0;
        else 
            max_pool_2_out_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_1_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_1_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_1_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_1_address0 <= grp_max_pool_2_fu_18189_max_pool_out_1_1_V_address0;
        else 
            max_pool_2_out_1_1_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_1_1_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_1_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_1_1_V_ce0;
        else 
            max_pool_2_out_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_1_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_1_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_1_we0 <= grp_max_pool_2_fu_18189_max_pool_out_1_1_V_we0;
        else 
            max_pool_2_out_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_2_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_2_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_2_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_2_address0 <= grp_max_pool_2_fu_18189_max_pool_out_1_2_V_address0;
        else 
            max_pool_2_out_1_2_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_1_2_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_2_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_1_2_V_ce0;
        else 
            max_pool_2_out_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_2_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_2_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_2_we0 <= grp_max_pool_2_fu_18189_max_pool_out_1_2_V_we0;
        else 
            max_pool_2_out_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_3_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_3_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_3_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_3_address0 <= grp_max_pool_2_fu_18189_max_pool_out_1_3_V_address0;
        else 
            max_pool_2_out_1_3_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_1_3_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_3_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_1_3_V_ce0;
        else 
            max_pool_2_out_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_3_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_3_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_3_we0 <= grp_max_pool_2_fu_18189_max_pool_out_1_3_V_we0;
        else 
            max_pool_2_out_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_4_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_4_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_4_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_4_address0 <= grp_max_pool_2_fu_18189_max_pool_out_1_4_V_address0;
        else 
            max_pool_2_out_1_4_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_1_4_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_1_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_4_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_1_4_V_ce0;
        else 
            max_pool_2_out_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_1_4_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_1_4_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_1_4_we0 <= grp_max_pool_2_fu_18189_max_pool_out_1_4_V_we0;
        else 
            max_pool_2_out_1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_0_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_0_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_0_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_0_address0 <= grp_max_pool_2_fu_18189_max_pool_out_2_0_V_address0;
        else 
            max_pool_2_out_2_0_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_2_0_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_0_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_2_0_V_ce0;
        else 
            max_pool_2_out_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_0_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_0_we0 <= grp_max_pool_2_fu_18189_max_pool_out_2_0_V_we0;
        else 
            max_pool_2_out_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_1_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_1_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_1_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_1_address0 <= grp_max_pool_2_fu_18189_max_pool_out_2_1_V_address0;
        else 
            max_pool_2_out_2_1_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_2_1_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_1_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_2_1_V_ce0;
        else 
            max_pool_2_out_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_1_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_1_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_1_we0 <= grp_max_pool_2_fu_18189_max_pool_out_2_1_V_we0;
        else 
            max_pool_2_out_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_2_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_2_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_2_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_2_address0 <= grp_max_pool_2_fu_18189_max_pool_out_2_2_V_address0;
        else 
            max_pool_2_out_2_2_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_2_2_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_2_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_2_2_V_ce0;
        else 
            max_pool_2_out_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_2_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_2_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_2_we0 <= grp_max_pool_2_fu_18189_max_pool_out_2_2_V_we0;
        else 
            max_pool_2_out_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_3_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_3_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_3_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_3_address0 <= grp_max_pool_2_fu_18189_max_pool_out_2_3_V_address0;
        else 
            max_pool_2_out_2_3_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_2_3_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_3_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_2_3_V_ce0;
        else 
            max_pool_2_out_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_3_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_3_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_3_we0 <= grp_max_pool_2_fu_18189_max_pool_out_2_3_V_we0;
        else 
            max_pool_2_out_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_4_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_4_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_4_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_4_address0 <= grp_max_pool_2_fu_18189_max_pool_out_2_4_V_address0;
        else 
            max_pool_2_out_2_4_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_2_4_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_2_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_4_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_2_4_V_ce0;
        else 
            max_pool_2_out_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_2_4_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_2_4_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_2_4_we0 <= grp_max_pool_2_fu_18189_max_pool_out_2_4_V_we0;
        else 
            max_pool_2_out_2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_0_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_0_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_0_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_0_address0 <= grp_max_pool_2_fu_18189_max_pool_out_3_0_V_address0;
        else 
            max_pool_2_out_3_0_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_3_0_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_0_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_3_0_V_ce0;
        else 
            max_pool_2_out_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_0_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_0_we0 <= grp_max_pool_2_fu_18189_max_pool_out_3_0_V_we0;
        else 
            max_pool_2_out_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_1_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_1_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_1_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_1_address0 <= grp_max_pool_2_fu_18189_max_pool_out_3_1_V_address0;
        else 
            max_pool_2_out_3_1_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_3_1_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_1_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_3_1_V_ce0;
        else 
            max_pool_2_out_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_1_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_1_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_1_we0 <= grp_max_pool_2_fu_18189_max_pool_out_3_1_V_we0;
        else 
            max_pool_2_out_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_2_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_2_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_2_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_2_address0 <= grp_max_pool_2_fu_18189_max_pool_out_3_2_V_address0;
        else 
            max_pool_2_out_3_2_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_3_2_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_2_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_3_2_V_ce0;
        else 
            max_pool_2_out_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_2_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_2_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_2_we0 <= grp_max_pool_2_fu_18189_max_pool_out_3_2_V_we0;
        else 
            max_pool_2_out_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_3_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_3_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_3_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_3_address0 <= grp_max_pool_2_fu_18189_max_pool_out_3_3_V_address0;
        else 
            max_pool_2_out_3_3_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_3_3_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_3_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_3_3_V_ce0;
        else 
            max_pool_2_out_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_3_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_3_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_3_we0 <= grp_max_pool_2_fu_18189_max_pool_out_3_3_V_we0;
        else 
            max_pool_2_out_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_4_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_4_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_4_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_4_address0 <= grp_max_pool_2_fu_18189_max_pool_out_3_4_V_address0;
        else 
            max_pool_2_out_3_4_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_3_4_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_3_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_4_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_3_4_V_ce0;
        else 
            max_pool_2_out_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_3_4_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_3_4_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_3_4_we0 <= grp_max_pool_2_fu_18189_max_pool_out_3_4_V_we0;
        else 
            max_pool_2_out_3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_0_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_0_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_0_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_0_address0 <= grp_max_pool_2_fu_18189_max_pool_out_4_0_V_address0;
        else 
            max_pool_2_out_4_0_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_4_0_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_0_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_0_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_4_0_V_ce0;
        else 
            max_pool_2_out_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_0_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_0_we0 <= grp_max_pool_2_fu_18189_max_pool_out_4_0_V_we0;
        else 
            max_pool_2_out_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_1_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_1_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_1_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_1_address0 <= grp_max_pool_2_fu_18189_max_pool_out_4_1_V_address0;
        else 
            max_pool_2_out_4_1_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_4_1_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_1_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_1_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_4_1_V_ce0;
        else 
            max_pool_2_out_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_1_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_1_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_1_we0 <= grp_max_pool_2_fu_18189_max_pool_out_4_1_V_we0;
        else 
            max_pool_2_out_4_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_2_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_2_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_2_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_2_address0 <= grp_max_pool_2_fu_18189_max_pool_out_4_2_V_address0;
        else 
            max_pool_2_out_4_2_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_4_2_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_2_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_2_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_4_2_V_ce0;
        else 
            max_pool_2_out_4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_2_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_2_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_2_we0 <= grp_max_pool_2_fu_18189_max_pool_out_4_2_V_we0;
        else 
            max_pool_2_out_4_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_3_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_3_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_3_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_3_address0 <= grp_max_pool_2_fu_18189_max_pool_out_4_3_V_address0;
        else 
            max_pool_2_out_4_3_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_4_3_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_3_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_3_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_4_3_V_ce0;
        else 
            max_pool_2_out_4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_3_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_3_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_3_we0 <= grp_max_pool_2_fu_18189_max_pool_out_4_3_V_we0;
        else 
            max_pool_2_out_4_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_4_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_4_V_address0, ap_block_pp4_stage0, zext_ln82_2_fu_20132_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_4_address0 <= zext_ln82_2_fu_20132_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_4_address0 <= grp_max_pool_2_fu_18189_max_pool_out_4_4_V_address0;
        else 
            max_pool_2_out_4_4_address0 <= "XXXX";
        end if; 
    end process;


    max_pool_2_out_4_4_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_4_V_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_4_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_4_ce0 <= grp_max_pool_2_fu_18189_max_pool_out_4_4_V_ce0;
        else 
            max_pool_2_out_4_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_4_4_we0_assign_proc : process(ap_CS_fsm_state44, grp_max_pool_2_fu_18189_max_pool_out_4_4_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            max_pool_2_out_4_4_we0 <= grp_max_pool_2_fu_18189_max_pool_out_4_4_V_we0;
        else 
            max_pool_2_out_4_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_c_V_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, grp_flat_fu_18373_max_pool_out_V_address0, ap_block_pp4_stage0, ap_CS_fsm_state49, ap_CS_fsm_state42, zext_ln203_72_fu_20227_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_c_V_address0 <= zext_ln203_72_fu_20227_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            max_pool_2_out_c_V_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            max_pool_2_out_c_V_address0 <= grp_flat_fu_18373_max_pool_out_V_address0;
        else 
            max_pool_2_out_c_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    max_pool_2_out_c_V_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1, grp_flat_fu_18373_max_pool_out_V_ce0, ap_CS_fsm_state49, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            max_pool_2_out_c_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            max_pool_2_out_c_V_ce0 <= grp_flat_fu_18373_max_pool_out_V_ce0;
        else 
            max_pool_2_out_c_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_c_V_d0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_CS_fsm_state42, tmp_3_fu_20232_p27)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            max_pool_2_out_c_V_d0 <= tmp_3_fu_20232_p27;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            max_pool_2_out_c_V_d0 <= ap_const_lv14_0;
        else 
            max_pool_2_out_c_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    max_pool_2_out_c_V_we0_assign_proc : process(icmp_ln79_reg_29900, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln79_reg_29900 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            max_pool_2_out_c_V_we0 <= ap_const_logic_1;
        else 
            max_pool_2_out_c_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln203_8_fu_19588_p1 <= mul_ln203_8_fu_19588_p10(4 - 1 downto 0);
    mul_ln203_8_fu_19588_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln54_reg_21285_pp2_iter2_reg),10));
    mul_ln203_8_fu_19588_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv10_16) * unsigned(mul_ln203_8_fu_19588_p1), 10));
    mul_ln203_fu_18910_p1 <= mul_ln203_fu_18910_p10(5 - 1 downto 0);
    mul_ln203_fu_18910_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln28_1_reg_21012_pp0_iter7_reg),12));
    mul_ln203_fu_18910_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_2B) * unsigned(mul_ln203_fu_18910_p1), 12));
    mul_ln28_fu_18799_p1 <= mul_ln28_fu_18799_p10(5 - 1 downto 0);
    mul_ln28_fu_18799_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln28_2_reg_21018_pp0_iter7_reg),12));
    mul_ln28_fu_18799_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_2B) * unsigned(mul_ln28_fu_18799_p1), 12));
    mul_ln54_fu_19452_p1 <= mul_ln54_fu_19452_p10(4 - 1 downto 0);
    mul_ln54_fu_19452_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln54_1_reg_21296_pp2_iter1_reg),10));
    mul_ln54_fu_19452_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv10_16) * unsigned(mul_ln54_fu_19452_p1), 10));
    or_ln203_10_fu_19863_p2 <= (tmp_160_reg_29797 or ap_const_lv12_8);
    or_ln203_11_fu_19873_p2 <= (tmp_160_reg_29797 or ap_const_lv12_9);
    or_ln203_12_fu_19883_p2 <= (tmp_160_reg_29797 or ap_const_lv12_A);
    or_ln203_13_fu_19893_p2 <= (tmp_160_reg_29797 or ap_const_lv12_B);
    or_ln203_14_fu_19903_p2 <= (tmp_160_reg_29797 or ap_const_lv12_C);
    or_ln203_15_fu_19913_p2 <= (tmp_160_reg_29797 or ap_const_lv12_D);
    or_ln203_16_fu_19923_p2 <= (tmp_160_reg_29797 or ap_const_lv12_E);
    or_ln203_17_fu_19933_p2 <= (tmp_160_reg_29797 or ap_const_lv12_F);
    or_ln203_1_fu_19027_p3 <= (ap_const_lv1_0 & or_ln203_2_fu_19021_p2);
    or_ln203_2_fu_19021_p2 <= (tmp_155_fu_19007_p3 or ap_const_lv11_1);
    or_ln203_3_fu_19792_p2 <= (tmp_160_fu_19780_p3 or ap_const_lv12_1);
    or_ln203_4_fu_19803_p2 <= (tmp_160_reg_29797 or ap_const_lv12_2);
    or_ln203_5_fu_19813_p2 <= (tmp_160_reg_29797 or ap_const_lv12_3);
    or_ln203_6_fu_19823_p2 <= (tmp_160_reg_29797 or ap_const_lv12_4);
    or_ln203_7_fu_19833_p2 <= (tmp_160_reg_29797 or ap_const_lv12_5);
    or_ln203_8_fu_19843_p2 <= (tmp_160_reg_29797 or ap_const_lv12_6);
    or_ln203_9_fu_19853_p2 <= (tmp_160_reg_29797 or ap_const_lv12_7);
    or_ln203_fu_19100_p2 <= (sub_ln203_fu_19064_p2 or ap_const_lv9_1);
    or_ln54_fu_19484_p2 <= (select_ln54_2_reg_21303_pp2_iter1_reg or ap_const_lv8_1);
    or_ln581_fu_18774_p2 <= (or_ln582_fu_18736_p2 or icmp_ln581_fu_18649_p2);
    or_ln582_fu_18736_p2 <= (icmp_ln582_fu_18675_p2 or icmp_ln571_fu_18637_p2);
    or_ln82_fu_20082_p2 <= (icmp_ln80_fu_19998_p2 or and_ln82_fu_20070_p2);
    or_ln949_fu_20798_p2 <= (and_ln949_fu_20792_p2 or a_fu_20758_p2);
    or_ln_fu_20804_p3 <= (ap_const_lv31_0 & or_ln949_fu_20798_p2);
    
    p_Result_13_fu_20668_p4_proc : process(tmp_V_9_fu_20660_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(14+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(14+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(14 - 1 downto 0);
    variable p_Result_13_fu_20668_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(14 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(14 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(14 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(4 - 1 downto 0) := ap_const_lv32_D(4 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(4 - 1 downto 0) := ap_const_lv32_0(4 - 1 downto 0);
        v0_cpy := tmp_V_9_fu_20660_p3;
        if (vlo_cpy(4 - 1 downto 0) > vhi_cpy(4 - 1 downto 0)) then
            vhi_cpy(4-1 downto 0) := std_logic_vector(14-1-unsigned(ap_const_lv32_0(4-1 downto 0)));
            vlo_cpy(4-1 downto 0) := std_logic_vector(14-1-unsigned(ap_const_lv32_D(4-1 downto 0)));
            for p_Result_13_fu_20668_p4_i in 0 to 14-1 loop
                v0_cpy(p_Result_13_fu_20668_p4_i) := tmp_V_9_fu_20660_p3(14-1-p_Result_13_fu_20668_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(4-1 downto 0)))));

        section := (others=>'0');
        section(4-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(4-1 downto 0)) - unsigned(vlo_cpy(4-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(14-1 downto 0)))));
        res_mask := res_mask(14-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_13_fu_20668_p4 <= resvalue(14-1 downto 0);
    end process;

    p_Result_27_fu_20784_p3 <= tmp_V_9_fu_20660_p3(to_integer(unsigned(add_ln949_fu_20778_p2)) downto to_integer(unsigned(add_ln949_fu_20778_p2))) when (to_integer(unsigned(add_ln949_fu_20778_p2))>= 0 and to_integer(unsigned(add_ln949_fu_20778_p2))<=13) else "-";
    p_Result_29_fu_18585_p3 <= ireg_V_fu_18577_p1(63 downto 63);
    p_Result_30_fu_18619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_18611_p3),54));
    p_Result_31_fu_20646_p3 <= prediction_V_q0(13 downto 13);
    p_Result_32_fu_20678_p3 <= (ap_const_lv18_3FFFF & p_Result_13_fu_20668_p4);
    p_Result_33_fu_20907_p5 <= (tmp_10_fu_20900_p3 & m_11_fu_20869_p1(22 downto 0));
    p_Result_s_fu_20746_p2 <= (tmp_V_9_fu_20660_p3 and lshr_ln947_fu_20740_p2);

    prediction_V_address0_assign_proc : process(ap_CS_fsm_state59, zext_ln120_fu_20635_p1, ap_CS_fsm_state54, grp_soft_max_fu_18318_prediction_V_address0, ap_CS_fsm_state58)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            prediction_V_address0 <= zext_ln120_fu_20635_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            prediction_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            prediction_V_address0 <= grp_soft_max_fu_18318_prediction_V_address0;
        else 
            prediction_V_address0 <= "XXXX";
        end if; 
    end process;


    prediction_V_ce0_assign_proc : process(ap_CS_fsm_state59, ap_CS_fsm_state54, grp_soft_max_fu_18318_prediction_V_ce0, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state59))) then 
            prediction_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            prediction_V_ce0 <= grp_soft_max_fu_18318_prediction_V_ce0;
        else 
            prediction_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prediction_V_d0_assign_proc : process(ap_CS_fsm_state54, grp_soft_max_fu_18318_prediction_V_d0, ap_CS_fsm_state58)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            prediction_V_d0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            prediction_V_d0 <= grp_soft_max_fu_18318_prediction_V_d0;
        else 
            prediction_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    prediction_V_we0_assign_proc : process(ap_CS_fsm_state54, grp_soft_max_fu_18318_prediction_V_we0, ap_CS_fsm_state58)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            prediction_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            prediction_V_we0 <= grp_soft_max_fu_18318_prediction_V_we0;
        else 
            prediction_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    prediction_output_address0 <= zext_ln120_reg_30181(4 - 1 downto 0);

    prediction_output_ce0_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            prediction_output_ce0 <= ap_const_logic_1;
        else 
            prediction_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    prediction_output_d0 <= 
        ap_const_lv32_0 when (icmp_ln935_reg_30191(0) = '1') else 
        bitcast_ln739_fu_20919_p1;

    prediction_output_we0_assign_proc : process(ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            prediction_output_we0 <= ap_const_logic_1;
        else 
            prediction_output_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln14_1_fu_20320_p3 <= 
        i_6_fu_20300_p2 when (icmp_ln13_fu_20306_p2(0) = '1') else 
        ap_phi_mux_i_0_i_phi_fu_17880_p4;
    select_ln14_2_fu_20403_p3 <= 
        ap_const_lv14_0 when (icmp_ln13_reg_30076(0) = '1') else 
        p_Val2_18_reg_17887;
    select_ln14_fu_20312_p3 <= 
        ap_const_lv6_0 when (icmp_ln13_fu_20306_p2(0) = '1') else 
        ap_phi_mux_j_0_i_phi_fu_17903_p4;
    select_ln19_fu_20464_p3 <= 
        ap_const_lv13_0 when (tmp_164_fu_20456_p3(0) = '1') else 
        add_ln203_2_fu_20450_p2;
    select_ln23_fu_18547_p3 <= 
        add_ln28_1_fu_18505_p2 when (icmp_ln25_fu_18511_p2(0) = '1') else 
        ix_in_0_reg_17667;
    select_ln28_1_fu_18525_p3 <= 
        ap_const_lv5_0 when (icmp_ln25_fu_18511_p2(0) = '1') else 
        j_0_reg_17700;
    select_ln28_2_fu_18533_p3 <= 
        i_fu_18499_p2 when (icmp_ln25_fu_18511_p2(0) = '1') else 
        ap_phi_mux_i_0_phi_fu_17682_p4;
    select_ln28_fu_18517_p3 <= 
        add_ln28_1_fu_18505_p2 when (icmp_ln25_fu_18511_p2(0) = '1') else 
        ix_in_1_reg_17689;
    select_ln40_1_fu_18991_p3 <= 
        i_1_fu_18971_p2 when (icmp_ln38_fu_18977_p2(0) = '1') else 
        ap_phi_mux_i14_0_phi_fu_17726_p4;
    select_ln40_fu_18983_p3 <= 
        ap_const_lv5_0 when (icmp_ln38_fu_18977_p2(0) = '1') else 
        ap_phi_mux_j15_0_phi_fu_17737_p4;
    select_ln48_1_fu_20505_p3 <= 
        d_fu_20485_p2 when (icmp_ln46_fu_20491_p2(0) = '1') else 
        ap_phi_mux_d_0_i_phi_fu_17925_p4;
    select_ln48_2_fu_20588_p3 <= 
        ap_const_lv14_0 when (icmp_ln46_reg_30129(0) = '1') else 
        p_Val2_21_reg_17932;
    select_ln48_fu_20497_p3 <= 
        ap_const_lv5_0 when (icmp_ln46_fu_20491_p2(0) = '1') else 
        ap_phi_mux_f_0_i_phi_fu_17948_p4;
    select_ln54_1_fu_19373_p3 <= 
        i_2_fu_19323_p2 when (icmp_ln52_fu_19329_p2(0) = '1') else 
        ap_phi_mux_i26_0_phi_fu_17759_p4;
    select_ln54_2_fu_19387_p3 <= 
        sub_ln203_2_fu_19367_p2 when (icmp_ln52_fu_19329_p2(0) = '1') else 
        sub_ln203_1_fu_19305_p2;
    select_ln54_fu_19335_p3 <= 
        ap_const_lv4_0 when (icmp_ln52_fu_19329_p2(0) = '1') else 
        ap_phi_mux_j27_0_phi_fu_17770_p4;
    select_ln582_fu_18728_p3 <= 
        trunc_ln583_fu_18681_p1 when (and_ln582_fu_18722_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln585_1_fu_18880_p3 <= 
        trunc_ln586_fu_18863_p1 when (and_ln585_1_fu_18876_p2(0) = '1') else 
        select_ln585_reg_21076;
    select_ln585_fu_18766_p3 <= 
        select_ln588_fu_18708_p3 when (and_ln585_fu_18760_p2(0) = '1') else 
        select_ln582_fu_18728_p3;
    select_ln588_fu_18708_p3 <= 
        ap_const_lv14_3FFF when (tmp_fu_18700_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln603_fu_18887_p3 <= 
        shl_ln604_fu_18871_p2 when (and_ln603_reg_21081(0) = '1') else 
        select_ln585_1_fu_18880_p3;
    select_ln68_1_fu_19764_p3 <= 
        i_3_fu_19744_p2 when (icmp_ln66_fu_19750_p2(0) = '1') else 
        ap_phi_mux_i39_0_phi_fu_17792_p4;
    select_ln68_fu_19756_p3 <= 
        ap_const_lv4_0 when (icmp_ln66_fu_19750_p2(0) = '1') else 
        ap_phi_mux_j40_0_phi_fu_17803_p4;
    select_ln80_fu_20173_p3 <= 
        ap_const_lv8_1 when (icmp_ln80_fu_19998_p2(0) = '1') else 
        add_ln80_fu_20167_p2;
    select_ln82_1_fu_20012_p3 <= 
        i_5_fu_19992_p2 when (icmp_ln80_fu_19998_p2(0) = '1') else 
        ap_phi_mux_i52_0_phi_fu_17825_p4;
    select_ln82_2_fu_20036_p3 <= 
        shl_ln203_mid1_fu_20028_p3 when (icmp_ln80_fu_19998_p2(0) = '1') else 
        shl_ln_fu_19952_p3;
    select_ln82_3_fu_20050_p3 <= 
        add_ln203_24_fu_20044_p2 when (icmp_ln80_fu_19998_p2(0) = '1') else 
        add_ln203_fu_19974_p2;
    select_ln82_4_fu_20088_p3 <= 
        ap_const_lv5_0 when (or_ln82_fu_20082_p2(0) = '1') else 
        k54_0_reg_17854;
    select_ln82_5_fu_20096_p3 <= 
        j_2_fu_20076_p2 when (and_ln82_fu_20070_p2(0) = '1') else 
        select_ln82_fu_20004_p3;
    select_ln82_6_fu_20124_p3 <= 
        add_ln203_27_fu_20118_p2 when (and_ln82_fu_20070_p2(0) = '1') else 
        select_ln82_3_fu_20050_p3;
    select_ln82_fu_20004_p3 <= 
        ap_const_lv3_0 when (icmp_ln80_fu_19998_p2(0) = '1') else 
        ap_phi_mux_j53_0_phi_fu_17847_p4;
    select_ln964_fu_20881_p3 <= 
        ap_const_lv8_7F when (tmp_170_fu_20873_p3(0) = '1') else 
        ap_const_lv8_7E;
        sext_ln1117_fu_20378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1117_fu_20372_p2),64));

        sext_ln1265_3_fu_20612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dense_out_bias_V_q0),14));

    sext_ln1265_fu_20427_p0 <= dense_2_bias_V_q0;
        sext_ln1265_fu_20427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1265_fu_20427_p0),14));

        sext_ln203_1_fu_19141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_14_fu_19136_p2),64));

        sext_ln203_2_fu_19176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_15_fu_19171_p2),64));

        sext_ln203_3_fu_19216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_16_fu_19211_p2),64));

        sext_ln203_4_fu_19251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_17_fu_19246_p2),64));

        sext_ln203_fu_19070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln203_fu_19064_p2),64));

        sext_ln54_1_fu_19515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln54_fu_19510_p2),64));

        sext_ln54_2_fu_19537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln54_1_fu_19532_p2),64));

        sext_ln54_3_fu_19410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln54_2_fu_19405_p2),64));

        sext_ln54_4_fu_19432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln54_3_fu_19427_p2),64));

        sext_ln54_fu_19468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln54_2_reg_21303_pp2_iter1_reg),64));

        sext_ln581_fu_18851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_reg_21056),32));

    sext_ln581cast_fu_18867_p1 <= sext_ln581_fu_18851_p1(14 - 1 downto 0);
    sext_ln703_fu_20440_p0 <= dense_2_bias_V_q0;
        sext_ln703_fu_20440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_20440_p0),13));

    sh_amt_fu_18667_p3 <= 
        add_ln581_fu_18655_p2 when (icmp_ln581_fu_18649_p2(0) = '1') else 
        sub_ln581_fu_18661_p2;
    shl_ln203_mid1_fu_20028_p3 <= (i_5_fu_19992_p2 & ap_const_lv2_0);
    shl_ln604_fu_18871_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln583_reg_21061),to_integer(unsigned('0' & sext_ln581cast_fu_18867_p1(14-1 downto 0)))));
    shl_ln958_fu_20841_p2 <= std_logic_vector(shift_left(unsigned(m_fu_20822_p1),to_integer(unsigned('0' & sub_ln958_fu_20836_p2(31-1 downto 0)))));
    shl_ln_fu_19952_p3 <= (ap_phi_mux_i52_0_phi_fu_17825_p4 & ap_const_lv2_0);
    sub_ln1117_fu_20366_p2 <= std_logic_vector(unsigned(zext_ln1117_fu_20350_p1) - unsigned(zext_ln1117_158_fu_20362_p1));
    sub_ln203_1_fu_19305_p2 <= std_logic_vector(unsigned(zext_ln203_42_fu_19289_p1) - unsigned(zext_ln203_43_fu_19301_p1));
    sub_ln203_2_fu_19367_p2 <= std_logic_vector(unsigned(zext_ln203_44_fu_19351_p1) - unsigned(zext_ln203_45_fu_19363_p1));
    sub_ln203_fu_19064_p2 <= std_logic_vector(unsigned(zext_ln203_36_fu_19049_p1) - unsigned(zext_ln203_37_fu_19060_p1));
    sub_ln581_fu_18661_p2 <= std_logic_vector(unsigned(ap_const_lv12_8) - unsigned(F2_fu_18643_p2));
    sub_ln944_fu_20694_p2 <= std_logic_vector(unsigned(ap_const_lv32_E) - unsigned(l_fu_20686_p3));
    sub_ln947_fu_20730_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) - unsigned(trunc_ln947_fu_20726_p1));
    sub_ln958_fu_20836_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln944_reg_30206));
    sub_ln964_fu_20889_p2 <= std_logic_vector(unsigned(ap_const_lv8_6) - unsigned(trunc_ln943_reg_30222));
    sum_V_fu_20418_p4 <= grp_fu_20949_p3(21 downto 8);
    tmp_10_fu_20900_p3 <= (p_Result_31_reg_30196 & add_ln964_fu_20894_p2);
    tmp_148_fu_18819_p3 <= (zext_ln203_7_mid2_v_fu_18805_p4 & ap_const_lv3_0);
    tmp_149_fu_18827_p3 <= (zext_ln203_7_mid2_v_fu_18805_p4 & ap_const_lv1_0);
    tmp_150_fu_19042_p3 <= (select_ln40_1_reg_21106 & ap_const_lv3_0);
    tmp_151_fu_19053_p3 <= (select_ln40_1_reg_21106 & ap_const_lv1_0);
    tmp_152_fu_19281_p3 <= (ap_phi_mux_i26_0_phi_fu_17759_p4 & ap_const_lv3_0);
    tmp_153_fu_19293_p3 <= (ap_phi_mux_i26_0_phi_fu_17759_p4 & ap_const_lv1_0);
    tmp_154_fu_18916_p4 <= mul_ln203_fu_18910_p2(11 downto 7);
    tmp_155_fu_19007_p3 <= (grp_fu_20931_p3 & ap_const_lv1_0);
    tmp_156_fu_19343_p3 <= (i_2_fu_19323_p2 & ap_const_lv3_0);
    tmp_157_fu_19355_p3 <= (i_2_fu_19323_p2 & ap_const_lv1_0);
    tmp_158_fu_19638_p3 <= (zext_ln203_mid2_v_reg_21448 & ap_const_lv2_0);
    tmp_160_fu_19780_p3 <= (grp_fu_20940_p3 & ap_const_lv4_0);
    tmp_161_fu_20184_p3 <= (select_ln82_1_reg_29909 & ap_const_lv2_0);
    tmp_162_fu_20342_p3 <= (select_ln14_fu_20312_p3 & ap_const_lv5_0);
    tmp_163_fu_20354_p3 <= (select_ln14_fu_20312_p3 & ap_const_lv1_0);
    tmp_164_fu_20456_p3 <= add_ln703_fu_20444_p2(13 downto 13);
    tmp_165_fu_20527_p3 <= (select_ln48_fu_20497_p3 & ap_const_lv3_0);
    tmp_166_fu_20539_p3 <= (select_ln48_fu_20497_p3 & ap_const_lv1_0);
    tmp_168_fu_20710_p4 <= lsb_index_fu_20704_p2(31 downto 1);
    tmp_169_fu_20764_p3 <= lsb_index_fu_20704_p2(31 downto 31);
    tmp_170_fu_20873_p3 <= m_8_fu_20854_p2(25 downto 25);
    tmp_189_cast_fu_20210_p3 <= (add_ln203_25_fu_20204_p2 & ap_const_lv4_0);
    tmp_2_fu_18611_p3 <= (ap_const_lv1_1 & trunc_ln565_fu_18607_p1);
    tmp_V_9_fu_20660_p3 <= 
        tmp_V_fu_20654_p2 when (p_Result_31_fu_20646_p3(0) = '1') else 
        prediction_V_q0;
    tmp_V_fu_20654_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(prediction_V_q0));
    tmp_fu_18700_p3 <= bitcast_ln696_fu_18697_p1(31 downto 31);
    trunc_ln203_1_fu_19651_p1 <= grp_fu_19395_p2(3 - 1 downto 0);
    trunc_ln203_fu_18903_p1 <= grp_fu_18555_p2(3 - 1 downto 0);
    trunc_ln28_fu_18792_p1 <= grp_fu_18541_p2(3 - 1 downto 0);
    trunc_ln54_fu_19506_p1 <= grp_fu_19381_p2(3 - 1 downto 0);
    trunc_ln556_fu_18581_p1 <= ireg_V_fu_18577_p1(63 - 1 downto 0);
    trunc_ln565_fu_18607_p1 <= ireg_V_fu_18577_p1(52 - 1 downto 0);
    trunc_ln583_fu_18681_p1 <= man_V_2_fu_18629_p3(14 - 1 downto 0);
    trunc_ln586_fu_18863_p1 <= ashr_ln586_fu_18858_p2(14 - 1 downto 0);
    trunc_ln943_fu_20818_p1 <= l_fu_20686_p3(8 - 1 downto 0);
    trunc_ln944_fu_20700_p1 <= sub_ln944_fu_20694_p2(14 - 1 downto 0);
    trunc_ln947_fu_20726_p1 <= sub_ln944_fu_20694_p2(4 - 1 downto 0);
    trunc_ln_fu_20431_p4 <= grp_fu_20949_p3(20 downto 8);
    w_sum_V_fu_20603_p4 <= grp_fu_20959_p3(21 downto 8);
    xor_ln571_fu_18716_p2 <= (icmp_ln571_fu_18637_p2 xor ap_const_lv1_1);
    xor_ln581_fu_18780_p2 <= (or_ln581_fu_18774_p2 xor ap_const_lv1_1);
    xor_ln582_fu_18742_p2 <= (or_ln582_fu_18736_p2 xor ap_const_lv1_1);
    xor_ln585_fu_18754_p2 <= (icmp_ln585_fu_18685_p2 xor ap_const_lv1_1);
    xor_ln82_fu_20058_p2 <= (icmp_ln80_fu_19998_p2 xor ap_const_lv1_1);
    xor_ln949_fu_20772_p2 <= (tmp_169_fu_20764_p3 xor ap_const_lv1_1);
    zext_ln1116_28_fu_20547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_166_fu_20539_p3),9));
    zext_ln1116_29_fu_20563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1116_18_fu_20557_p2),64));
    zext_ln1116_fu_20535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_165_fu_20527_p3),9));
    zext_ln1117_158_fu_20362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_163_fu_20354_p3),12));
    zext_ln1117_fu_20350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_162_fu_20342_p3),12));
    zext_ln120_fu_20635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i55_0_reg_17955),64));
    zext_ln13_fu_20333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_1_fu_20320_p3),12));
    zext_ln14_1_fu_20337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_fu_20312_p3),64));
    zext_ln14_fu_20328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_1_fu_20320_p3),64));
    zext_ln203_10_fu_19948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i52_0_phi_fu_17825_p4),4));
    zext_ln203_11_fu_19960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_j53_0_phi_fu_17847_p4),4));
    zext_ln203_12_fu_19970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_1_fu_19964_p2),5));
    zext_ln203_26_fu_20020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_5_fu_19992_p2),5));
    zext_ln203_28_fu_20104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_2_fu_20076_p2),4));
    zext_ln203_29_fu_20114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_26_fu_20108_p2),5));
    zext_ln203_30_fu_18835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_149_fu_18827_p3),8));
    zext_ln203_32_fu_18926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_154_fu_18916_p4),8));
    zext_ln203_33_fu_18936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_12_fu_18930_p2),64));
    zext_ln203_34_fu_18949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_13_fu_18943_p2),64));
    zext_ln203_36_fu_19049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_150_fu_19042_p3),9));
    zext_ln203_37_fu_19060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_151_fu_19053_p3),9));
    zext_ln203_38_fu_19106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_fu_19100_p2),64));
    zext_ln203_40_fu_19014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_155_fu_19007_p3),64));
    zext_ln203_41_fu_19035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_1_fu_19027_p3),64));
    zext_ln203_42_fu_19289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_152_fu_19281_p3),8));
    zext_ln203_43_fu_19301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_153_fu_19293_p3),8));
    zext_ln203_44_fu_19351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_156_fu_19343_p3),8));
    zext_ln203_45_fu_19363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_157_fu_19355_p3),8));
    zext_ln203_46_fu_19635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln203_mid2_v_reg_21448),6));
    zext_ln203_48_fu_19655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_159_reg_21757),6));
    zext_ln203_49_fu_19664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_20_fu_19658_p2),64));
    zext_ln203_50_fu_19692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_21_fu_19686_p2),64));
    zext_ln203_53_fu_19787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_160_fu_19780_p3),64));
    zext_ln203_54_fu_19798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_3_fu_19792_p2),64));
    zext_ln203_55_fu_19808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_4_fu_19803_p2),64));
    zext_ln203_56_fu_19818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_5_fu_19813_p2),64));
    zext_ln203_57_fu_19828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_6_fu_19823_p2),64));
    zext_ln203_58_fu_19838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_7_fu_19833_p2),64));
    zext_ln203_59_fu_19848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_8_fu_19843_p2),64));
    zext_ln203_60_fu_19858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_9_fu_19853_p2),64));
    zext_ln203_61_fu_19868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_10_fu_19863_p2),64));
    zext_ln203_62_fu_19878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_11_fu_19873_p2),64));
    zext_ln203_63_fu_19888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_12_fu_19883_p2),64));
    zext_ln203_64_fu_19898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_13_fu_19893_p2),64));
    zext_ln203_65_fu_19908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_14_fu_19903_p2),64));
    zext_ln203_66_fu_19918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_15_fu_19913_p2),64));
    zext_ln203_67_fu_19928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_16_fu_19923_p2),64));
    zext_ln203_68_fu_19938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln203_17_fu_19933_p2),64));
    zext_ln203_69_fu_20181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln82_1_reg_29909),6));
    zext_ln203_70_fu_20191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_161_fu_20184_p3),6));
    zext_ln203_71_fu_20218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln82_4_reg_29916),10));
    zext_ln203_72_fu_20227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_28_fu_20221_p2),64));
    zext_ln203_7_mid2_v_fu_18805_p4 <= mul_ln28_fu_18799_p2(11 downto 7);
    zext_ln203_fu_18815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln203_7_mid2_v_fu_18805_p4),8));
    zext_ln27_fu_18573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln28_reg_21007_pp0_iter4_reg),64));
    zext_ln461_fu_18603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_fu_18593_p4),12));
    zext_ln47_fu_20518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln48_1_fu_20505_p3),9));
    zext_ln48_1_fu_20522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln48_fu_20497_p3),64));
    zext_ln48_fu_20513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln48_1_fu_20505_p3),64));
    zext_ln54_1_fu_19489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln54_fu_19484_p2),64));
    zext_ln586_fu_18854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln581_fu_18851_p1),54));
    zext_ln82_1_fu_20201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln82_5_reg_29921),6));
    zext_ln82_2_fu_20132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln82_4_fu_20088_p3),64));
    zext_ln82_fu_20024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln82_1_fu_20012_p3),4));
    zext_ln947_fu_20736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln947_fu_20730_p2),14));
end behav;
