Drill report for Logic_0.kicad_pcb
Created on Mon Jun 12 21:26:12 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Logic_0.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (10 holes)
    T2  0.400mm  0.0157"  (14 holes)
    T3  0.500mm  0.0197"  (112 holes)
    T4  1.000mm  0.0394"  (16 holes)
    T5  3.200mm  0.1260"  (4 holes)

    Total plated holes count 156


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
