Flow report for VHDLproject
Mon Jun 19 22:06:14 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+-------------------------------+----------------------------------------------+
; Flow Status                   ; Successful - Mon Jun 19 22:06:14 2017        ;
; Quartus II Version            ; 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition ;
; Revision Name                 ; VHDLproject                                  ;
; Top-level Entity Name         ; VHDLproject                                  ;
; Family                        ; Stratix III                                  ;
; Device                        ; EP3SL70F484C4                                ;
; Timing Models                 ; Final                                        ;
; Met timing requirements       ; N/A                                          ;
; Logic utilization             ; < 1 %                                        ;
;     Combinational ALUTs       ; 39 / 54,000 ( < 1 % )                        ;
;     Memory ALUTs              ; 0 / 27,000 ( 0 % )                           ;
;     Dedicated logic registers ; 0 / 54,000 ( 0 % )                           ;
; Total registers               ; 0                                            ;
; Total pins                    ; 15 / 296 ( 5 % )                             ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0 / 2,267,136 ( 0 % )                        ;
; DSP block 18-bit elements     ; 0 / 288 ( 0 % )                              ;
; Total PLLs                    ; 0 / 4 ( 0 % )                                ;
; Total DLLs                    ; 0 / 4 ( 0 % )                                ;
+-------------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/19/2017 22:05:39 ;
; Main task         ; Compilation         ;
; Revision Name     ; VHDLproject         ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                        ;
+------------------------------------+-----------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                                               ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+-----------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 1098362875538.149790273916712                       ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog Hdl                                         ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim-Altera (Verilog)                           ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                     ; 1 ps                                                ; --            ; --          ; eda_simulation ;
; IP_TOOL_NAME                       ; ALTPLL                                              ; --            ; --          ; --             ;
; IP_TOOL_VERSION                    ; 9.1                                                 ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP             ; 85                                                  ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP             ; 0                                                   ; --            ; --          ; --             ;
; MISC_FILE                          ; c:/codemasters/altera/91sp1/quartus/projektVHDL.dpf ; --            ; --          ; --             ;
; MISC_FILE                          ; pll.bsf                                             ; --            ; --          ; --             ;
; MISC_FILE                          ; pll_bb.v                                            ; --            ; --          ; --             ;
; MISC_FILE                          ; pll.ppf                                             ; --            ; --          ; --             ;
; MISC_FILE                          ; C:/Codemasters/altera/91sp1/quartus/projektVHDL.dpf ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE        ; 1.1V                                                ; --            ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                                            ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                                              ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                                                 ; --            ; --          ; eda_blast_fpga ;
+------------------------------------+-----------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:05     ; 1.0                     ; 268 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:14     ; 1.0                     ; 389 MB              ; 00:00:13                           ;
; Assembler                 ; 00:00:09     ; 1.0                     ; 350 MB              ; 00:00:07                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 1.0                     ; 288 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 222 MB              ; 00:00:01                           ;
; Total                     ; 00:00:29     ; --                      ; --                  ; 00:00:24                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                            ;
+---------------------------+------------------+---------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+---------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis      ; Konrad-DELL      ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                    ; Konrad-DELL      ; Windows Vista ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; Konrad-DELL      ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler                 ; Konrad-DELL      ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Konrad-DELL      ; Windows Vista ; 6.2        ; x86_64         ;
+---------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off VHDLproject -c VHDLproject
quartus_fit --read_settings_files=off --write_settings_files=off VHDLproject -c VHDLproject
quartus_sta VHDLproject -c VHDLproject
quartus_asm --read_settings_files=off --write_settings_files=off VHDLproject -c VHDLproject
quartus_eda --read_settings_files=off --write_settings_files=off VHDLproject -c VHDLproject



