// Seed: 861587337
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri1 id_6
    , id_16,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    input wor id_10,
    input wand id_11,
    output supply0 id_12,
    output wand id_13,
    output tri id_14
);
  tri1 id_17 = id_1 - {id_10{id_3++}};
  wire id_18;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply1 id_6
);
  assign id_4 = id_2;
  wire id_8;
  assign id_0 = 1;
  module_0(
      id_1, id_5, id_5, id_0, id_3, id_6, id_5, id_6, id_6, id_5, id_2, id_5, id_3, id_3, id_3
  );
  wire id_9;
endmodule
