User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/WriteLatency/RRAM/2048KB/2048KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 2MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 8
 - Row Activation   : 1 / 64
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 16 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 128
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 795.410um x 852.887um = 678394.723um^2
 |--- Mat Area      = 12.428um x 106.611um = 1324.990um^2   (4.788%)
 |--- Subarray Area = 6.214um x 51.568um = 320.451um^2   (4.949%)
 - Area Efficiency = 4.788%
Timing:
 -  Read Latency = 2.466ns
 |--- H-Tree Latency = 399.351ps
 |--- Mat Latency    = 2.066ns
    |--- Predecoder Latency = 122.411ps
    |--- Subarray Latency   = 1.944ns
       |--- Row Decoder Latency = 208.172ps
       |--- Bitline Latency     = 0.035ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 281.756ps
       |--- Precharge Latency   = 53.264ps
 - Write Latency = 20.546ns
 |--- H-Tree Latency = 199.675ps
 |--- Mat Latency    = 20.346ns
    |--- Predecoder Latency = 122.411ps
    |--- Subarray Latency   = 20.224ns
       |--- Row Decoder Latency = 208.172ps
       |--- Charge Latency      = 15.059ps
 - Read Bandwidth  = 8.943GB/s
 - Write Bandwidth = 791.136MB/s
Power:
 -  Read Dynamic Energy = 62.988pJ
 |--- H-Tree Dynamic Energy = 32.001pJ
 |--- Mat Dynamic Energy    = 3.873pJ per mat
    |--- Predecoder Dynamic Energy = 0.032pJ
    |--- Subarray Dynamic Energy   = 0.960pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 0.114pJ
       |--- Bitline & Cell Read Energy = 0.002pJ
       |--- Senseamp Dynamic Energy    = 0.601pJ
       |--- Mux Dynamic Energy         = 0.012pJ
       |--- Precharge Dynamic Energy   = 0.186pJ
 - Write Dynamic Energy = 115.928pJ
 |--- H-Tree Dynamic Energy = 32.001pJ
 |--- Mat Dynamic Energy    = 10.491pJ per mat
    |--- Predecoder Dynamic Energy = 0.032pJ
    |--- Subarray Dynamic Energy   = 2.615pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 0.114pJ
       |--- Mux Dynamic Energy         = 0.012pJ
 - Leakage Power = 1.398mW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 2.730uW per mat

Finished!
