{
  "module_name": "virtio_snd.h",
  "hash_id": "23021140febde39486ce1e58085c6f69d65417eb9d4c32a8fc21ee2b3d33e0a2",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/virtio_snd.h",
  "human_readable_source": " \n \n#ifndef VIRTIO_SND_IF_H\n#define VIRTIO_SND_IF_H\n\n#include <linux/virtio_types.h>\n\n \nstruct virtio_snd_config {\n\t \n\t__le32 jacks;\n\t \n\t__le32 streams;\n\t \n\t__le32 chmaps;\n};\n\nenum {\n\t \n\tVIRTIO_SND_VQ_CONTROL = 0,\n\tVIRTIO_SND_VQ_EVENT,\n\tVIRTIO_SND_VQ_TX,\n\tVIRTIO_SND_VQ_RX,\n\t \n\tVIRTIO_SND_VQ_MAX\n};\n\n \n\n \nenum {\n\tVIRTIO_SND_D_OUTPUT = 0,\n\tVIRTIO_SND_D_INPUT\n};\n\nenum {\n\t \n\tVIRTIO_SND_R_JACK_INFO = 1,\n\tVIRTIO_SND_R_JACK_REMAP,\n\n\t \n\tVIRTIO_SND_R_PCM_INFO = 0x0100,\n\tVIRTIO_SND_R_PCM_SET_PARAMS,\n\tVIRTIO_SND_R_PCM_PREPARE,\n\tVIRTIO_SND_R_PCM_RELEASE,\n\tVIRTIO_SND_R_PCM_START,\n\tVIRTIO_SND_R_PCM_STOP,\n\n\t \n\tVIRTIO_SND_R_CHMAP_INFO = 0x0200,\n\n\t \n\tVIRTIO_SND_EVT_JACK_CONNECTED = 0x1000,\n\tVIRTIO_SND_EVT_JACK_DISCONNECTED,\n\n\t \n\tVIRTIO_SND_EVT_PCM_PERIOD_ELAPSED = 0x1100,\n\tVIRTIO_SND_EVT_PCM_XRUN,\n\n\t \n\tVIRTIO_SND_S_OK = 0x8000,\n\tVIRTIO_SND_S_BAD_MSG,\n\tVIRTIO_SND_S_NOT_SUPP,\n\tVIRTIO_SND_S_IO_ERR\n};\n\n \nstruct virtio_snd_hdr {\n\t__le32 code;\n};\n\n \nstruct virtio_snd_event {\n\t \n\tstruct virtio_snd_hdr hdr;\n\t \n\t__le32 data;\n};\n\n \nstruct virtio_snd_query_info {\n\t \n\tstruct virtio_snd_hdr hdr;\n\t \n\t__le32 start_id;\n\t \n\t__le32 count;\n\t \n\t__le32 size;\n};\n\n \nstruct virtio_snd_info {\n\t \n\t__le32 hda_fn_nid;\n};\n\n \nstruct virtio_snd_jack_hdr {\n\t \n\tstruct virtio_snd_hdr hdr;\n\t \n\t__le32 jack_id;\n};\n\n \nenum {\n\tVIRTIO_SND_JACK_F_REMAP = 0\n};\n\nstruct virtio_snd_jack_info {\n\t \n\tstruct virtio_snd_info hdr;\n\t \n\t__le32 features;\n\t \n\t__le32 hda_reg_defconf;\n\t \n\t__le32 hda_reg_caps;\n\t \n\t__u8 connected;\n\n\t__u8 padding[7];\n};\n\n \nstruct virtio_snd_jack_remap {\n\t \n\tstruct virtio_snd_jack_hdr hdr;\n\t \n\t__le32 association;\n\t \n\t__le32 sequence;\n};\n\n \nstruct virtio_snd_pcm_hdr {\n\t \n\tstruct virtio_snd_hdr hdr;\n\t \n\t__le32 stream_id;\n};\n\n \nenum {\n\tVIRTIO_SND_PCM_F_SHMEM_HOST = 0,\n\tVIRTIO_SND_PCM_F_SHMEM_GUEST,\n\tVIRTIO_SND_PCM_F_MSG_POLLING,\n\tVIRTIO_SND_PCM_F_EVT_SHMEM_PERIODS,\n\tVIRTIO_SND_PCM_F_EVT_XRUNS\n};\n\n \nenum {\n\t \n\tVIRTIO_SND_PCM_FMT_IMA_ADPCM = 0,\t \n\tVIRTIO_SND_PCM_FMT_MU_LAW,\t\t \n\tVIRTIO_SND_PCM_FMT_A_LAW,\t\t \n\tVIRTIO_SND_PCM_FMT_S8,\t\t\t \n\tVIRTIO_SND_PCM_FMT_U8,\t\t\t \n\tVIRTIO_SND_PCM_FMT_S16,\t\t\t \n\tVIRTIO_SND_PCM_FMT_U16,\t\t\t \n\tVIRTIO_SND_PCM_FMT_S18_3,\t\t \n\tVIRTIO_SND_PCM_FMT_U18_3,\t\t \n\tVIRTIO_SND_PCM_FMT_S20_3,\t\t \n\tVIRTIO_SND_PCM_FMT_U20_3,\t\t \n\tVIRTIO_SND_PCM_FMT_S24_3,\t\t \n\tVIRTIO_SND_PCM_FMT_U24_3,\t\t \n\tVIRTIO_SND_PCM_FMT_S20,\t\t\t \n\tVIRTIO_SND_PCM_FMT_U20,\t\t\t \n\tVIRTIO_SND_PCM_FMT_S24,\t\t\t \n\tVIRTIO_SND_PCM_FMT_U24,\t\t\t \n\tVIRTIO_SND_PCM_FMT_S32,\t\t\t \n\tVIRTIO_SND_PCM_FMT_U32,\t\t\t \n\tVIRTIO_SND_PCM_FMT_FLOAT,\t\t \n\tVIRTIO_SND_PCM_FMT_FLOAT64,\t\t \n\t \n\tVIRTIO_SND_PCM_FMT_DSD_U8,\t\t \n\tVIRTIO_SND_PCM_FMT_DSD_U16,\t\t \n\tVIRTIO_SND_PCM_FMT_DSD_U32,\t\t \n\tVIRTIO_SND_PCM_FMT_IEC958_SUBFRAME\t \n};\n\n \nenum {\n\tVIRTIO_SND_PCM_RATE_5512 = 0,\n\tVIRTIO_SND_PCM_RATE_8000,\n\tVIRTIO_SND_PCM_RATE_11025,\n\tVIRTIO_SND_PCM_RATE_16000,\n\tVIRTIO_SND_PCM_RATE_22050,\n\tVIRTIO_SND_PCM_RATE_32000,\n\tVIRTIO_SND_PCM_RATE_44100,\n\tVIRTIO_SND_PCM_RATE_48000,\n\tVIRTIO_SND_PCM_RATE_64000,\n\tVIRTIO_SND_PCM_RATE_88200,\n\tVIRTIO_SND_PCM_RATE_96000,\n\tVIRTIO_SND_PCM_RATE_176400,\n\tVIRTIO_SND_PCM_RATE_192000,\n\tVIRTIO_SND_PCM_RATE_384000\n};\n\nstruct virtio_snd_pcm_info {\n\t \n\tstruct virtio_snd_info hdr;\n\t \n\t__le32 features;\n\t \n\t__le64 formats;\n\t \n\t__le64 rates;\n\t \n\t__u8 direction;\n\t \n\t__u8 channels_min;\n\t \n\t__u8 channels_max;\n\n\t__u8 padding[5];\n};\n\n \nstruct virtio_snd_pcm_set_params {\n\t \n\tstruct virtio_snd_pcm_hdr hdr;\n\t \n\t__le32 buffer_bytes;\n\t \n\t__le32 period_bytes;\n\t \n\t__le32 features;\n\t \n\t__u8 channels;\n\t \n\t__u8 format;\n\t \n\t__u8 rate;\n\n\t__u8 padding;\n};\n\n \n\n \nstruct virtio_snd_pcm_xfer {\n\t \n\t__le32 stream_id;\n};\n\n \nstruct virtio_snd_pcm_status {\n\t \n\t__le32 status;\n\t \n\t__le32 latency_bytes;\n};\n\n \nstruct virtio_snd_chmap_hdr {\n\t \n\tstruct virtio_snd_hdr hdr;\n\t \n\t__le32 chmap_id;\n};\n\n \nenum {\n\tVIRTIO_SND_CHMAP_NONE = 0,\t \n\tVIRTIO_SND_CHMAP_NA,\t\t \n\tVIRTIO_SND_CHMAP_MONO,\t\t \n\tVIRTIO_SND_CHMAP_FL,\t\t \n\tVIRTIO_SND_CHMAP_FR,\t\t \n\tVIRTIO_SND_CHMAP_RL,\t\t \n\tVIRTIO_SND_CHMAP_RR,\t\t \n\tVIRTIO_SND_CHMAP_FC,\t\t \n\tVIRTIO_SND_CHMAP_LFE,\t\t \n\tVIRTIO_SND_CHMAP_SL,\t\t \n\tVIRTIO_SND_CHMAP_SR,\t\t \n\tVIRTIO_SND_CHMAP_RC,\t\t \n\tVIRTIO_SND_CHMAP_FLC,\t\t \n\tVIRTIO_SND_CHMAP_FRC,\t\t \n\tVIRTIO_SND_CHMAP_RLC,\t\t \n\tVIRTIO_SND_CHMAP_RRC,\t\t \n\tVIRTIO_SND_CHMAP_FLW,\t\t \n\tVIRTIO_SND_CHMAP_FRW,\t\t \n\tVIRTIO_SND_CHMAP_FLH,\t\t \n\tVIRTIO_SND_CHMAP_FCH,\t\t \n\tVIRTIO_SND_CHMAP_FRH,\t\t \n\tVIRTIO_SND_CHMAP_TC,\t\t \n\tVIRTIO_SND_CHMAP_TFL,\t\t \n\tVIRTIO_SND_CHMAP_TFR,\t\t \n\tVIRTIO_SND_CHMAP_TFC,\t\t \n\tVIRTIO_SND_CHMAP_TRL,\t\t \n\tVIRTIO_SND_CHMAP_TRR,\t\t \n\tVIRTIO_SND_CHMAP_TRC,\t\t \n\tVIRTIO_SND_CHMAP_TFLC,\t\t \n\tVIRTIO_SND_CHMAP_TFRC,\t\t \n\tVIRTIO_SND_CHMAP_TSL,\t\t \n\tVIRTIO_SND_CHMAP_TSR,\t\t \n\tVIRTIO_SND_CHMAP_LLFE,\t\t \n\tVIRTIO_SND_CHMAP_RLFE,\t\t \n\tVIRTIO_SND_CHMAP_BC,\t\t \n\tVIRTIO_SND_CHMAP_BLC,\t\t \n\tVIRTIO_SND_CHMAP_BRC\t\t \n};\n\n \n#define VIRTIO_SND_CHMAP_MAX_SIZE\t18\n\nstruct virtio_snd_chmap_info {\n\t \n\tstruct virtio_snd_info hdr;\n\t \n\t__u8 direction;\n\t \n\t__u8 channels;\n\t \n\t__u8 positions[VIRTIO_SND_CHMAP_MAX_SIZE];\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}