#ifndef _FEC_CMIF_REG_MT6291_H_
#define _FEC_CMIF_REG_MT6291_H_

#ifndef _FEC_HW_REG_MT6291_H_
typedef volatile unsigned short* SRAMADDR;         /* SRAM addr is 16 bits  */
typedef volatile unsigned short  SRAMDATA;         /* SRAM data is 16 bits  */
typedef volatile unsigned short* APBADDR;          /* APB addr is 16 bits   */
typedef volatile unsigned short  APBDATA;          /* APB data is 16 bits   */
typedef volatile unsigned long*  APBADDR32;        /* APB addr is 32 bits   */
typedef volatile unsigned long   APBDATA32;        /* APB data is 32 bits   */
typedef volatile unsigned short* DPRAMADDR;        /* DPRAM addr is 16 bits */
typedef volatile signed   short* DPRAMADDR_S;      /* DPRAM addr is 16 bits */
typedef volatile unsigned short  DPRAMDATA;        /* DPRAM data is 16 bits */
#endif

#ifdef __LTE_L1SIM_SM__
#define CMIF_MD32_MEM_size                                                      0x3FD4
#else
#define CMIF_MD32_MEM_size                                                      0x2000
#endif

#if defined(__MD32__)
    #define CMIF_MD32_REG_BASE                                                  (0xD0358000)

    #if defined(__LTE_L1SIM__)
         #define CMIF_MD32_REG_BASE                                             (0xA7B58000)
    #endif

#else // For L1-Core
    //using macro instead of varaiable for good performance
    #define CMIF_MD32_0_REG_BASE                                                (0xA7B58000)//(0xA7B58000)
    #define CMIF_MD32_1_REG_BASE                                                (0xA3358000)//(0xA3B58000)
    #define CMIF_MD32_REG_BASE                                                  (CMIF_MD32_0_REG_BASE)
    #define CMIF_MD32_01_DIFF                                                   (CMIF_MD32_0_REG_BASE - CMIF_MD32_1_REG_BASE)
#endif

/* // old cmif setting fec to base address
#ifdef __LTE_L1SIM__
#define CMIF_MD32_REG_BASE                                                      (0xF7B58000)
#else
#define CMIF_MD32_REG_BASE                                                      (0xD0358000)
#endif
*/

#define FEC_CMIF_REG_BASE                                                       (CMIF_MD32_REG_BASE)
#define FEC_SYSTEM_REG_BASE                                                     (FEC_SYSTEM_OFFSET)
#define FEC_WTXUPC_REG_BASE                                                     (FEC_WTX_UPC_OFFSET)
#define FEC_WECH_REG_BASE                                                       (FEC_WECH_OFFSET)
#define FEC_HCH_REG_BASE                                                        (FEC_HCH_OFFSET)
#define FEC_WRXAGC_REG_BASE                                                     (FEC_WRXAGC_OFFSET)
#define FEC_LTPC_LTE_TPC_REG_BASE                                               (FEC_LTPC_OFFSET)
#define LTE_AGC_REG_BASE                                                        (FEC_LAGC_OFFSET)
#define FEC_MMTX_CTRL_REG_BASE                                                  (FEC_MMTX_CTRL_OFFSET)
#define FEC_MMRX_CTRL_REG_BASE                                                  (FEC_MMRX_CTRL_OFFSET)

#define CMIF_MD32_end                                                           (CMIF_MD32_REG_BASE + 0x0230)
#define FEC_CMIF_end                                                            (FEC_CMIF_REG_BASE + 0x2600)
#define FEC_SYSTEM_end                                                          (FEC_SYSTEM_REG_BASE + 0x00000020)
#define FEC_WTXUPC_end                                                          (FEC_WTXUPC_REG_BASE + 0x000006F0)
#define FEC_WECH_end                                                            (FEC_WECH_REG_BASE + 0x00000160 + 4*4)
#define FEC_HCH_end                                                             (FEC_HCH_REG_BASE + 0x00000008 + 2*4)
#define FEC_WRXAGC_end                                                          (FEC_WRXAGC_REG_BASE + 0x000004B8)
#define FEC_LTPC_LTE_TPC_end                                                    (FEC_LTPC_LTE_TPC_REG_BASE + 0x00000630 + 3*4)
#define LTE_AGC_end                                                             (LTE_AGC_REG_BASE + 0x00000DC4)
#define FEC_MMTX_CTRL_end                                                       (FEC_MMTX_CTRL_REG_BASE + 0x000000A4)
#define FEC_MMRX_CTRL_end                                                       (FEC_MMRX_CTRL_REG_BASE + 0x00000010)
// workaround because included in ul1d_reg_mt6293.h and conflict with mt6293m dsp_header_define_cmif.h
//#define M2C_WFI_IRQ_STA                                                         ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0000))
// workaround because included in ul1d_reg_mt6293.h and conflict with mt6293m dsp_header_define_cmif.h
//#define M2C_WFI_IRQ_MASK                                                        ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0004))
// workaround because included in ul1d_reg_mt6293.h and conflict with mt6293m dsp_header_define_cmif.h
//#define M2CTI_EVENT                                                             ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0008))
#define C2M_U3G_IRQ_STA                                                         ((APBADDR32)(CMIF_MD32_REG_BASE + 0x000C))
#define C2M_U3G_IRQ_CLR                                                         ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0010))
#define C2M_U4G_IRQ_STA                                                         ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0014))
#define C2M_U4G_IRQ_CLR                                                         ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0018))
// workaround because included in ul1d_reg_mt6293.h and conflict with mt6293m dsp_header_define_cmif.h
//#define M2C_U3G_IRQ_STA                                                         ((APBADDR32)(CMIF_MD32_REG_BASE + 0x001C))
// workaround because included in ul1d_reg_mt6293.h and conflict with mt6293m dsp_header_define_cmif.h
//#define M2C_U3G_IRQ_SET                                                         ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0020))
#define M2C_U4G_IRQ_STA                                                         ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0024))
#define M2C_U4G_IRQ_SET                                                         ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0028))
#define BOOT_UP_RDY                                                             ((APBADDR32)(CMIF_MD32_REG_BASE + 0x002C))
#define RESERVED_OS_LOG(n)                                                      ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0030 + (n)*4))   //n is from 0 to 63
#ifdef __LTE_L1SIM_SM__
#define CMIF_MD32_MEM_BASE                                                      ((APBADDR32)(CMIF_MD32_REG_BASE + 0x02C))
#else
#define CMIF_MD32_MEM_BASE                                                      ((APBADDR32)(CMIF_MD32_REG_BASE + 0x0200))
#endif
#define FEC_SYSTEM_OFFSET                                                       (FEC_CMIF_REG_BASE + 0x0230)
#define FEC_MMTX_CTRL_OFFSET                                                    (FEC_CMIF_REG_BASE + 0x0330)
#define FEC_LTPC_OFFSET                                                         (FEC_CMIF_REG_BASE + 0x0600)
#define FEC_LAGC_OFFSET                                                         (FEC_CMIF_REG_BASE + 0x1000)
#define FEC_HCH_OFFSET                                                          (FEC_CMIF_REG_BASE + 0x2000)
#define FEC_WTX_UPC_OFFSET                                                      (FEC_CMIF_REG_BASE + 0x2020)
#define FEC_WECH_OFFSET                                                         (FEC_CMIF_REG_BASE + 0x2720)
#define FEC_WRXAGC_OFFSET                                                       (FEC_CMIF_REG_BASE + 0x2C20)
#define FEC_MMRX_CTRL_OFFSET                                                    (FEC_CMIF_REG_BASE + 0x1E00)

#define FEC_W_SLEEP_ACK                                                         ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000000))
#define FEC_W_PM_DM_STATE                                                       ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000004))
#define FEC_W_ALLOW_SLEEP                                                       ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000008))
#define FEC_L_SLEEP_ACK                                                         ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x0000000C))
#define FEC_L_PM_DM_STATE                                                       ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000010))
#define FEC_L_ALLOW_SLEEP                                                       ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000014))
#define FEC1_L_SLEEP_ACK                                                        ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000018))
#define FEC1_L_PM_DM_STATE                                                      ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x0000001C))
#define FEC1_L_ALLOW_SLEEP                                                      ((APBADDR32)(FEC_SYSTEM_REG_BASE + 0x00000020))

#define FEC_WTXUPC_CON                                                          ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000000))
#define FEC_WTXUPC_PAR_Cn(n)                                                    ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000004 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_PINI                                                         ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000000C))
#define FEC_WTXUPC_SEC_BACKOFF                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000010))
#define FEC_WTXUPC_SEC_EN                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000014))
#define FEC_WTXUPC_CBW                                                          ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000018))
#define FEC_WTXUPC_UPC_SLOTEN_Cn(n)                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000020 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_SLOT0_Cn(n)                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000028 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_SLOT1_Cn(n)                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000030 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_CPC_SLOT0_Cn(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000038 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_CPC_SLOT1_Cn(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000040 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_CPC_SLOT_EN_Cn(n)                                            ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000048 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_CPC_ENABLE                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000050))
#define FEC_WTXUPC_CPC_SLOT_STATUS_Cn(n)                                        ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000054 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_PC_OFFSET                                                    ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000005C))
#define FEC_WTXUPC_PSP1_SLOTEN                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000060))
#define FEC_WTXUPC_PSP1_OFFSETn(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000064 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_PSP1_OFFSET_CON                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000070))
#define FEC_WTXUPC_PSQ1_SLOTEN                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000074))
#define FEC_WTXUPC_PSQ1_OFFSET                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000078))
#define FEC_WTXUPC_PDP_PSP_OFFSET_n(n)                                          ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000007C + (n)*4))   //n is from 0 to 5
#define FEC_WTXUPC_ET_Tn_OFFSET(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000094 + (n)*4))   //n is from 0 to 3
#define FEC_WTXUPC_PA_PHCOMPn(n)                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000000B0 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_DCOMP                                                        ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000000BC))
#define FEC_WTXUPC_ASPOW                                                        ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000000C0))
#define FEC_WTXUPC_POWNET                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000000C4))
#define FEC_WTXUPC_NORMCON                                                      ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000000C8))
#define FEC_WTXUPC_NORMFACTOR_SW_Cn(n)                                          ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000000CC + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_GVGABB_SW_P_Cn(n)                                            ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000000D4 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_GVGABB_SW_Q_Cn(n)                                            ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000000DC + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_MPRCOEFn(n)                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000000E4 + (n)*4))   //n is from 0 to 9
#define FEC_WTXUPC_BETAUD_MIN                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000010C))
#define FEC_WTXUPC_DAC_TAR_DBn(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000110 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_PS_CON                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000130))
#define FEC_WTXUPC_VM_CON                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000134))
#define FEC_WTXUPC_VM                                                           ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000138))
#define FEC_WTXUPC_VM_OFF                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000013C))
#define FEC_WTXUPC_VM_SW                                                        ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000140))
#define FEC_WTXUPC_DC2DC_CON                                                    ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000144))
#define FEC_WTXUPC_DC2DC                                                        ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000148))
#define FEC_WTXUPC_DC2DC_OFF                                                    ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000014C))
#define FEC_WTXUPC_DC2DC_SW                                                     ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000150))
#define FEC_WTXUPC_DC2DC_SPI_ADDR0                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000154))
#define FEC_WTXUPC_DC2DC_SPI_DATAn(n)                                           ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000158 + (n)*4))   //n is from 0 to 3
#define FEC_WTXUPC_VBIAS_CON                                                    ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000170))
#define FEC_WTXUPC_VBIASDACn(n)                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000174 + (n)*4))   //n is from 0 to 3
#define FEC_WTXUPC_VBIAS_SW                                                     ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000188))
#define FEC_WTXUPC_PGABSI_CON                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000018C))
#define FEC_WTXUPC_PGABSIm_OFF(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000190 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_PGABSIm_MASK(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000198 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_PGABSIm_VALUE(n)                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000001A0 + (n)*4))   //n is from 0 to 1
#define FEC_WTXUPC_PGABSIm_SWk(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000001A8 + (n)*4))   //n is from 0 to 7
#define FEC_WTXUPC_PGA_COMP_IDX_SW                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000001C8))
#define FEC_WTXUPC_DET_GAIN_IDX_SW                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000001CC))
#define FEC_WTXUPC_MIPI_CON                                                     ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000001D0))
#define FEC_WTXUPC_MIPI                                                         ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000001D4))
#define FEC_WTXUPC_MIPI_SW                                                      ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000001D8))
#define FEC_WTXUPC_VPA_CON                                                      ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000001DC))
#define FEC_WTXUPC_PGACOMP_CON                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000001F8))
#define FEC_WTXUPC_ET_MIPI_OFFSET_0                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000204))
#define FEC_WTXUPC_ET_MIPI_OFFSET_1                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000208))
#define FEC_WTXUPC_ET_MIPI_OFFSET_2                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000020C))
#define FEC_WTXUPC_ET_MIPI_OFFSET_3                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000210))
#define FEC_WTXUPC_ET_MIPI_OFFSET_4                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000214))
#define FEC_WTXUPC_ET_OFFSET0                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000218))
#define FEC_WTXUPC_PS_ET_CON0                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000021C))
#define FEC_WTXUPC_ET_PTAR_OFF                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000220))
#define FEC_WTXUPC_PA_CON                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000224))
#define FEC_WTXUPC_GAIN                                                         ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000228))
#define FEC_WTXUPC_PAGAIN                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000022C))
#define FEC_WTXUPC_HYSTG                                                        ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000230))
#define FEC_WTXUPC_PRF_COMPDBn(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000234 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_PA_OCTLEV_CONn(n)                                            ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000240 + (n)*4))   //n is from 0 to 3
#define FEC_WTXUPC_PRF_PA_CHNG_CON                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000250))
#define FEC_WTXUPC_PRF_PA_mCHNG_HCOMPk(n)                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000254 + (n)*4))   //n is from 0 to 11
#define FEC_WTXUPC_PRF_PA_mCHNG_WCOMP(n)                                        ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000284 + (n)*4))   //n is from 0 to 5
#define FEC_WTXUPC_PGABSI_COMP                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000029C))
#define FEC_WTXUPC_PGABSI_COMP2                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000002A0))
#define FEC_WTXUPC_PGABSI_COMP3                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000002A4))
#define FEC_WTXUPC_PGABSI_RFBDY                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000002A8))
#define FEC_WTXUPC_PGABSI_OHGVGABBBDY                                           ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000002AC))
#define FEC_WTXUPC_PGABSI_GDETBDY                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000002B0))
#define FEC_WTXUPC_PGABSI_MEASEL                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000002B4))
#define FEC_WTXUPC_PGABSI_GPAn(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000002B8 + (n)*4))   //n is from 0 to 3
#define FEC_WTXUPC_PGABSI_RFDECn(n)                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000002C8 + (n)*4))   //n is from 0 to 27
#define FEC_WTXUPC_PGABSI_GAIN_LUTn(n)                                          ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000338 + (n)*4))   //n is from 0 to 27
#define FEC_WTXUPC_PGABSI_GDET_LUTn(n)                                          ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000003A8 + (n)*4))   //n is from 0 to 27
#define FEC_WTXUPC_ET_CON                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000418))
#define FEC_WTXUPC_ET_GMPRn(n)                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000041C + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_ET_GO_LUT_INI                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000428))
#define FEC_WTXUPC_ET_GO_LUTn(n)                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000042C + (n)*4))   //n is from 0 to 24
#define FEC_WTXUPC_ET_AMRMS                                                     ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000490))
#define FEC_WTXUPC_ET_VPA_LUT00(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000494 + (n)*4))   //n is from 0 to 15
#define FEC_WTXUPC_ET_PAR                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004D4))
#define FEC_WTXUPC_PD_CON                                                       ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004D8))
#define FEC_WTXUPC_PDCOMP_CON                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004DC))
#define FEC_WTXUPC_PDBSI_SHIFT                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004E0))
#define FEC_WTXUPC_PDBSI_MASK                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004E4))
#define FEC_WTXUPC_PDBSI_CON1                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004E8))
#define FEC_WTXUPC_PDBSI_CON2                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004EC))
#define FEC_WTXUPC_PDBSI_CON3                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004F0))
#define FEC_WTXUPC_PSEUDO_TPCIN                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004F4))
#define FEC_WTXUPC_FREQ_L1D                                                     ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004F8))
#define FEC_WTXUPC_FREQ_RFD                                                     ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000004FC))
#define FEC_WTXUPC_UPC_EN_STAn(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000508 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_ADDSC_STA0n(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000568 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_TPC_CMD_FAKE_C0                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000574))
#define FEC_WTXUPC_TPC_CMD_FAKE_C1                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000578))
#define FEC_WTXUPC_PTAR_STAn(n)                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000005BC + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_PTAR_REAL_STAn(n)                                            ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000005C8 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_PDPCCH_COMP_STAn(n)                                          ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000005D4 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_PRF_STAn(n)                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000005E0 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_PRF_DB_STAn(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000005EC + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_PRFTAR_STAn(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000005F8 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_DDPC_RPT_P1n(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000604 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_DDPC_RPT_P2n(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000610 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_DDPC_RPT_Q1n(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000061C + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_DDPC_RPT_Q2n(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000628 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_DDPC_DETBPI_CON(n)                                           ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000640 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_DDPC_ADC_CON(n)                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000650 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_DDPC_SAMPLE(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000660 + (n)*4))   //n is from 0 to 2
#define FEC_WTXUPC_AT_RFDET_CON                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000670))
#define FEC_WTXUPC_AT_ADC_CON                                                   ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000674))
#define FEC_WTXUPC_AT_MEAS0_CON0                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000678))
#define FEC_WTXUPC_AT_MEAS0_CON1                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000067C))
#define FEC_WTXUPC_AT_MEAS1_CON0                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000680))
#define FEC_WTXUPC_AT_MEAS1_CON1                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000684))
#define FEC_WTXUPC_AT_DETBPI0_CON                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000688))
#define FEC_WTXUPC_AT_DETBPI1_CON                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x0000068C))
#define FEC_WTXUPC_AT_DETMIPI0_CON                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000690))
#define FEC_WTXUPC_AT_DETMIPI1_CON                                              ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x00000694))
#define FEC_WTXUPC_EDC_RFDET_CON                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006A0))
#define FEC_WTXUPC_EDC_ADC_CON                                                  ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006A4))
#define FEC_WTXUPC_EDC_DETBPI_CON                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006A8))
#define FEC_WTXUPC_TDE_MEAS_CON0                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006AC))
#define FEC_WTXUPC_TDE_MEAS_CON1                                                ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006B0))
#define FEC_WTXUPC_ED_MEAS_CON0                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006B4))
#define FEC_WTXUPC_ED_MEAS_CON1                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006B8))
#define FEC_WTXUPC_ED_MEAS_CON2                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006BC))
#define FEC_WTXUPC_ED_MEAS_CON3                                                 ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006C0))
#define FEC_WTXUPC_CIM3_MEAS_CON0                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006C4))
#define FEC_WTXUPC_CIM3_MEAS_CON1                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006C8))
#define FEC_WTXUPC_OTFC_MEAS_CON(n)                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006D0 + (n)*4))   //n is from 0 to 3
#define FEC_WTXUPC_AT_MIPI_CON(n)                                               ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006E0 + (n)*4))   //n is from 0 to 3
#define FEC_WTXUPC_AEDC_FEATURE_CON                                             ((APBADDR32)(FEC_WTXUPC_REG_BASE + 0x000006F0))

#define FEC_WECH_RPILOT                                                         ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000000))
#define FEC_WECH_DPDCH_CNFGEN                                                   ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000004))
#define FEC_WECH_DPCHGAIN_n(n)                                                  ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000008 + (n)*4))   //n is from 0 to 1
#define FEC_WECH_UCHEN_FRM                                                      ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000010))
#define FEC_WECH_UCHENn(n)                                                      ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000014 + (n)*4))   //n is from 0 to 4
#define FEC_WECH_UBETAUCn(n)                                                    ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000028 + (n)*4))   //n is from 0 to 4
#define FEC_WECH_UBETAUD_m_SF_k(n)                                              ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000040 + (n)*4))   //n is from 0 to 19
#define FEC_WECH_UBETAUD_Rm_k(n)                                                ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000090 + (n)*4))   //n is from 0 to 11
#define FEC_WECH_UPC_RACH_ST                                                    ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000C0))
#define FEC_WECH_UPC_RACH_SP                                                    ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000C4))
#define FEC_WECH_UPC_RACH_MSG_ST                                                ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000C8))
#define FEC_WECH_UPC_RACH_MSG_SP                                                ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000CC))
#define FEC_WECH_UPC_RACH_PRE_ST                                                ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000D0))
#define FEC_WECH_UPC_RACH_PRE_SP                                                ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000D4))
#define FEC_WECH_UPC_RACH_ST_RF                                                 ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000D8))
#define FEC_WECH_UPC_RACH_SP_RF                                                 ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000DC))
#define FEC_WECH_UPC_RACH_MSG_ST_RF                                             ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000E0))
#define FEC_WECH_UPC_RACH_MSG_SP_RF                                             ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000E4))
#define FEC_WECH_UPC_RACH_PRE_ST_RF                                             ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000E8))
#define FEC_WECH_UPC_RACH_PRE_SP_RF                                             ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000EC))
#define FEC_WECH_UPC_RACH_NORM                                                  ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000F0))
#define FEC_WECH_UPC_RACH_PWR_n(n)                                              ((APBADDR32)(FEC_WECH_REG_BASE + 0x000000F8 + (n)*4))   //n is from 0 to 3
#define FEC_WECH_UPC_RACH_POW_n(n)                                              ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000108 + (n)*4))   //n is from 0 to 3
#define FEC_WECH_UPC_RACH_PGA_n(n)                                              ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000118 + (n)*4))   //n is from 0 to 2
#define FEC_WECH_UPC_RACH_PGA2_n(n)                                             ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000124 + (n)*4))   //n is from 0 to 2
#define FEC_WECH_UPC_RACH_PGA_COMP_IDX_n(n)                                     ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000130 + (n)*4))   //n is from 0 to 2
#define FEC_WECH_STA                                                            ((APBADDR32)(FEC_WECH_REG_BASE + 0x0000013C))
#define FEC_WECH_TXK_DELAY_SW_CFGn(n)                                           ((APBADDR32)(FEC_WECH_REG_BASE + 0x00000160 + (n)*4))   //n is from 0 to 4

#define FEC_HCH_HSDPCCH_CNFGEN                                                  ((APBADDR32)(FEC_HCH_REG_BASE + 0x00000000))
#define FEC_HCH_HSDPCCH_SYM_OFFSET                                              ((APBADDR32)(FEC_HCH_REG_BASE + 0x00000004))
#define FEC_HCH_HBETAn(n)                                                       ((APBADDR32)(FEC_HCH_REG_BASE + 0x00000008 + (n)*4))   //n is from 0 to 2

#define FEC_WAGC_INI_TIME_P0(n)                                                 ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000000 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_END_TIME_P0(n)                                                 ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000008 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_TIME_P1(n)                                                 ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000010 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_END_TIME_P1(n)                                                 ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000018 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_ANT_STA_P0(n)                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000020 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_ANT_STA_P1(n)                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000028 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_STA_P0(n)                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000030 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_STA_P1(n)                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000038 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CC_MASK_P0(n)                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000040 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CC_MASK_P1(n)                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000048 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000050))
#define FEC_WAGC_CON                                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000054))
#define FEC_WAGC_INI_WAGC_A0_P0(n)                                              ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000058 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C0_A0_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000060 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C1_A0_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000068 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C2_A0_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000070 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RF_DC_A0_P0(n)                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000078 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_DIG_DC_A0_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000080 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C0_A0_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000088 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C1_A0_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000090 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C2_A0_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000098 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P0(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000A0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RSSI_C2_A0_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000A8 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P0(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000B0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P0(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000B8 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P0(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000C0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_A0_P0(n)                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000C8 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C0_A0_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000D0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C1_A0_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000D8 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C2_A0_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000E0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RF_DC_A0_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000E8 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_DIG_DC_A0_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000F0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P0(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000000F8 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RSSI_C2_A0_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000100 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P0(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000108 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P0(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000110 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P0(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000118 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_DC_INIVALID0_A0_P0                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000120))
#define FEC_WAGC_DC_INIVALID1_A0_P0                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000124))
#define FEC_WAGC_DC_VALID0_A0_P0                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000128))
#define FEC_WAGC_DC_VALID1_A0_P0                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000012C))
#define FEC_WAGC_CON_A1_P0                                                      ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000130))
#define FEC_WAGC_INI_WAGC_A1_P0(n)                                              ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000134 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C0_A1_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000013C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C1_A1_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000144 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C2_A1_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000014C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RF_DC_A1_P0(n)                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000154 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_DIG_DC_A1_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000015C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C0_A1_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000164 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C1_A1_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000016C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C2_A1_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000174 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P0(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000017C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RSSI_C2_A1_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000184 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P0(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000018C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P0(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000194 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P0(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000019C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_A1_P0(n)                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001A4 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C0_A1_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001AC + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C1_A1_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001B4 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C2_A1_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001BC + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RF_DC_A1_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001C4 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_DIG_DC_A1_P0(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001CC + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P0(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001D4 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RSSI_C2_A1_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001DC + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P0(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001E4 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P0(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001EC + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P0(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001F4 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_DC_INIVALID0_A1_P0                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000001FC))
#define FEC_WAGC_DC_INIVALID1_A1_P0                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000200))
#define FEC_WAGC_DC_VALID0_A1_P0                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000204))
#define FEC_WAGC_DC_VALID1_A1_P0                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000208))
#define FEC_WAGC_CON_A0_P1                                                      ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000020C))
#define FEC_WAGC_INI_WAGC_A0_P1(n)                                              ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000210 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C0_A0_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000218 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C1_A0_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000220 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C2_A0_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000228 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RF_DC_A0_P1(n)                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000230 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_DIG_DC_A0_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000238 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C0_A0_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000240 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C1_A0_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000248 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C2_A0_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000250 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P1(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000258 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RSSI_C2_A0_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000260 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P1(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000268 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P1(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000270 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P1(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000278 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_A0_P1(n)                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000280 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C0_A0_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000288 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C1_A0_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000290 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C2_A0_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000298 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RF_DC_A0_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002A0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_DIG_DC_A0_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002A8 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P1(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002B0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RSSI_C2_A0_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002B8 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P1(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002C0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P1(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002C8 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P1(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002D0 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_DC_INIVALID0_A0_P1                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002D8))
#define FEC_WAGC_DC_INIVALID1_A0_P1                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002DC))
#define FEC_WAGC_DC_VALID0_A0_P1                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002E0))
#define FEC_WAGC_DC_VALID1_A0_P1                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002E4))
#define FEC_WAGC_CON_A1_P1                                                      ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002E8))
#define FEC_WAGC_INI_WAGC_A1_P1(n)                                              ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002EC + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C0_A1_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002F4 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C1_A1_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000002FC + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC_C2_A1_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000304 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RF_DC_A1_P1(n)                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000030C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_DIG_DC_A1_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000314 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C0_A1_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000031C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C1_A1_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000324 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_NCO_C2_A1_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000032C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P1(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000334 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_RSSI_C2_A1_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000033C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P1(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000344 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P1(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000034C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P1(n)                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000354 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_A1_P1(n)                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000035C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C0_A1_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000364 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C1_A1_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000036C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_WAGC_C2_A1_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000374 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RF_DC_A1_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000037C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_DIG_DC_A1_P1(n)                                           ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000384 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P1(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000038C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_RSSI_C2_A1_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000394 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P1(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000039C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P1(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003A4 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P1(n)                                       ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003AC + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_DC_INIVALID0_A1_P1                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003B4))
#define FEC_WAGC_DC_INIVALID1_A1_P1                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003B8))
#define FEC_WAGC_DC_VALID0_A1_P1                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003BC))
#define FEC_WAGC_DC_VALID1_A1_P1                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003C0))
#define FEC_WAGC_TEMP_INDEX                                                     ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003C4))
#define FEC_WAGC_SW_WAGC_A0_P0                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003C8))
#define FEC_WAGC_SW_WAGC_C0_A0_P0                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003CC))
#define FEC_WAGC_SW_WAGC_C1_A0_P0                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003D0))
#define FEC_WAGC_SW_WAGC_C2_A0_P0                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003D4))
#define FEC_WAGC_SW_RF_DC_A0_P0                                                 ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003D8))
#define FEC_WAGC_SW_DIG_DC_A0_P0                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003DC))
#define FEC_WAGC_SW_WAGC_A1_P0                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003E0))
#define FEC_WAGC_SW_WAGC_C0_A1_P0                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003E4))
#define FEC_WAGC_SW_WAGC_C1_A1_P0                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003E8))
#define FEC_WAGC_SW_WAGC_C2_A1_P0                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003EC))
#define FEC_WAGC_SW_RF_DC_A1_P0                                                 ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003F0))
#define FEC_WAGC_SW_DIG_DC_A1_P0                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003F4))
#define FEC_WAGC_SW_WAGC_A0_P1                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003F8))
#define FEC_WAGC_SW_WAGC_C0_A0_P1                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000003FC))
#define FEC_WAGC_SW_WAGC_C1_A0_P1                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000400))
#define FEC_WAGC_SW_WAGC_C2_A0_P1                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000404))
#define FEC_WAGC_SW_RF_DC_A0_P1                                                 ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000408))
#define FEC_WAGC_SW_DIG_DC_A0_P1                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000040C))
#define FEC_WAGC_SW_WAGC_A1_P1                                                  ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000410))
#define FEC_WAGC_SW_WAGC_C0_A1_P1                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000414))
#define FEC_WAGC_SW_WAGC_C1_A1_P1                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000418))
#define FEC_WAGC_SW_WAGC_C2_A1_P1                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000041C))
#define FEC_WAGC_SW_RF_DC_A1_P1                                                 ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000420))
#define FEC_WAGC_SW_DIG_DC_A1_P1                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000424))
#define FEC_WAGC_CURR_RSSI_C0_C1_A0                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000428))
#define FEC_WAGC_CURR_RSSI_C2_A0                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000042C))
#define FEC_WAGC_CURR_RSSI_C0_C1_A1                                             ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000430))
#define FEC_WAGC_CURR_RSSI_C2_A1                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000434))
#define FEC_WAGC_CENTER_NCO_MASK_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000438 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CENTER_NCO_MASK_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000440 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_CURR_STATUS_BUFFER_PTR                                         ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000448))
#define FEC_WAGC_PL_DATA_ADDR_A0_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000044C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_PL_DATA_ADDR_A1_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000454 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_PL_DATA_ADDR_A0_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000045C + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_PL_DATA_ADDR_A1_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000464 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_PL_DATA_LENGTH                                                 ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000046C))
#define FEC_WAGC_DC_TABLE_ADDR_P0(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000470 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_DC_TABLE_ADDR_P1(n)                                            ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000478 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_DC_TABLE_LENGTH                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000480))
#define FEC_WAGC_ADJUST_SETPOINT                                                ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000484))
#define FEC_WAGC_ARX_CON                                                        ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000488))
#define FEC_WAGC_REPORT_WPD_VALID                                               ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000048C))
#define FEC_WAGC_REPORT_AWPD                                                    ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000490))
#define FEC_WAGC_REPORT_DWPD_A0_P0                                              ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000494))
#define FEC_WAGC_REPORT_DWPD_A1_P0                                              ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x00000498))
#define FEC_WAGC_REPORT_DWPD_A0_P1                                              ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x0000049C))
#define FEC_WAGC_REPORT_DWPD_A1_P1                                              ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000004A0))
#define FEC_WAGC_RX_RF_FREQUENCY_P0(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000004A4 + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_RX_RF_FREQUENCY_P1(n)                                          ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000004AC + (n)*4))   //n is from 0 to 1
#define FEC_WAGC_REPORT_OB_P0                                                   ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000004B4))
#define FEC_WAGC_REPORT_OB_P1                                                   ((APBADDR32)(FEC_WRXAGC_REG_BASE + 0x000004B8))

#define FEC_WAGC_INI_TIME(path, cwin)                                           ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_TIME_P0(cwin))) + (path)*0x00000010))   //n is from 0 to 1
#define FEC_WAGC_END_TIME(path, cwin)                                           ((APBADDR32)(((kal_uint32)(FEC_WAGC_END_TIME_P0(cwin))) + (path)*0x00000010))   //n is from 0 to 1
#define FEC_WAGC_ANT_STA(path, cwin)                                            ((APBADDR32)(((kal_uint32)(FEC_WAGC_ANT_STA_P0(cwin)))  + (path)*0x00000008))   //n is from 0 to 1
#define FEC_WAGC_INI_STA(path, cwin)                                            ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_STA_P0(cwin)))  + (path)*0x00000008))   //n is from 0 to 1
#define FEC_WAGC_CC_MASK(path, cwin)                                            ((APBADDR32)(((kal_uint32)(FEC_WAGC_CC_MASK_P0(cwin)))  + (path)*0x00000008))   //n is from 0 to 1
#define FEC_WAGC_INI_WAGC(ant, path, cwin)                                      ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_WAGC_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_WAGC_C0(ant, path, cwin)                                   ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_WAGC_C0_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_WAGC_C1(ant, path, cwin)                                   ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_WAGC_C1_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_WAGC_C2(ant, path, cwin)                                   ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_WAGC_C2_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_RF_DC(ant, path, cwin)                                     ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_RF_DC_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_DIG_DC(ant, path, cwin)                                    ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_DIG_DC_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_NCO_C0(ant, path, cwin)                                    ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_NCO_C0_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_NCO_C1(ant, path, cwin)                                    ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_NCO_C1_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_NCO_C2(ant, path, cwin)                                    ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_NCO_C2_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_RSSI_C0_C1(ant, path, cwin)                                ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_RSSI_C0_C1_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_RSSI_C2(ant, path, cwin)                                   ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_RSSI_C2_A0_P0(cwin)))    + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_EQ_GAIN_C0(ant, path, cwin)                                ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_EQ_GAIN_C0_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_EQ_GAIN_C1(ant, path, cwin)                                ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_EQ_GAIN_C1_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_INI_EQ_GAIN_C2(ant, path, cwin)                                ((APBADDR32)(((kal_uint32)(FEC_WAGC_INI_EQ_GAIN_C2_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))   //n is from 0 to 1    
#define FEC_WAGC_CURR_WAGC(ant, path, cwin)                                     ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_WAGC_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_WAGC_C0(ant, path, cwin)                                  ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_WAGC_C0_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_WAGC_C1(ant, path, cwin)                                  ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_WAGC_C1_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_WAGC_C2(ant, path, cwin)                                  ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_WAGC_C2_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_RF_DC(ant, path, cwin)                                    ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_RF_DC_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_DIG_DC(ant, path, cwin)                                   ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_DIG_DC_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_RSSI_C0_C1(ant, path, cwin)                               ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_RSSI_C0_C1_A0_P0(cwin))) + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_RSSI_C2(ant, path, cwin)                                  ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_RSSI_C2_A0_P0(cwin)))    + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_EQ_GAIN_C0(ant, path, cwin)                               ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_EQ_GAIN_C0_A0_P0(cwin)))    + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_EQ_GAIN_C1(ant, path, cwin)                               ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_EQ_GAIN_C1_A0_P0(cwin)))    + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_CURR_EQ_GAIN_C2(ant, path, cwin)                               ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_EQ_GAIN_C2_A0_P0(cwin)))    + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_DC_INIVALID0(ant, path)                                        ((APBADDR32)(((kal_uint32)(FEC_WAGC_DC_INIVALID0_A0_P0)) + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_DC_INIVALID1(ant, path)                                        ((APBADDR32)(((kal_uint32)(FEC_WAGC_DC_INIVALID1_A0_P0)) + (2*path + ant)*(0x000000DC)))
#define FEC_WAGC_DC_VALID0(ant, path)                                           ((APBADDR32)(((kal_uint32)(FEC_WAGC_DC_VALID0_A0_P0))    + (2*path + ant)*(0x000000DC)))                                                                                           
#define FEC_WAGC_DC_VALID1(ant, path)                                           ((APBADDR32)(((kal_uint32)(FEC_WAGC_DC_VALID1_A0_P0))    + (2*path + ant)*(0x000000DC)))                   
#define FEC_WAGC_SW_WAGC(ant, path)                                             ((APBADDR32)(((kal_uint32)(FEC_WAGC_SW_WAGC_A0_P0))    + (2*path + ant)*(0x00000018)))
#define FEC_WAGC_SW_WAGC_C0(ant, path)                                          ((APBADDR32)(((kal_uint32)(FEC_WAGC_SW_WAGC_C0_A0_P0)) + (2*path + ant)*(0x00000018)))
#define FEC_WAGC_SW_WAGC_C1(ant, path)                                          ((APBADDR32)(((kal_uint32)(FEC_WAGC_SW_WAGC_C1_A0_P0)) + (2*path + ant)*(0x00000018)))
#define FEC_WAGC_SW_WAGC_C2(ant, path)                                          ((APBADDR32)(((kal_uint32)(FEC_WAGC_SW_WAGC_C2_A0_P0)) + (2*path + ant)*(0x00000018)))
#define FEC_WAGC_SW_RF_DC(ant, path)                                            ((APBADDR32)(((kal_uint32)(FEC_WAGC_SW_RF_DC_A0_P0))     + (2*path + ant)*(0x00000018)))
#define FEC_WAGC_SW_DIG_DC(ant, path)                                           ((APBADDR32)(((kal_uint32)(FEC_WAGC_SW_DIG_DC_A0_P0))     + (2*path + ant)*(0x00000018)))
#define FEC_WAGC_RSSI_C0_C1(ant)                                                ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_RSSI_C0_C1_A0)) + (ant)*(0x00000008)))
#define FEC_WAGC_RSSI_C2(ant)                                                   ((APBADDR32)(((kal_uint32)(FEC_WAGC_CURR_RSSI_C2_A0))    + (ant)*(0x00000008)))
#define FEC_WAGC_CENTER_NCO_MASK(path, cwin)                                    ((APBADDR32)(((kal_uint32)(FEC_WAGC_CENTER_NCO_MASK_P0(cwin))) + (path)*(0x00000008)))
#define FEC_WAGC_PL_DATA_ADDR(ant, path, cwin)                                  ((APBADDR32)(((kal_uint32)(FEC_WAGC_PL_DATA_ADDR_A0_P0(cwin))) + (2*path + ant)*0x00000008))   //n is from 0 to 1
#define FEC_WAGC_DC_TABLE_ADDR(path, cwin)                                      ((APBADDR32)(((kal_uint32)(FEC_WAGC_DC_TABLE_ADDR_P0(cwin))) + (path)*0x00000008))   //n is from 0 to 1
#define FEC_WAGC_RX_RF_FREQUENCY(path, cwin)                                    ((APBADDR32)(((kal_uint32)(FEC_WAGC_RX_RF_FREQUENCY_P0(cwin))) + (path)*0x00000008))   //n is from 0 to 1

#define FEC_LTPC_TX_CC_PARAM                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000000))
#define FEC_LTPC_TX_FREQ                                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000004))
#define FEC_LTPC_TX_FREQ_CC1                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000008))
#define FEC_LTPC_TX_FREQ_CENTRAL                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000000C))
#define FEC_LTPC_SET_PUCCH_RB_START_IDX                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000010))
#define FEC_LTPC_TEMP_IDX                                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000014))
#define FEC_LTPC_DFE_SFBDY_DIFF                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000020))
#define FEC_LTPC_DFE_SFBDY_DIFF_PRACH                                           ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000024))
#define FEC_LTPC_L0_TPC_MODE                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000040))
#define FEC_LTPC_L0_TX_SF_PARAMS                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000044))
#define FEC_LTPC_L0_TX_SF_PARAM_CC1                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000048))
#define FEC_LTPC_L0_TX_SFBDY                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000050))
#define FEC_LTPC_L0_TPC_ON_TIME                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000054))
#define FEC_LTPC_L0_SRS_TPC_ON_TIME                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000058))
#define FEC_LTPC_L0_TPC_ON_TIME_OFFSET                                          ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000005C))
#define FEC_LTPC_L0_TX_CC_MASK                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000060))
#define FEC_LTPC_L0_SYNC_ID                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000064))
#define FEC_LTPC_L0_RESET_ERROR                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000068))
#define FEC_LTPC_L0_CANCELREQUEST                                               ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000006C))
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000090))
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000094))
#define FEC_LTPC_L0_SRS_PARAMS_RB_START                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000098))
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000009C))
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_CC1                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000A0))
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_CC1                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000A4))
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000A8))
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000AC))
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000B0))
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000B4))
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_CC1                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000B8))
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_CC1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000BC))
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000C0))
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000C4))
#define FEC_LTPC_L0_SRS_POWER                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000C8))
#define FEC_LTPC_L0_SRS_POWER_SHARING                                           ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000CC))
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000D0))
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_CC1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000D4))
#define FEC_LTPC_L0_SLOT0_POWER                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000D8))
#define FEC_LTPC_L0_SLOT0_POWER_SHARING                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000DC))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000E0))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000E4))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000E8))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000EC))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000F0))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000F4))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000F8))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000000FC))
#define FEC_LTPC_L0_PRACH_PARAMS_RB_START                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000100))
#define FEC_LTPC_L0_PRACH_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000104))
#define FEC_LTPC_L0_PRACH_ANTI_DROOPING                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000108))
#define FEC_LTPC_L0_PRACH_PARAMS_FORMAT                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000010C))
#define FEC_LTPC_L0_FOR_TPC_HW_VAL                                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000110))
#define FEC_LTPC_L0_FORCE_BB_BACKOFF                                            ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000114))
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000118))
#define FEC_LTPC_L0_COUPLER_LOSS                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000011C))
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL                                          ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000120))
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000124))
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000128))
#define FEC_LTPC_L0_COUPLER_LOSS_SRS0                                           ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000012C))
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000130))
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000134))
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000138))
#define FEC_LTPC_L0_COUPLER_LOSS_SRS1                                           ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000013C))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000140))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000144))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000148))
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000014C))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000150))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000154))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000158))
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000015C))
#define FEC_LTPC_L1_TPC_MODE                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000240))
#define FEC_LTPC_L1_TX_SF_PARAMS                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000244))
#define FEC_LTPC_L1_TX_SF_PARAM_CC1                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000248))
#define FEC_LTPC_L1_TX_SFBDY                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000250))
#define FEC_LTPC_L1_TPC_ON_TIME                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000254))
#define FEC_LTPC_L1_SRS_TPC_ON_TIME                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000258))
#define FEC_LTPC_L1_TPC_ON_TIME_OFFSET                                          ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000025C))
#define FEC_LTPC_L1_TX_CC_MASK                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000260))
#define FEC_LTPC_L1_SYNC_ID                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000264))
#define FEC_LTPC_L1_RESET_ERROR                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000268))
#define FEC_LTPC_L1_CANCELREQUEST                                               ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000026C))
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000290))
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000294))
#define FEC_LTPC_L1_SRS_PARAMS_RB_START                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000298))
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000029C))
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_CC1                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002A0))
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_CC1                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002A4))
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002A8))
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002AC))
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002B0))
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002B4))
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_CC1                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002B8))
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_CC1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002BC))
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002C0))
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002C4))
#define FEC_LTPC_L1_SRS_POWER                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002C8))
#define FEC_LTPC_L1_SRS_POWER_SHARING                                           ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002CC))
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002D0))
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_CC1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002D4))
#define FEC_LTPC_L1_SLOT0_POWER                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002D8))
#define FEC_LTPC_L1_SLOT0_POWER_SHARING                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002DC))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002E0))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002E4))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002E8))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002EC))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002F0))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002F4))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002F8))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000002FC))
#define FEC_LTPC_L1_PRACH_PARAMS_RB_START                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000300))
#define FEC_LTPC_L1_PRACH_PA_NOMINAL_GAIN_DB_0                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000304))
#define FEC_LTPC_L1_PRACH_ANTI_DROOPING                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000308))
#define FEC_LTPC_L1_PRACH_PARAMS_FORMAT                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000030C))
#define FEC_LTPC_L1_FOR_TPC_HW_VAL                                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000310))
#define FEC_LTPC_L1_FORCE_BB_BACKOFF                                            ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000314))
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000318))
#define FEC_LTPC_L1_COUPLER_LOSS                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000031C))
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL                                          ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000320))
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000324))
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000328))
#define FEC_LTPC_L1_COUPLER_LOSS_SRS0                                           ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000032C))
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000330))
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000334))
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000338))
#define FEC_LTPC_L1_COUPLER_LOSS_SRS1                                           ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000033C))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000340))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000344))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000348))
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000034C))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000350))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000354))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000358))
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000035C))
#define FEC_LTPC_L0_DDPC_RPT0                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000440))
#define FEC_LTPC_L0_DDPC_RPT1                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000444))
#define FEC_LTPC_L0_DDPC_RPT2                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000448))
#define FEC_LTPC_L0_DDPC_RPT3                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000044C))
#define FEC_LTPC_L0_DDPC_RPT4                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000450))
#define FEC_LTPC_L1_DDPC_RPT0                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000460))
#define FEC_LTPC_L1_DDPC_RPT1                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000464))
#define FEC_LTPC_L1_DDPC_RPT2                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000468))
#define FEC_LTPC_L1_DDPC_RPT3                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000046C))
#define FEC_LTPC_L1_DDPC_RPT4                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000470))
#define FEC_LTPC_DDPC_DETBPI_CON(n)                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000480 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DDPC_RFDET_CON(n)                                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000490 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DDPC_ADC_CON(n)                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004A0 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DDPC_OFS(n)                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004B0 + (n)*4))   //n is from 0 to 2
#define FEC_LTPC_DDPC_SAMPLE(n)                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004C0 + (n)*4))   //n is from 0 to 3
#define FEC_LTPC_DDPC_SAMPLE_CC1(n)                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004D0 + (n)*4))   //n is from 0 to 3
#define FEC_LTPC_AT_RFDET_CON                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004E0))
#define FEC_LTPC_AT_ADC_CON                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004E4))
#define FEC_LTPC_AT_MEAS0_CON0                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004E8))
#define FEC_LTPC_AT_MEAS0_CON1                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004EC))
#define FEC_LTPC_AT_MEAS1_CON0                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004F0))
#define FEC_LTPC_AT_MEAS1_CON1                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004F4))
#define FEC_LTPC_AT_DETBPI0_CON                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004F8))
#define FEC_LTPC_AT_DETBPI1_CON                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000004FC))
#define FEC_LTPC_AT_DETMIPI0_CON                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000500))
#define FEC_LTPC_AT_DETMIPI1_CON                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000504))
#define FEC_LTPC_EDC_RFDET_CON                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000510))
#define FEC_LTPC_EDC_ADC_CON                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000514))
#define FEC_LTPC_EDC_DETBPI_CON                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000518))
#define FEC_LTPC_TDE_MEAS_CON0                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000051C))
#define FEC_LTPC_TDE_MEAS_CON1                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000520))
#define FEC_LTPC_ED_MEAS_CON0                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000524))
#define FEC_LTPC_ED_MEAS_CON1                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000528))
#define FEC_LTPC_ED_MEAS_CON2                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000052C))
#define FEC_LTPC_ED_MEAS_CON3                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000530))
#define FEC_LTPC_CIM3_MEAS_CON0                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000534))
#define FEC_LTPC_CIM3_MEAS_CON1                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000538))
#define FEC_LTPC_OTFC_MEAS_CON(n)                                               ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000540 + (n)*4))   //n is from 0 to 3
#define FEC_LTPC_AT_MIPI0_CON(n)                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000550 + (n)*4))   //n is from 0 to 3
#define FEC_LTPC_AT_MIPI1_CON(n)                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000560 + (n)*4))   //n is from 0 to 3
#define FEC_LTPC_PGABSI_CON                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000580))
#define FEC_LTPC_PGABSI_CON1                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000584))
#define FEC_LTPC_PGABSI_CON2                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000588))
#define FEC_LTPC_PGABSI_CON3                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000058C))
#define FEC_LTPC_DC2DC_CON                                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000590))
#define FEC_LTPC_DC2DC_CON1                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000594))
#define FEC_LTPC_DC2DC_CON2                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000598))
#define FEC_LTPC_DC2DC_CON3                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000059C))
#define FEC_LTPC_VBIAS_CON                                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005A0))
#define FEC_LTPC_VBIAS_CON1                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005A4))
#define FEC_LTPC_VBIAS_CON2                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005A8))
#define FEC_LTPC_VBIAS_CON3                                                     ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005AC))
#define FEC_LTPC_VM_CON                                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005B0))
#define FEC_LTPC_VM_CON1                                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005B4))
#define FEC_LTPC_VM_CON2                                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005B8))
#define FEC_LTPC_VM_CON3                                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005BC))
#define FEC_LTPC_DFE_CON                                                        ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005C0))
#define FEC_LTPC_PA_MIPI_CON                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005D0))
#define FEC_LTPC_PA_MIPI_CON1                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005D4))
#define FEC_LTPC_PA_MIPI_CON2                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005D8))
#define FEC_LTPC_PA_MIPI_CON3                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005DC))
#define FEC_LTPC_GLO_CON1                                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005F0))
#define FEC_LTPC_GLO_CON2                                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005F4))
#define FEC_LTPC_GLO_CON3                                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x000005F8))
#define FEC_LTPC_GAIN_OFS_CTRL_BMP                                              ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000600))
#define FEC_LTPC_PS_CON                                                         ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000610))
#define FEC_LTPC_AEDC_CON                                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000614))
#define FEC_LTPC_PWR_BUDGET_MCS                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000620))
#define FEC_LTPC_PWR_BUDGET_MCS1                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000624))
#define FEC_LTPC_PWR_BUDGET_SMALL_RB                                            ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000628))
#define FEC_LTPC_REF_DFE_CON                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000630))
#define FEC_LTPC_REF_DFE_CIC_CON0                                               ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000634))
#define FEC_LTPC_REF_DFE_CIC_CON1                                               ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000638))
#define FEC_LTPC_DET_DFE_CON                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000063C))
#define FEC_LTPC_DET_DFE_ANTI                                                   ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000640))
#define FEC_LTPC_DET_DFE_DC_CON                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000644))
#define FEC_LTPC_DDPC_CON                                                       ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000648))
#define FEC_LTPC_DDPC2_CON                                                      ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000064C))
#define FEC_LTPC_DDPC2_REF_WAIT_CON_L0                                          ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000650))
#define FEC_LTPC_DDPC2_REF_WAIT_CON_L1                                          ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000654))
#define FEC_LTPC_DDPC2_NCO_CON                                                  ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000658))
#define FEC_LTPC_DDPC2_IIR_CON0                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000065C))
#define FEC_LTPC_DDPC2_IIR_CON1                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000660))
#define FEC_LTPC_DDPC2_IIR_CON2                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000664))
#define FEC_LTPC_DDPC2_IIR_CON3                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000668))
#define FEC_LTPC_DDPC2_IIR_CON4                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000066C))
#define FEC_LTPC_DDPC2_IIR_CON5                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000670))
#define FEC_LTPC_DDPC2_IIR_CON6                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000674))
#define FEC_LTPC_DDPC2_IIR_CON7                                                 ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000678))
#define FEC_LTPC_INTER_INTRA_CON                                                ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x0000067C))
#define FEC_LTPC_DET_CSEL_CW                                                    ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000680))
#define FEC_LTPC_GAIN_ADJUSTMENT_DB                                             ((APBADDR32)(FEC_LTPC_LTE_TPC_REG_BASE + 0x00000690))

#define FEC_L_RX_FEATURE_OPTION                                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000000))
#define FEC_L_RX_DOUBLE_BUFF_IDX                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000004))
#define FEC_L_RX_ICS_END_FLAG_INI                                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000008))
#define FEC_L_RX_ICS_MEAS_END_CNT_L                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000000C))
#define FEC_L_RX_ICS_MEAS_END_CNT_H                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000010))
#define FEC_L_RX_INI_GAIN_IDX_P0                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000014))
#define FEC_L_RX_INI_GAIN_IDX_P1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000018))
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000001C))
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000020))
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000024))
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000028))
#define FEC_L_RX_INI_DIG_GAIN_C0_A0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000002C))
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000030))
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000034))
#define FEC_L_RX_INI_DIG_GAIN_C0_A1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000038))
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000003C))
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000040))
#define FEC_L_RX_INI_DIG_GAIN_C1_A0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000044))
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000048))
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000004C))
#define FEC_L_RX_INI_DIG_GAIN_C1_A1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000050))
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000054))
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000058))
#define FEC_L_RX_INI_DIG_GAIN_C2_A0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000005C))
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000060))
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000064))
#define FEC_L_RX_INI_DIG_GAIN_C2_A1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000068))
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000006C))
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000070))
#define FEC_L_RX_INI_DIG_GAIN_C3_A0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000074))
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000078))
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000007C))
#define FEC_L_RX_INI_DIG_GAIN_C3_A1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000080))
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000084))
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000088))
#define FEC_L_RX_CMIF_TEMP_INDEX                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000008C))
#define FEC_L_RX_FECTIMER_END_TIME                                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000090))
#define FEC_L_RX_RF_INFO_FREQ                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000094))
#define FEC_L_RX_DFE_INFO                                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000098))
#define FEC_L_RX_AGC_INFO                                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000009C))
#define FEC_L_RX_MEAS_START_TYPE_INI                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000C4))
#define FEC_L_RX_REQ_SF_TYPE_INI                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000C8))
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000CC))
#define FEC_L_RX_INTER_CM_COFIG_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000D0))
#define FEC_L_RX_PSCAN_REQ_INI                                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000D4))
#define FEC_L_RX_CM_STATUS_INI                                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000D8))
#define FEC_L_RX_INTER_DUMP_STATUS_INI                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000DC))
#define FEC_L_RX_CELL_TYPE_INI                                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000E0))
#define FEC_L_RX_ANT_PATH_CONFIG1_INI                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000E4))
#define FEC_L_RX_ANT_PATH_CONFIG2_INI                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000E8))
#define FEC_L_RX_FC_PATH_INFO_INI                                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000EC))
#define FEC_L_RX_FWS_SOURCE_SEL_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000F0))
#define FEC_L_RX_FWS_SFBD_C0_A0_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000F4))
#define FEC_L_RX_FWS_SFBD_C0_A1_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000F8))
#define FEC_L_RX_FWS_SFBD_C1_A0_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000000FC))
#define FEC_L_RX_FWS_SFBD_C1_A1_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000100))
#define FEC_L_RX_FWS_SFBD_C2_A0_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000104))
#define FEC_L_RX_FWS_SFBD_C2_A1_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000108))
#define FEC_L_RX_FWS_SFBD_C3_A0_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000010C))
#define FEC_L_RX_FWS_SFBD_C3_A1_INI                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000110))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000114))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000118))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000011C))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000120))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000124))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000128))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000012C))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000130))
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000134))
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000138))
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000013C))
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000140))
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000144))
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000148))
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000014C))
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_INI                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000150))
#define FEC_L_RX_SNR_VALID_INI                                                  ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000154))
#define FEC_L_RX_SNR_C0_INI                                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000158))
#define FEC_L_RX_SNR_C1_INI                                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000015C))
#define FEC_L_RX_SNR_C2_INI                                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000160))
#define FEC_L_RX_SNR_C3_INI                                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000164))
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000168))
#define FEC_L_RX_CMIF_LOCK_UPDATE_INI                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000016C))
#define FEC_L_RX_MEAS_START_TYPE_BUFF1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001B0))
#define FEC_L_RX_REQ_SF_TYPE_BUFF1                                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001B4))
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001B8))
#define FEC_L_RX_INTER_CM_COFIG_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001BC))
#define FEC_L_RX_PSCAN_REQ_BUFF1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001C0))
#define FEC_L_RX_CM_STATUS_BUFF1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001C4))
#define FEC_L_RX_INTER_DUMP_STATUS_BUFF1                                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001C8))
#define FEC_L_RX_CELL_TYPE_BUFF1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001CC))
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001D0))
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001D4))
#define FEC_L_RX_FC_PATH_INFO_BUFF1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001D8))
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001DC))
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001E0))
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001E4))
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001E8))
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001EC))
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001F0))
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001F4))
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001F8))
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000001FC))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000200))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000204))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000208))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000020C))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000210))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000214))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000218))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000021C))
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000220))
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000224))
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000228))
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000022C))
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000230))
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000234))
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000238))
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF1                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000023C))
#define FEC_L_RX_SNR_VALID_BUFF1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000240))
#define FEC_L_RX_SNR_C0_BUFF1                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000244))
#define FEC_L_RX_SNR_C1_BUFF1                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000248))
#define FEC_L_RX_SNR_C2_BUFF1                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000024C))
#define FEC_L_RX_SNR_C3_BUFF1                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000250))
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000254))
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF1                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000258))
#define FEC_L_RX_MEAS_START_TYPE_BUFF2                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000029C))
#define FEC_L_RX_REQ_SF_TYPE_BUFF2                                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002A0))
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002A4))
#define FEC_L_RX_INTER_CM_COFIG_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002A8))
#define FEC_L_RX_PSCAN_REQ_BUFF2                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002AC))
#define FEC_L_RX_CM_STATUS_BUFF2                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002B0))
#define FEC_L_RX_INTER_DUMP_STATUS_BUFF2                                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002B4))
#define FEC_L_RX_CELL_TYPE_BUFF2                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002B8))
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002BC))
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002C0))
#define FEC_L_RX_FC_PATH_INFO_BUFF2                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002C4))
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002C8))
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002CC))
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002D0))
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002D4))
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002D8))
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002DC))
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002E0))
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002E4))
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002E8))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002EC))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002F0))
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002F4))
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002F8))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000002FC))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000300))
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000304))
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000308))
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000030C))
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000310))
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000314))
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000318))
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000031C))
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000320))
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000324))
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF2                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000328))
#define FEC_L_RX_SNR_VALID_BUFF2                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000032C))
#define FEC_L_RX_SNR_C0_BUFF2                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000330))
#define FEC_L_RX_SNR_C1_BUFF2                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000334))
#define FEC_L_RX_SNR_C2_BUFF2                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000338))
#define FEC_L_RX_SNR_C3_BUFF2                                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000033C))
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000340))
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF2                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000344))
#define FEC_L_RX_RSSI_REPORT_C0_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000036C))
#define FEC_L_RX_RSSI_REPORT_C1_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000370))
#define FEC_L_RX_RSSI_REPORT_C2_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000374))
#define FEC_L_RX_RSSI_REPORT_C3_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000378))
#define FEC_L_RX_TRK_REPORT_LOCK_BUFF1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000037C))
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000380))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000384))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000388))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000038C))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000390))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000394))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000398))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000039C))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003A0))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003A4))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003A8))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003AC))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003B0))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003B4))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003B8))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003BC))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003C0))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003C4))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003C8))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003CC))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003D0))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003D4))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003D8))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003DC))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003E0))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003E4))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003E8))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003EC))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000003F0))
#define FEC_L_RX_RSSI_REPORT_C0_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000049C))
#define FEC_L_RX_RSSI_REPORT_C1_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004A0))
#define FEC_L_RX_RSSI_REPORT_C2_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004A4))
#define FEC_L_RX_RSSI_REPORT_C3_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004A8))
#define FEC_L_RX_TRK_REPORT_LOCK_BUFF2                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004AC))
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004B0))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004B4))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004B8))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004BC))
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004C0))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004C4))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004C8))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004CC))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004D0))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004D4))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004D8))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004DC))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004E0))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004E4))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004E8))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004EC))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004F0))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004F4))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004F8))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x000004FC))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000500))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000504))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000508))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000050C))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000510))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000514))
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000518))
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000051C))
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2                              ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000520))
#define FEC_L_RX_PARAMETER_SETTING_CTRL                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000560))
#define FEC_L_RX_PARAMETER_SETTING_00                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000564))
#define FEC_L_RX_PARAMETER_SETTING_01                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000568))
#define FEC_L_RX_PARAMETER_SETTING_02                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000056C))
#define FEC_L_RX_PARAMETER_SETTING_03                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000570))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000088C))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000890))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000894))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000898))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000089C))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008A0))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008A4))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008A8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008AC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008B0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008B4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008B8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008BC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008C0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008C4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008C8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008CC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008D0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008D4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008D8))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008DC))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008E0))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008E4))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008E8))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008EC))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008F0))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008F4))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008F8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000008FC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000900))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000904))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000908))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000090C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000910))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000914))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000918))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000091C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000920))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000924))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000928))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000092C))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000930))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000934))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000938))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000093C))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000940))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000944))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000948))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000094C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000950))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000954))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000958))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000095C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000960))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000964))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000968))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000096C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000970))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000974))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000978))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000097C))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000980))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000984))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000988))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000098C))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000990))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000994))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF1                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000998))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x0000099C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009A0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009A4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009A8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009AC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009B0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009B4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009B8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009BC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009C0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009C4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009C8))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009CC))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009D0))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009D4))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009D8))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009DC))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009E0))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009E4))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009E8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009EC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009F0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009F4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009F8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x000009FC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A00))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A04))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A08))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A0C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A10))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A14))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A18))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A1C))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A20))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A24))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A28))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A2C))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A30))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A34))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A38))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A3C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A40))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A44))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A48))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A4C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A50))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A54))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A58))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A5C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A60))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A64))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A68))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A6C))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A70))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A74))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A78))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A7C))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A80))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A84))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A88))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A8C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A90))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A94))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A98))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000A9C))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AA0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AA4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AA8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AAC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AB0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AB4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AB8))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000ABC))
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AC0))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AC4))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AC8))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000ACC))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AD0))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AD4))
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF2                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AD8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000ADC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AE0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AE4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AE8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AEC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AF0))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AF4))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AF8))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000AFC))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B00))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B04))
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B08))
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B38))
#define FEC_L_CALDATA_DC_BURST_INFO_ADDR_P0                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B3C))
#define FEC_L_CALDATA_DC_BURST_INFO_ADDR_P1                                     ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B40))
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B44))
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C0                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B48))
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C1                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B4C))
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C2                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B50))
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C3                               ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B54))
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C0                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B58))
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C1                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B5C))
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C2                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B60))
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C3                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B64))
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B68))
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_ADDR_P0                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B6C))
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_ADDR_P1                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B70))
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B88))
#define FEC_L_RX_REPORT_OB_P0_A0_BUFF1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B8C))
#define FEC_L_RX_REPORT_OB_P0_A1_BUFF1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B90))
#define FEC_L_RX_REPORT_OB_P1_A0_BUFF1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B94))
#define FEC_L_RX_REPORT_OB_P1_A1_BUFF1                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000B98))
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BB0))
#define FEC_L_RX_REPORT_OB_P0_A0_BUFF2                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BB4))
#define FEC_L_RX_REPORT_OB_P0_A1_BUFF2                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BB8))
#define FEC_L_RX_REPORT_OB_P1_A0_BUFF2                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BBC))
#define FEC_L_RX_REPORT_OB_P1_A1_BUFF2                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BC0))
#define FEC_L_RX_LACI_LIF_OB_REPORT_VALD_BIT                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BE0))
#define FEC_L_RX_LACI_LIF_OB_A0_REPORT                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BE4))
#define FEC_L_RX_LACI_LIF_OB_A1_REPORT                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BE8))
#define FEC_L_RX_LACI_MEAS_OB_REPORT_VALD_BIT                                   ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BEC))
#define FEC_L_RX_LACI_MEAS_OB_A0_REPORT                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BF0))
#define FEC_L_RX_LACI_MEAS_OB_A1_REPORT                                         ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000BF4))
#define FEC_L_TEST_MODE_POWER_WB_P0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C00))
#define FEC_L_TEST_MODE_POWER_WB_P1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C04))
#define FEC_L_TEST_MODE_POWER_IB_C0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C08))
#define FEC_L_TEST_MODE_POWER_IB_C1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C0C))
#define FEC_L_TEST_MODE_POWER_IB_C2                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C10))
#define FEC_L_TEST_MODE_POWER_IB_C3                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C14))
#define FEC_L_TEST_MODE_POWER_RS_C0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C18))
#define FEC_L_TEST_MODE_POWER_RS_C1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C1C))
#define FEC_L_TEST_MODE_POWER_RS_C2                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C20))
#define FEC_L_TEST_MODE_POWER_RS_C3                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C24))
#define FEC_L_TEST_MODE_POWER_CS_C0                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C28))
#define FEC_L_TEST_MODE_POWER_CS_C1                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C2C))
#define FEC_L_TEST_MODE_POWER_CS_C2                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C30))
#define FEC_L_TEST_MODE_POWER_CS_C3                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C34))
#define FEC_L_TEST_MODE_RF_GAIN_P0_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C38))
#define FEC_L_TEST_MODE_RF_GAIN_P0_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C3C))
#define FEC_L_TEST_MODE_RF_GAIN_P1_A0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C40))
#define FEC_L_TEST_MODE_RF_GAIN_P1_A1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C44))
#define FEC_L_TEST_MODE_DAGC_C0                                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C48))
#define FEC_L_TEST_MODE_DAGC_C1                                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C4C))
#define FEC_L_TEST_MODE_DAGC_C2                                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C50))
#define FEC_L_TEST_MODE_DAGC_C3                                                 ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C54))
#define FEC_L_TEST_MODE_AGC_C01_EXP                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C58))
#define FEC_L_TEST_MODE_AGC_C23_EXP                                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C5C))
#define FEC_L_TEST_MODE_RF_DC_P0                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C60))
#define FEC_L_TEST_MODE_RF_DC_P1                                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C64))
#define FEC_L_TEST_MODE_DIG_DC_P0_A0                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C68))
#define FEC_L_TEST_MODE_DIG_DC_P0_A1                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C6C))
#define FEC_L_TEST_MODE_DIG_DC_P1_A0                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C70))
#define FEC_L_TEST_MODE_DIG_DC_P1_A1                                            ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C74))
#define FEC_L_TEST_MODE_POWER_WB_SETPT                                          ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C78))
#define FEC_L_TEST_MODE_POWER_IB_SETPT_HI                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C7C))
#define FEC_L_TEST_MODE_POWER_IB_SETPT_LO                                       ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C80))
#define FEC_L_TEST_MODE_POWER_IB_SETPT_MAX                                      ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C84))
#define FEC_L_TEST_MODE_POWER_RSSI_C0                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C88))
#define FEC_L_TEST_MODE_POWER_RSSI_C1                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C8C))
#define FEC_L_TEST_MODE_POWER_RSSI_C2                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C90))
#define FEC_L_TEST_MODE_POWER_RSSI_C3                                           ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000C94))
#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF1                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CB0))
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CB4))
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF1                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CB8))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CBC))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CC0))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CC4))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CC8))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CCC))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CD0))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CD4))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CD8))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CDC))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CE0))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CE4))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CE8))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CEC))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CF0))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CF4))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CF8))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000CFC))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D00))
#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF2                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D10))
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D14))
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF2                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D18))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D1C))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D20))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D24))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D28))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D2C))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D30))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D34))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D38))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D3C))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D40))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D44))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D48))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D4C))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D50))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D54))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D58))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D5C))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D60))
#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF3                                    ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D70))
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF3                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D74))
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF3                                ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D78))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D7C))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D80))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D84))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D88))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D8C))
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3                        ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D90))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D94))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D98))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000D9C))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000DA0))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000DA4))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000DA8))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000DAC))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000DB0))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000DB4))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000DB8))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000DBC))
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3                             ((APBADDR32)(LTE_AGC_REG_BASE + 0x00000DC0))
#define FEC_MMTX_TX_SHM_DMA_W_CON                                               ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000000))
#define FEC_MMTX_TX_SHM_DMA_L_CON                                               ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000004))
#define FEC_MMTX_TX_SHM_DMA_GEN_CON                                             ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000008))
#define FEC_MMTX_TX_SHM_DMA_Tn_CON0(n)                                          ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x0000000C + (n)*4))   //n is from 0 to 4
#define FEC_MMTX_TX_SHM_DMA_Tn_CON1(n)                                          ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000020 + (n)*4))   //n is from 0 to 4
#define FEC_MMTX_TX_SHM_DMA_Tn_CON2(n)                                          ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000034 + (n)*4))   //n is from 0 to 4
#define FEC_MMTX_TX_RF_CW_LUT_INFO                                              ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000050))
#define FEC_MMTX_FIX_GAIN_L1_CFG                                                ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000060))
#define FEC_MMTX_FIX_GAIN_BB                                                    ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000064))
#define FEC_MMTX_FIX_GAIN_RF_CW0                                                ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000068))
#define FEC_MMTX_FIX_GAIN_RF_CW1                                                ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x0000006C))
#define FEC_MMTX_FIX_GAIN_PMIC_CW0                                              ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000070))
#define FEC_MMTX_FIX_GAIN_DET_BPI                                               ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000078))
#define FEC_MMTX_FIX_GAIN_MIPI_CW0_L                                            ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000080))
#define FEC_MMTX_FIX_GAIN_MIPI_CW0_H                                            ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000084))
#define FEC_MMTX_FIX_GAIN_MIPI_CW1_L                                            ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000088))
#define FEC_MMTX_FIX_GAIN_MIPI_CW1_H                                            ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x0000008C))
#define FEC_MMTX_FIX_GAIN_MIPI_CW2_L                                            ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000090))
#define FEC_MMTX_FIX_GAIN_MIPI_CW2_H                                            ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000094))
#define FEC_MMTX_FIX_GAIN_MIPI_CW3_L                                            ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x00000098))
#define FEC_MMTX_FIX_GAIN_MIPI_CW3_H                                            ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x0000009C))
#define FEC_MMTX_TXK_DDPC_ALGO_CFG                                              ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x000000A0))
#define FEC_MMTX_TXK_DDPC_RESIDUAL_GAIN                                         ((APBADDR32)(FEC_MMTX_CTRL_REG_BASE + 0x000000A4))



#define M2C_WFI_IRQ_STA_M2C_WFI_IRQ_STA_LSB                                     (0)
#define M2C_WFI_IRQ_STA_M2C_WFI_IRQ_STA_WIDTH                                   (1)
#define M2C_WFI_IRQ_STA_M2C_WFI_IRQ_STA_MASK                                    (0x00000001)
#define M2C_WFI_IRQ_STA_M2C_WFI_IRQ_STA_BIT                                     (0x00000001)

#define M2C_WFI_IRQ_MASK_M2C_WFI_IRQ_MASK_LSB                                   (0)
#define M2C_WFI_IRQ_MASK_M2C_WFI_IRQ_MASK_WIDTH                                 (1)
#define M2C_WFI_IRQ_MASK_M2C_WFI_IRQ_MASK_MASK                                  (0x00000001)
#define M2C_WFI_IRQ_MASK_M2C_WFI_IRQ_MASK_BIT                                   (0x00000001)

#define M2CTI_EVENT_CTI_EVENT_LSB                                               (0)
#define M2CTI_EVENT_CTI_EVENT_WIDTH                                             (1)
#define M2CTI_EVENT_CTI_EVENT_MASK                                              (0x00000001)
#define M2CTI_EVENT_CTI_EVENT_BIT                                               (0x00000001)

#define C2M_U3G_IRQ_STA_FEC_SLEEP_POWERDOWN_LSB                                 (1)
#define C2M_U3G_IRQ_STA_FEC_SLEEP_POWERDOWN_WIDTH                               (1)
#define C2M_U3G_IRQ_STA_FEC_SLEEP_POWERDOWN_MASK                                (0x00000002)
#define C2M_U3G_IRQ_STA_FEC_SLEEP_POWERDOWN_BIT                                 (0x00000002)

#define C2M_U3G_IRQ_STA_FEC_SLEEP_DORMANT_LSB                                   (0)
#define C2M_U3G_IRQ_STA_FEC_SLEEP_DORMANT_WIDTH                                 (1)
#define C2M_U3G_IRQ_STA_FEC_SLEEP_DORMANT_MASK                                  (0x00000001)
#define C2M_U3G_IRQ_STA_FEC_SLEEP_DORMANT_BIT                                   (0x00000001)

#define C2M_U3G_IRQ_CLR_FEC_SLEEP_POWERDOWN_LSB                                 (1)
#define C2M_U3G_IRQ_CLR_FEC_SLEEP_POWERDOWN_WIDTH                               (1)
#define C2M_U3G_IRQ_CLR_FEC_SLEEP_POWERDOWN_MASK                                (0x00000002)
#define C2M_U3G_IRQ_CLR_FEC_SLEEP_POWERDOWN_BIT                                 (0x00000002)

#define C2M_U3G_IRQ_CLR_FEC_SLEEP_DORMANT_LSB                                   (0)
#define C2M_U3G_IRQ_CLR_FEC_SLEEP_DORMANT_WIDTH                                 (1)
#define C2M_U3G_IRQ_CLR_FEC_SLEEP_DORMANT_MASK                                  (0x00000001)
#define C2M_U3G_IRQ_CLR_FEC_SLEEP_DORMANT_BIT                                   (0x00000001)

#define C2M_U4G_IRQ_STA_FEC_SLEEP_POWERDOWN_LSB                                 (1)
#define C2M_U4G_IRQ_STA_FEC_SLEEP_POWERDOWN_WIDTH                               (1)
#define C2M_U4G_IRQ_STA_FEC_SLEEP_POWERDOWN_MASK                                (0x00000002)
#define C2M_U4G_IRQ_STA_FEC_SLEEP_POWERDOWN_BIT                                 (0x00000002)

#define C2M_U4G_IRQ_STA_FEC_SLEEP_DORMANT_LSB                                   (0)
#define C2M_U4G_IRQ_STA_FEC_SLEEP_DORMANT_WIDTH                                 (1)
#define C2M_U4G_IRQ_STA_FEC_SLEEP_DORMANT_MASK                                  (0x00000001)
#define C2M_U4G_IRQ_STA_FEC_SLEEP_DORMANT_BIT                                   (0x00000001)

#define C2M_U4G_IRQ_CLR_FEC_SLEEP_POWERDOWN_LSB                                 (1)
#define C2M_U4G_IRQ_CLR_FEC_SLEEP_POWERDOWN_WIDTH                               (1)
#define C2M_U4G_IRQ_CLR_FEC_SLEEP_POWERDOWN_MASK                                (0x00000002)
#define C2M_U4G_IRQ_CLR_FEC_SLEEP_POWERDOWN_BIT                                 (0x00000002)

#define C2M_U4G_IRQ_CLR_FEC_SLEEP_DORMANT_LSB                                   (0)
#define C2M_U4G_IRQ_CLR_FEC_SLEEP_DORMANT_WIDTH                                 (1)
#define C2M_U4G_IRQ_CLR_FEC_SLEEP_DORMANT_MASK                                  (0x00000001)
#define C2M_U4G_IRQ_CLR_FEC_SLEEP_DORMANT_BIT                                   (0x00000001)

#define M2C_U3G_IRQ_STA_M2C_U3G_IRQ_STA_LSB                                     (0)
#define M2C_U3G_IRQ_STA_M2C_U3G_IRQ_STA_WIDTH                                   (32)
#define M2C_U3G_IRQ_STA_M2C_U3G_IRQ_STA_MASK                                    (0xFFFFFFFF)

#define M2C_U4G_IRQ_STA_M2C_U4G_IRQ_STA_LSB                                     (0)
#define M2C_U4G_IRQ_STA_M2C_U4G_IRQ_STA_WIDTH                                   (32)
#define M2C_U4G_IRQ_STA_M2C_U4G_IRQ_STA_MASK                                    (0xFFFFFFFF)

#define BOOT_UP_RDY_BOOT_UP_RDY_LSB                                             (0)
#define BOOT_UP_RDY_BOOT_UP_RDY_WIDTH                                           (1)
#define BOOT_UP_RDY_BOOT_UP_RDY_MASK                                            (0x00000001)
#define BOOT_UP_RDY_BOOT_UP_RDY_BIT                                             (0x00000001)

#define RESERVED_OS_LOG_RESERVED_OS_LOG_LSB                                     (0)
#define RESERVED_OS_LOG_RESERVED_OS_LOG_WIDTH                                   (32)
#define RESERVED_OS_LOG_RESERVED_OS_LOG_MASK                                    (0xFFFFFFFF)

#define CMIF_MD32_MEM_BASE_CMIF_MD32_MEM_BASE_LSB                               (0)
#define CMIF_MD32_MEM_BASE_CMIF_MD32_MEM_BASE_WIDTH                             (32)
#define CMIF_MD32_MEM_BASE_CMIF_MD32_MEM_BASE_MASK                              (0xFFFFFFFF)


#define FEC_SYSTEM_OFFSET_BASE_LSB                                              (0)
#define FEC_SYSTEM_OFFSET_BASE_WIDTH                                            (32)
#define FEC_SYSTEM_OFFSET_BASE_MASK                                             (0xFFFFFFFF)

#define FEC_HCH_OFFSET_BASE_LSB                                                 (0)
#define FEC_HCH_OFFSET_BASE_WIDTH                                               (32)
#define FEC_HCH_OFFSET_BASE_MASK                                                (0xFFFFFFFF)

#define FEC_WTX_UPC_OFFSET_BASE_LSB                                             (0)
#define FEC_WTX_UPC_OFFSET_BASE_WIDTH                                           (32)
#define FEC_WTX_UPC_OFFSET_BASE_MASK                                            (0xFFFFFFFF)

#define FEC_WECH_OFFSET_BASE_LSB                                                (0)
#define FEC_WECH_OFFSET_BASE_WIDTH                                              (32)
#define FEC_WECH_OFFSET_BASE_MASK                                               (0xFFFFFFFF)

#define FEC_WRXAGC_OFFSET_BASE_LSB                                              (0)
#define FEC_WRXAGC_OFFSET_BASE_WIDTH                                            (32)
#define FEC_WRXAGC_OFFSET_BASE_MASK                                             (0xFFFFFFFF)

#define FEC_LTPC_OFFSET_BASE_LSB                                                (0)
#define FEC_LTPC_OFFSET_BASE_WIDTH                                              (32)
#define FEC_LTPC_OFFSET_BASE_MASK                                               (0xFFFFFFFF)

#define FEC_LAGC_OFFSET_BASE_LSB                                                (0)
#define FEC_LAGC_OFFSET_BASE_WIDTH                                              (32)
#define FEC_LAGC_OFFSET_BASE_MASK                                               (0xFFFFFFFF)

#define FEC_MMTX_CTRL_OFFSET_BASE_LSB                                           (0)
#define FEC_MMTX_CTRL_OFFSET_BASE_WIDTH                                         (32)
#define FEC_MMTX_CTRL_OFFSET_BASE_MASK                                          (0xFFFFFFFF)


#define FEC_W_SLEEP_ACK_FEC_ACTION_LSB                                          (16)
#define FEC_W_SLEEP_ACK_FEC_ACTION_WIDTH                                        (8)
#define FEC_W_SLEEP_ACK_FEC_ACTION_MASK                                         (0x00FF0000)

#define FEC_W_SLEEP_ACK_NACK_REASON_LSB                                         (0)
#define FEC_W_SLEEP_ACK_NACK_REASON_WIDTH                                       (8)
#define FEC_W_SLEEP_ACK_NACK_REASON_MASK                                        (0x000000FF)

#define FEC_W_PM_DM_STATE_STATE_LSB                                             (0)
#define FEC_W_PM_DM_STATE_STATE_WIDTH                                           (2)
#define FEC_W_PM_DM_STATE_STATE_MASK                                            (0x00000003)

#define FEC_W_ALLOW_SLEEP_FEC_WCDMA_LSB                                         (0)
#define FEC_W_ALLOW_SLEEP_FEC_WCDMA_WIDTH                                       (1)
#define FEC_W_ALLOW_SLEEP_FEC_WCDMA_MASK                                        (0x00000001)
#define FEC_W_ALLOW_SLEEP_FEC_WCDMA_BIT                                         (0x00000001)

#define FEC_L_SLEEP_ACK_FEC_ACTION_LSB                                          (16)
#define FEC_L_SLEEP_ACK_FEC_ACTION_WIDTH                                        (8)
#define FEC_L_SLEEP_ACK_FEC_ACTION_MASK                                         (0x00FF0000)

#define FEC_L_SLEEP_ACK_NACK_REASON_LSB                                         (0)
#define FEC_L_SLEEP_ACK_NACK_REASON_WIDTH                                       (8)
#define FEC_L_SLEEP_ACK_NACK_REASON_MASK                                        (0x000000FF)

#define FEC_L_PM_DM_STATE_STATE_LSB                                             (0)
#define FEC_L_PM_DM_STATE_STATE_WIDTH                                           (2)
#define FEC_L_PM_DM_STATE_STATE_MASK                                            (0x00000003)

#define FEC_L_ALLOW_SLEEP_FEC_LTE_LSB                                           (0)
#define FEC_L_ALLOW_SLEEP_FEC_LTE_WIDTH                                         (1)
#define FEC_L_ALLOW_SLEEP_FEC_LTE_MASK                                          (0x00000001)
#define FEC_L_ALLOW_SLEEP_FEC_LTE_BIT                                           (0x00000001)

#define FEC1_L_SLEEP_ACK_FEC1_ACTION_LSB                                        (16)
#define FEC1_L_SLEEP_ACK_FEC1_ACTION_WIDTH                                      (8)
#define FEC1_L_SLEEP_ACK_FEC1_ACTION_MASK                                       (0x00FF0000)

#define FEC1_L_SLEEP_ACK_NACK_REASON_LSB                                        (0)
#define FEC1_L_SLEEP_ACK_NACK_REASON_WIDTH                                      (8)
#define FEC1_L_SLEEP_ACK_NACK_REASON_MASK                                       (0x000000FF)

#define FEC1_L_PM_DM_STATE_STATE_LSB                                            (0)
#define FEC1_L_PM_DM_STATE_STATE_WIDTH                                          (2)
#define FEC1_L_PM_DM_STATE_STATE_MASK                                           (0x00000003)

#define FEC1_L_ALLOW_SLEEP_FEC1_LTE_LSB                                         (0)
#define FEC1_L_ALLOW_SLEEP_FEC1_LTE_WIDTH                                       (1)
#define FEC1_L_ALLOW_SLEEP_FEC1_LTE_MASK                                        (0x00000001)
#define FEC1_L_ALLOW_SLEEP_FEC1_LTE_BIT                                         (0x00000001)


#define FEC_WTXUPC_CON_BETA_ERR_DISABLE_LSB                                     (15)
#define FEC_WTXUPC_CON_BETA_ERR_DISABLE_WIDTH                                   (1)
#define FEC_WTXUPC_CON_BETA_ERR_DISABLE_MASK                                    (0x00008000)
#define FEC_WTXUPC_CON_BETA_ERR_DISABLE_BIT                                     (0x00008000)

#define FEC_WTXUPC_CON_MPR_DISABLE_LSB                                          (14)
#define FEC_WTXUPC_CON_MPR_DISABLE_WIDTH                                        (1)
#define FEC_WTXUPC_CON_MPR_DISABLE_MASK                                         (0x00004000)
#define FEC_WTXUPC_CON_MPR_DISABLE_BIT                                          (0x00004000)

#define FEC_WTXUPC_CON_ADDSC_DISABLE_LSB                                        (11)
#define FEC_WTXUPC_CON_ADDSC_DISABLE_WIDTH                                      (1)
#define FEC_WTXUPC_CON_ADDSC_DISABLE_MASK                                       (0x00000800)
#define FEC_WTXUPC_CON_ADDSC_DISABLE_BIT                                        (0x00000800)

#define FEC_WTXUPC_CON_DACTAR_MPR_EN_LSB                                        (9)
#define FEC_WTXUPC_CON_DACTAR_MPR_EN_WIDTH                                      (1)
#define FEC_WTXUPC_CON_DACTAR_MPR_EN_MASK                                       (0x00000200)
#define FEC_WTXUPC_CON_DACTAR_MPR_EN_BIT                                        (0x00000200)

#define FEC_WTXUPC_CON_PREBOOST_EN_LSB                                          (8)
#define FEC_WTXUPC_CON_PREBOOST_EN_WIDTH                                        (1)
#define FEC_WTXUPC_CON_PREBOOST_EN_MASK                                         (0x00000100)
#define FEC_WTXUPC_CON_PREBOOST_EN_BIT                                          (0x00000100)

#define FEC_WTXUPC_CON_DYN_MAXPOW_EN_LSB                                        (7)
#define FEC_WTXUPC_CON_DYN_MAXPOW_EN_WIDTH                                      (1)
#define FEC_WTXUPC_CON_DYN_MAXPOW_EN_MASK                                       (0x00000080)
#define FEC_WTXUPC_CON_DYN_MAXPOW_EN_BIT                                        (0x00000080)

#define FEC_WTXUPC_CON_CSLOT_GAIN_RF_EN_MODE_LSB                                (5)
#define FEC_WTXUPC_CON_CSLOT_GAIN_RF_EN_MODE_WIDTH                              (1)
#define FEC_WTXUPC_CON_CSLOT_GAIN_RF_EN_MODE_MASK                               (0x00000020)
#define FEC_WTXUPC_CON_CSLOT_GAIN_RF_EN_MODE_BIT                                (0x00000020)

#define FEC_WTXUPC_CON_PD_DISABLE_LSB                                           (4)
#define FEC_WTXUPC_CON_PD_DISABLE_WIDTH                                         (1)
#define FEC_WTXUPC_CON_PD_DISABLE_MASK                                          (0x00000010)
#define FEC_WTXUPC_CON_PD_DISABLE_BIT                                           (0x00000010)

#define FEC_WTXUPC_CON_UPC_MODE_LSB                                             (0)
#define FEC_WTXUPC_CON_UPC_MODE_WIDTH                                           (2)
#define FEC_WTXUPC_CON_UPC_MODE_MASK                                            (0x00000003)

#define FEC_WTXUPC_PAR_Cn_N_PILOT_FR_LSB                                        (12)
#define FEC_WTXUPC_PAR_Cn_N_PILOT_FR_WIDTH                                      (3)
#define FEC_WTXUPC_PAR_Cn_N_PILOT_FR_MASK                                       (0x00007000)

#define FEC_WTXUPC_PAR_Cn_ITP_FR_LSB                                            (8)
#define FEC_WTXUPC_PAR_Cn_ITP_FR_WIDTH                                          (1)
#define FEC_WTXUPC_PAR_Cn_ITP_FR_MASK                                           (0x00000100)
#define FEC_WTXUPC_PAR_Cn_ITP_FR_BIT                                            (0x00000100)

#define FEC_WTXUPC_PAR_Cn_ITP2_FR_LSB                                           (7)
#define FEC_WTXUPC_PAR_Cn_ITP2_FR_WIDTH                                         (1)
#define FEC_WTXUPC_PAR_Cn_ITP2_FR_MASK                                          (0x00000080)
#define FEC_WTXUPC_PAR_Cn_ITP2_FR_BIT                                           (0x00000080)

#define FEC_WTXUPC_PAR_Cn_TPC_STEP_FR_LSB                                       (4)
#define FEC_WTXUPC_PAR_Cn_TPC_STEP_FR_WIDTH                                     (2)
#define FEC_WTXUPC_PAR_Cn_TPC_STEP_FR_MASK                                      (0x00000030)

#define FEC_WTXUPC_PAR_Cn_RPTPC2_STEP_FR_LSB                                    (2)
#define FEC_WTXUPC_PAR_Cn_RPTPC2_STEP_FR_WIDTH                                  (2)
#define FEC_WTXUPC_PAR_Cn_RPTPC2_STEP_FR_MASK                                   (0x0000000C)

#define FEC_WTXUPC_PAR_Cn_RPTPC_SETP_FR_LSB                                     (0)
#define FEC_WTXUPC_PAR_Cn_RPTPC_SETP_FR_WIDTH                                   (2)
#define FEC_WTXUPC_PAR_Cn_RPTPC_SETP_FR_MASK                                    (0x00000003)

#define FEC_WTXUPC_PINI_PA_INI_FR_LSB                                           (16)
#define FEC_WTXUPC_PINI_PA_INI_FR_WIDTH                                         (2)
#define FEC_WTXUPC_PINI_PA_INI_FR_MASK                                          (0x00030000)

#define FEC_WTXUPC_PINI_PINI_FR_LSB                                             (0)
#define FEC_WTXUPC_PINI_PINI_FR_WIDTH                                           (16)
#define FEC_WTXUPC_PINI_PINI_FR_MASK                                            (0x0000FFFF)

#define FEC_WTXUPC_SEC_BACKOFF_C1_INI_FR_LSB                                    (16)
#define FEC_WTXUPC_SEC_BACKOFF_C1_INI_FR_WIDTH                                  (1)
#define FEC_WTXUPC_SEC_BACKOFF_C1_INI_FR_MASK                                   (0x00010000)
#define FEC_WTXUPC_SEC_BACKOFF_C1_INI_FR_BIT                                    (0x00010000)

#define FEC_WTXUPC_SEC_BACKOFF_C1_BACKOFF_INI_FR_LSB                            (0)
#define FEC_WTXUPC_SEC_BACKOFF_C1_BACKOFF_INI_FR_WIDTH                          (16)
#define FEC_WTXUPC_SEC_BACKOFF_C1_BACKOFF_INI_FR_MASK                           (0x0000FFFF)

#define FEC_WTXUPC_SEC_EN_C1_ACTIVE_LSB                                         (0)
#define FEC_WTXUPC_SEC_EN_C1_ACTIVE_WIDTH                                       (1)
#define FEC_WTXUPC_SEC_EN_C1_ACTIVE_MASK                                        (0x00000001)
#define FEC_WTXUPC_SEC_EN_C1_ACTIVE_BIT                                         (0x00000001)

#define FEC_WTXUPC_CBW_CBW_LSB                                                  (0)
#define FEC_WTXUPC_CBW_CBW_WIDTH                                                (1)
#define FEC_WTXUPC_CBW_CBW_MASK                                                 (0x00000001)
#define FEC_WTXUPC_CBW_CBW_BIT                                                  (0x00000001)

#define FEC_WTXUPC_UPC_SLOTEN_Cn_UPC_SLOT_EN_FR_LSB                             (0)
#define FEC_WTXUPC_UPC_SLOTEN_Cn_UPC_SLOT_EN_FR_WIDTH                           (15)
#define FEC_WTXUPC_UPC_SLOTEN_Cn_UPC_SLOT_EN_FR_MASK                            (0x00007FFF)

#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_07_FR_LSB                                  (28)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_07_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_07_FR_MASK                                 (0x70000000)

#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_06_FR_LSB                                  (24)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_06_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_06_FR_MASK                                 (0x07000000)

#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_05_FR_LSB                                  (20)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_05_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_05_FR_MASK                                 (0x00700000)

#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_04_FR_LSB                                  (16)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_04_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_04_FR_MASK                                 (0x00070000)

#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_03_FR_LSB                                  (12)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_03_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_03_FR_MASK                                 (0x00007000)

#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_02_FR_LSB                                  (8)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_02_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_02_FR_MASK                                 (0x00000700)

#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_01_FR_LSB                                  (4)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_01_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_01_FR_MASK                                 (0x00000070)

#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_00_FR_LSB                                  (0)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_00_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT0_Cn_SLOT_STA_00_FR_MASK                                 (0x00000007)

#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_14_FR_LSB                                  (24)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_14_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_14_FR_MASK                                 (0x07000000)

#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_13_FR_LSB                                  (20)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_13_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_13_FR_MASK                                 (0x00700000)

#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_12_FR_LSB                                  (16)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_12_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_12_FR_MASK                                 (0x00070000)

#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_11_FR_LSB                                  (12)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_11_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_11_FR_MASK                                 (0x00007000)

#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_10_FR_LSB                                  (8)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_10_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_10_FR_MASK                                 (0x00000700)

#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_09_FR_LSB                                  (4)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_09_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_09_FR_MASK                                 (0x00000070)

#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_08_FR_LSB                                  (0)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_08_FR_WIDTH                                (3)
#define FEC_WTXUPC_SLOT1_Cn_SLOT_STA_08_FR_MASK                                 (0x00000007)

#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_07_LSB                             (28)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_07_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_07_MASK                            (0x70000000)

#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_06_LSB                             (24)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_06_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_06_MASK                            (0x07000000)

#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_05_LSB                             (20)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_05_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_05_MASK                            (0x00700000)

#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_04_LSB                             (16)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_04_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_04_MASK                            (0x00070000)

#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_03_LSB                             (12)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_03_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_03_MASK                            (0x00007000)

#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_02_LSB                             (8)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_02_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_02_MASK                            (0x00000700)

#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_01_LSB                             (4)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_01_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_01_MASK                            (0x00000070)

#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_00_LSB                             (0)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_00_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT0_Cn_CPC_SLOT_STA_00_MASK                            (0x00000007)

#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_14_LSB                             (24)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_14_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_14_MASK                            (0x07000000)

#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_13_LSB                             (20)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_13_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_13_MASK                            (0x00700000)

#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_12_LSB                             (16)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_12_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_12_MASK                            (0x00070000)

#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_11_LSB                             (12)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_11_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_11_MASK                            (0x00007000)

#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_10_LSB                             (8)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_10_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_10_MASK                            (0x00000700)

#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_09_LSB                             (4)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_09_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_09_MASK                            (0x00000070)

#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_08_LSB                             (0)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_08_WIDTH                           (3)
#define FEC_WTXUPC_CPC_SLOT1_Cn_CPC_SLOT_STA_08_MASK                            (0x00000007)

#define FEC_WTXUPC_CPC_SLOT_EN_Cn_CPC_SLOT_EN_RESET_LSB                         (15)
#define FEC_WTXUPC_CPC_SLOT_EN_Cn_CPC_SLOT_EN_RESET_WIDTH                       (1)
#define FEC_WTXUPC_CPC_SLOT_EN_Cn_CPC_SLOT_EN_RESET_MASK                        (0x00008000)
#define FEC_WTXUPC_CPC_SLOT_EN_Cn_CPC_SLOT_EN_RESET_BIT                         (0x00008000)

#define FEC_WTXUPC_CPC_SLOT_EN_Cn_CPC_SLOT_EN_SET_LSB                           (0)
#define FEC_WTXUPC_CPC_SLOT_EN_Cn_CPC_SLOT_EN_SET_WIDTH                         (15)
#define FEC_WTXUPC_CPC_SLOT_EN_Cn_CPC_SLOT_EN_SET_MASK                          (0x00007FFF)

#define FEC_WTXUPC_CPC_ENABLE_CPC_ENABLE_LSB                                    (0)
#define FEC_WTXUPC_CPC_ENABLE_CPC_ENABLE_WIDTH                                  (1)
#define FEC_WTXUPC_CPC_ENABLE_CPC_ENABLE_MASK                                   (0x00000001)
#define FEC_WTXUPC_CPC_ENABLE_CPC_ENABLE_BIT                                    (0x00000001)

#define FEC_WTXUPC_CPC_SLOT_STATUS_Cn_CPC_SLOT_EN_OUT_LSB                       (0)
#define FEC_WTXUPC_CPC_SLOT_STATUS_Cn_CPC_SLOT_EN_OUT_WIDTH                     (15)
#define FEC_WTXUPC_CPC_SLOT_STATUS_Cn_CPC_SLOT_EN_OUT_MASK                      (0x00007FFF)

#define FEC_WTXUPC_PC_OFFSET_PC_OFFSET_FR_LSB                                   (0)
#define FEC_WTXUPC_PC_OFFSET_PC_OFFSET_FR_WIDTH                                 (12)
#define FEC_WTXUPC_PC_OFFSET_PC_OFFSET_FR_MASK                                  (0x00000FFF)

#define FEC_WTXUPC_PSP1_SLOTEN_PSP1_SLOT_EN_FR_LSB                              (0)
#define FEC_WTXUPC_PSP1_SLOTEN_PSP1_SLOT_EN_FR_WIDTH                            (15)
#define FEC_WTXUPC_PSP1_SLOTEN_PSP1_SLOT_EN_FR_MASK                             (0x00007FFF)

#define FEC_WTXUPC_PSP1_OFFSETn_PSP1_OFFSETn_FR_LSB                             (0)
#define FEC_WTXUPC_PSP1_OFFSETn_PSP1_OFFSETn_FR_WIDTH                           (12)
#define FEC_WTXUPC_PSP1_OFFSETn_PSP1_OFFSETn_FR_MASK                            (0x00000FFF)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_14_FR_LSB                    (28)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_14_FR_WIDTH                  (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_14_FR_MASK                   (0x30000000)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_13_FR_LSB                    (26)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_13_FR_WIDTH                  (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_13_FR_MASK                   (0x0C000000)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_12_FR_LSB                    (24)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_12_FR_WIDTH                  (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_12_FR_MASK                   (0x03000000)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_11_FR_LSB                    (22)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_11_FR_WIDTH                  (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_11_FR_MASK                   (0x00C00000)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_10_FR_LSB                    (20)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_10_FR_WIDTH                  (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_10_FR_MASK                   (0x00300000)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_9_FR_LSB                     (18)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_9_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_9_FR_MASK                    (0x000C0000)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_8_FR_LSB                     (16)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_8_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_8_FR_MASK                    (0x00030000)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_7_FR_LSB                     (14)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_7_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_7_FR_MASK                    (0x0000C000)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_6_FR_LSB                     (12)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_6_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_6_FR_MASK                    (0x00003000)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_5_FR_LSB                     (10)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_5_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_5_FR_MASK                    (0x00000C00)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_4_FR_LSB                     (8)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_4_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_4_FR_MASK                    (0x00000300)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_3_FR_LSB                     (6)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_3_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_3_FR_MASK                    (0x000000C0)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_2_FR_LSB                     (4)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_2_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_2_FR_MASK                    (0x00000030)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_1_FR_LSB                     (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_1_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_1_FR_MASK                    (0x0000000C)

#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_0_FR_LSB                     (0)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_0_FR_WIDTH                   (2)
#define FEC_WTXUPC_PSP1_OFFSET_CON_PSP1_OFFSET_CON_0_FR_MASK                    (0x00000003)

#define FEC_WTXUPC_PSQ1_SLOTEN_PSQ1_SLOT_EN_FR_LSB                              (0)
#define FEC_WTXUPC_PSQ1_SLOTEN_PSQ1_SLOT_EN_FR_WIDTH                            (15)
#define FEC_WTXUPC_PSQ1_SLOTEN_PSQ1_SLOT_EN_FR_MASK                             (0x00007FFF)

#define FEC_WTXUPC_PSQ1_OFFSET_PSQ1_OFFSET_FR_LSB                               (0)
#define FEC_WTXUPC_PSQ1_OFFSET_PSQ1_OFFSET_FR_WIDTH                             (12)
#define FEC_WTXUPC_PSQ1_OFFSET_PSQ1_OFFSET_FR_MASK                              (0x00000FFF)

#define FEC_WTXUPC_PDP_PSP_OFFSET_n_PDP_PSP_FRAME_EN_FR_n_LSB                   (15)
#define FEC_WTXUPC_PDP_PSP_OFFSET_n_PDP_PSP_FRAME_EN_FR_n_WIDTH                 (1)
#define FEC_WTXUPC_PDP_PSP_OFFSET_n_PDP_PSP_FRAME_EN_FR_n_MASK                  (0x00008000)
#define FEC_WTXUPC_PDP_PSP_OFFSET_n_PDP_PSP_FRAME_EN_FR_n_BIT                   (0x00008000)

#define FEC_WTXUPC_PDP_PSP_OFFSET_n_PDP_PSP_OFFSET_FR_LSB                       (0)
#define FEC_WTXUPC_PDP_PSP_OFFSET_n_PDP_PSP_OFFSET_FR_WIDTH                     (8)
#define FEC_WTXUPC_PDP_PSP_OFFSET_n_PDP_PSP_OFFSET_FR_MASK                      (0x000000FF)

#define FEC_WTXUPC_ET_Tn_OFFSET_ET_Tn_FRAME_EN_FR_LSB                           (15)
#define FEC_WTXUPC_ET_Tn_OFFSET_ET_Tn_FRAME_EN_FR_WIDTH                         (1)
#define FEC_WTXUPC_ET_Tn_OFFSET_ET_Tn_FRAME_EN_FR_MASK                          (0x00008000)
#define FEC_WTXUPC_ET_Tn_OFFSET_ET_Tn_FRAME_EN_FR_BIT                           (0x00008000)

#define FEC_WTXUPC_ET_Tn_OFFSET_ET_Tn_OFFSET_FR_LSB                             (0)
#define FEC_WTXUPC_ET_Tn_OFFSET_ET_Tn_OFFSET_FR_WIDTH                           (12)
#define FEC_WTXUPC_ET_Tn_OFFSET_ET_Tn_OFFSET_FR_MASK                            (0x00000FFF)

#define FEC_WTXUPC_PA_PHCOMPn_PA_PHCOMP_LSB                                     (0)
#define FEC_WTXUPC_PA_PHCOMPn_PA_PHCOMP_WIDTH                                   (15)
#define FEC_WTXUPC_PA_PHCOMPn_PA_PHCOMP_MASK                                    (0x00007FFF)

#define FEC_WTXUPC_DCOMP_D_COMP_LSB                                             (0)
#define FEC_WTXUPC_DCOMP_D_COMP_WIDTH                                           (16)
#define FEC_WTXUPC_DCOMP_D_COMP_MASK                                            (0x0000FFFF)

#define FEC_WTXUPC_ASPOW_PMAX_UE_FR_LSB                                         (16)
#define FEC_WTXUPC_ASPOW_PMAX_UE_FR_WIDTH                                       (16)
#define FEC_WTXUPC_ASPOW_PMAX_UE_FR_MASK                                        (0xFFFF0000)

#define FEC_WTXUPC_ASPOW_PMIN_UE_FR_LSB                                         (0)
#define FEC_WTXUPC_ASPOW_PMIN_UE_FR_WIDTH                                       (16)
#define FEC_WTXUPC_ASPOW_PMIN_UE_FR_MASK                                        (0x0000FFFF)

#define FEC_WTXUPC_POWNET_PMAX_NET_FR_LSB                                       (16)
#define FEC_WTXUPC_POWNET_PMAX_NET_FR_WIDTH                                     (16)
#define FEC_WTXUPC_POWNET_PMAX_NET_FR_MASK                                      (0xFFFF0000)

#define FEC_WTXUPC_POWNET_PMIN_NET_FR_LSB                                       (0)
#define FEC_WTXUPC_POWNET_PMIN_NET_FR_WIDTH                                     (16)
#define FEC_WTXUPC_POWNET_PMIN_NET_FR_MASK                                      (0x0000FFFF)

#define FEC_WTXUPC_NORMCON_NORM_MODE_FR_LSB                                     (0)
#define FEC_WTXUPC_NORMCON_NORM_MODE_FR_WIDTH                                   (2)
#define FEC_WTXUPC_NORMCON_NORM_MODE_FR_MASK                                    (0x00000003)

#define FEC_WTXUPC_NORMFACTOR_SW_Cn_NORM_FACTOR_SW_Q_DB_LSB                     (16)
#define FEC_WTXUPC_NORMFACTOR_SW_Cn_NORM_FACTOR_SW_Q_DB_WIDTH                   (16)
#define FEC_WTXUPC_NORMFACTOR_SW_Cn_NORM_FACTOR_SW_Q_DB_MASK                    (0xFFFF0000)

#define FEC_WTXUPC_NORMFACTOR_SW_Cn_NORM_FACTOR_SW_P_DB_LSB                     (0)
#define FEC_WTXUPC_NORMFACTOR_SW_Cn_NORM_FACTOR_SW_P_DB_WIDTH                   (16)
#define FEC_WTXUPC_NORMFACTOR_SW_Cn_NORM_FACTOR_SW_P_DB_MASK                    (0x0000FFFF)

#define FEC_WTXUPC_GVGABB_SW_P_Cn_GVGABB_P1_LSB                                 (16)
#define FEC_WTXUPC_GVGABB_SW_P_Cn_GVGABB_P1_WIDTH                               (16)
#define FEC_WTXUPC_GVGABB_SW_P_Cn_GVGABB_P1_MASK                                (0xFFFF0000)

#define FEC_WTXUPC_GVGABB_SW_P_Cn_GVGABB_P0_LSB                                 (0)
#define FEC_WTXUPC_GVGABB_SW_P_Cn_GVGABB_P0_WIDTH                               (16)
#define FEC_WTXUPC_GVGABB_SW_P_Cn_GVGABB_P0_MASK                                (0x0000FFFF)

#define FEC_WTXUPC_GVGABB_SW_Q_Cn_GVGABB_Q1_LSB                                 (16)
#define FEC_WTXUPC_GVGABB_SW_Q_Cn_GVGABB_Q1_WIDTH                               (16)
#define FEC_WTXUPC_GVGABB_SW_Q_Cn_GVGABB_Q1_MASK                                (0xFFFF0000)

#define FEC_WTXUPC_GVGABB_SW_Q_Cn_GVGABB_Q0_LSB                                 (0)
#define FEC_WTXUPC_GVGABB_SW_Q_Cn_GVGABB_Q0_WIDTH                               (16)
#define FEC_WTXUPC_GVGABB_SW_Q_Cn_GVGABB_Q0_MASK                                (0x0000FFFF)

#define FEC_WTXUPC_MPRCOEFn_MPR_COEF_CASE_n_A_LSB                               (16)
#define FEC_WTXUPC_MPRCOEFn_MPR_COEF_CASE_n_A_WIDTH                             (16)
#define FEC_WTXUPC_MPRCOEFn_MPR_COEF_CASE_n_A_MASK                              (0xFFFF0000)

#define FEC_WTXUPC_MPRCOEFn_MPR_COEF_CASE_n_B_LSB                               (0)
#define FEC_WTXUPC_MPRCOEFn_MPR_COEF_CASE_n_B_WIDTH                             (16)
#define FEC_WTXUPC_MPRCOEFn_MPR_COEF_CASE_n_B_MASK                              (0x0000FFFF)

#define FEC_WTXUPC_BETAUD_MIN_BETA_UD_MIN_C1_FR_LSB                             (16)
#define FEC_WTXUPC_BETAUD_MIN_BETA_UD_MIN_C1_FR_WIDTH                           (13)
#define FEC_WTXUPC_BETAUD_MIN_BETA_UD_MIN_C1_FR_MASK                            (0x1FFF0000)

#define FEC_WTXUPC_BETAUD_MIN_BETA_UD_MIN_C0_FR_LSB                             (0)
#define FEC_WTXUPC_BETAUD_MIN_BETA_UD_MIN_C0_FR_WIDTH                           (13)
#define FEC_WTXUPC_BETAUD_MIN_BETA_UD_MIN_C0_FR_MASK                            (0x00001FFF)

#define FEC_WTXUPC_DAC_TAR_DBn_DAC_TAR_DBm_FR_LSB                               (16)
#define FEC_WTXUPC_DAC_TAR_DBn_DAC_TAR_DBm_FR_WIDTH                             (16)
#define FEC_WTXUPC_DAC_TAR_DBn_DAC_TAR_DBm_FR_MASK                              (0xFFFF0000)

#define FEC_WTXUPC_DAC_TAR_DBn_DAC_TAR_DBk_FR_LSB                               (0)
#define FEC_WTXUPC_DAC_TAR_DBn_DAC_TAR_DBk_FR_WIDTH                             (16)
#define FEC_WTXUPC_DAC_TAR_DBn_DAC_TAR_DBk_FR_MASK                              (0x0000FFFF)

#define FEC_WTXUPC_PS_CON_DC2DC_BSI_COMPARE_EN_LSB                              (28)
#define FEC_WTXUPC_PS_CON_DC2DC_BSI_COMPARE_EN_WIDTH                            (1)
#define FEC_WTXUPC_PS_CON_DC2DC_BSI_COMPARE_EN_MASK                             (0x10000000)
#define FEC_WTXUPC_PS_CON_DC2DC_BSI_COMPARE_EN_BIT                              (0x10000000)

#define FEC_WTXUPC_PS_CON_ETDYN_COMPARE_EN_LSB                                  (27)
#define FEC_WTXUPC_PS_CON_ETDYN_COMPARE_EN_WIDTH                                (1)
#define FEC_WTXUPC_PS_CON_ETDYN_COMPARE_EN_MASK                                 (0x08000000)
#define FEC_WTXUPC_PS_CON_ETDYN_COMPARE_EN_BIT                                  (0x08000000)

#define FEC_WTXUPC_PS_CON_ETMOD_COMPARE_EN_LSB                                  (26)
#define FEC_WTXUPC_PS_CON_ETMOD_COMPARE_EN_WIDTH                                (1)
#define FEC_WTXUPC_PS_CON_ETMOD_COMPARE_EN_MASK                                 (0x04000000)
#define FEC_WTXUPC_PS_CON_ETMOD_COMPARE_EN_BIT                                  (0x04000000)

#define FEC_WTXUPC_PS_CON_MIPI_COMPARE_EN_LSB                                   (24)
#define FEC_WTXUPC_PS_CON_MIPI_COMPARE_EN_WIDTH                                 (1)
#define FEC_WTXUPC_PS_CON_MIPI_COMPARE_EN_MASK                                  (0x01000000)
#define FEC_WTXUPC_PS_CON_MIPI_COMPARE_EN_BIT                                   (0x01000000)

#define FEC_WTXUPC_PS_CON_PGA_BSI_COMPARE_EN_LSB                                (20)
#define FEC_WTXUPC_PS_CON_PGA_BSI_COMPARE_EN_WIDTH                              (1)
#define FEC_WTXUPC_PS_CON_PGA_BSI_COMPARE_EN_MASK                               (0x00100000)
#define FEC_WTXUPC_PS_CON_PGA_BSI_COMPARE_EN_BIT                                (0x00100000)

#define FEC_WTXUPC_PS_CON_VBIAS_DAC_COMPARE_EN_LSB                              (18)
#define FEC_WTXUPC_PS_CON_VBIAS_DAC_COMPARE_EN_WIDTH                            (1)
#define FEC_WTXUPC_PS_CON_VBIAS_DAC_COMPARE_EN_MASK                             (0x00040000)
#define FEC_WTXUPC_PS_CON_VBIAS_DAC_COMPARE_EN_BIT                              (0x00040000)

#define FEC_WTXUPC_PS_CON_DC2DC_COMPARE_EN_LSB                                  (17)
#define FEC_WTXUPC_PS_CON_DC2DC_COMPARE_EN_WIDTH                                (1)
#define FEC_WTXUPC_PS_CON_DC2DC_COMPARE_EN_MASK                                 (0x00020000)
#define FEC_WTXUPC_PS_CON_DC2DC_COMPARE_EN_BIT                                  (0x00020000)

#define FEC_WTXUPC_PS_CON_VM_COMPARE_EN_LSB                                     (16)
#define FEC_WTXUPC_PS_CON_VM_COMPARE_EN_WIDTH                                   (1)
#define FEC_WTXUPC_PS_CON_VM_COMPARE_EN_MASK                                    (0x00010000)
#define FEC_WTXUPC_PS_CON_VM_COMPARE_EN_BIT                                     (0x00010000)

#define FEC_WTXUPC_PS_CON_DC2DC_BSI_EN_LSB                                      (12)
#define FEC_WTXUPC_PS_CON_DC2DC_BSI_EN_WIDTH                                    (1)
#define FEC_WTXUPC_PS_CON_DC2DC_BSI_EN_MASK                                     (0x00001000)
#define FEC_WTXUPC_PS_CON_DC2DC_BSI_EN_BIT                                      (0x00001000)

#define FEC_WTXUPC_PS_CON_PGA_BSI2_EN_LSB                                       (9)
#define FEC_WTXUPC_PS_CON_PGA_BSI2_EN_WIDTH                                     (1)
#define FEC_WTXUPC_PS_CON_PGA_BSI2_EN_MASK                                      (0x00000200)
#define FEC_WTXUPC_PS_CON_PGA_BSI2_EN_BIT                                       (0x00000200)

#define FEC_WTXUPC_PS_CON_MIPI_EN_LSB                                           (8)
#define FEC_WTXUPC_PS_CON_MIPI_EN_WIDTH                                         (1)
#define FEC_WTXUPC_PS_CON_MIPI_EN_MASK                                          (0x00000100)
#define FEC_WTXUPC_PS_CON_MIPI_EN_BIT                                           (0x00000100)

#define FEC_WTXUPC_PS_CON_PGA_COMP_EN_LSB                                       (7)
#define FEC_WTXUPC_PS_CON_PGA_COMP_EN_WIDTH                                     (1)
#define FEC_WTXUPC_PS_CON_PGA_COMP_EN_MASK                                      (0x00000080)
#define FEC_WTXUPC_PS_CON_PGA_COMP_EN_BIT                                       (0x00000080)

#define FEC_WTXUPC_PS_CON_PGA_BSI_EN_LSB                                        (4)
#define FEC_WTXUPC_PS_CON_PGA_BSI_EN_WIDTH                                      (1)
#define FEC_WTXUPC_PS_CON_PGA_BSI_EN_MASK                                       (0x00000010)
#define FEC_WTXUPC_PS_CON_PGA_BSI_EN_BIT                                        (0x00000010)

#define FEC_WTXUPC_PS_CON_VBIAS_DAC_EN_LSB                                      (2)
#define FEC_WTXUPC_PS_CON_VBIAS_DAC_EN_WIDTH                                    (1)
#define FEC_WTXUPC_PS_CON_VBIAS_DAC_EN_MASK                                     (0x00000004)
#define FEC_WTXUPC_PS_CON_VBIAS_DAC_EN_BIT                                      (0x00000004)

#define FEC_WTXUPC_PS_CON_DC2DC_EN_LSB                                          (1)
#define FEC_WTXUPC_PS_CON_DC2DC_EN_WIDTH                                        (1)
#define FEC_WTXUPC_PS_CON_DC2DC_EN_MASK                                         (0x00000002)
#define FEC_WTXUPC_PS_CON_DC2DC_EN_BIT                                          (0x00000002)

#define FEC_WTXUPC_PS_CON_VM_EN_LSB                                             (0)
#define FEC_WTXUPC_PS_CON_VM_EN_WIDTH                                           (1)
#define FEC_WTXUPC_PS_CON_VM_EN_MASK                                            (0x00000001)
#define FEC_WTXUPC_PS_CON_VM_EN_BIT                                             (0x00000001)

#define FEC_WTXUPC_VM_CON_VM_OFFSET_LSB                                         (0)
#define FEC_WTXUPC_VM_CON_VM_OFFSET_WIDTH                                       (8)
#define FEC_WTXUPC_VM_CON_VM_OFFSET_MASK                                        (0x000000FF)

#define FEC_WTXUPC_VM_VM_L_LSB                                                  (8)
#define FEC_WTXUPC_VM_VM_L_WIDTH                                                (2)
#define FEC_WTXUPC_VM_VM_L_MASK                                                 (0x00000300)

#define FEC_WTXUPC_VM_VM_M_LSB                                                  (4)
#define FEC_WTXUPC_VM_VM_M_WIDTH                                                (2)
#define FEC_WTXUPC_VM_VM_M_MASK                                                 (0x00000030)

#define FEC_WTXUPC_VM_VM_H_LSB                                                  (0)
#define FEC_WTXUPC_VM_VM_H_WIDTH                                                (2)
#define FEC_WTXUPC_VM_VM_H_MASK                                                 (0x00000003)

#define FEC_WTXUPC_VM_OFF_VM_OFF_LSB                                            (0)
#define FEC_WTXUPC_VM_OFF_VM_OFF_WIDTH                                          (2)
#define FEC_WTXUPC_VM_OFF_VM_OFF_MASK                                           (0x00000003)

#define FEC_WTXUPC_VM_SW_VM_SWQ_LSB                                             (4)
#define FEC_WTXUPC_VM_SW_VM_SWQ_WIDTH                                           (2)
#define FEC_WTXUPC_VM_SW_VM_SWQ_MASK                                            (0x00000030)

#define FEC_WTXUPC_VM_SW_VM_SWP_LSB                                             (0)
#define FEC_WTXUPC_VM_SW_VM_SWP_WIDTH                                           (2)
#define FEC_WTXUPC_VM_SW_VM_SWP_MASK                                            (0x00000003)

#define FEC_WTXUPC_DC2DC_CON_DC2DC_OCTLEV_EN_LSB                                (25)
#define FEC_WTXUPC_DC2DC_CON_DC2DC_OCTLEV_EN_WIDTH                              (1)
#define FEC_WTXUPC_DC2DC_CON_DC2DC_OCTLEV_EN_MASK                               (0x02000000)
#define FEC_WTXUPC_DC2DC_CON_DC2DC_OCTLEV_EN_BIT                                (0x02000000)

#define FEC_WTXUPC_DC2DC_CON_DC2DC_OFFSET_LSB                                   (0)
#define FEC_WTXUPC_DC2DC_CON_DC2DC_OFFSET_WIDTH                                 (8)
#define FEC_WTXUPC_DC2DC_CON_DC2DC_OFFSET_MASK                                  (0x000000FF)

#define FEC_WTXUPC_DC2DC_DC2DC_L7_LSB                                           (28)
#define FEC_WTXUPC_DC2DC_DC2DC_L7_WIDTH                                         (3)
#define FEC_WTXUPC_DC2DC_DC2DC_L7_MASK                                          (0x70000000)

#define FEC_WTXUPC_DC2DC_DC2DC_L6_LSB                                           (24)
#define FEC_WTXUPC_DC2DC_DC2DC_L6_WIDTH                                         (3)
#define FEC_WTXUPC_DC2DC_DC2DC_L6_MASK                                          (0x07000000)

#define FEC_WTXUPC_DC2DC_DC2DC_L5_LSB                                           (20)
#define FEC_WTXUPC_DC2DC_DC2DC_L5_WIDTH                                         (3)
#define FEC_WTXUPC_DC2DC_DC2DC_L5_MASK                                          (0x00700000)

#define FEC_WTXUPC_DC2DC_DC2DC_L4_LSB                                           (16)
#define FEC_WTXUPC_DC2DC_DC2DC_L4_WIDTH                                         (3)
#define FEC_WTXUPC_DC2DC_DC2DC_L4_MASK                                          (0x00070000)

#define FEC_WTXUPC_DC2DC_DC2DC_L3_LSB                                           (12)
#define FEC_WTXUPC_DC2DC_DC2DC_L3_WIDTH                                         (3)
#define FEC_WTXUPC_DC2DC_DC2DC_L3_MASK                                          (0x00007000)

#define FEC_WTXUPC_DC2DC_DC2DC_L2_LSB                                           (8)
#define FEC_WTXUPC_DC2DC_DC2DC_L2_WIDTH                                         (3)
#define FEC_WTXUPC_DC2DC_DC2DC_L2_MASK                                          (0x00000700)

#define FEC_WTXUPC_DC2DC_DC2DC_L1_LSB                                           (4)
#define FEC_WTXUPC_DC2DC_DC2DC_L1_WIDTH                                         (3)
#define FEC_WTXUPC_DC2DC_DC2DC_L1_MASK                                          (0x00000070)

#define FEC_WTXUPC_DC2DC_DC2DC_L0_LSB                                           (0)
#define FEC_WTXUPC_DC2DC_DC2DC_L0_WIDTH                                         (3)
#define FEC_WTXUPC_DC2DC_DC2DC_L0_MASK                                          (0x00000007)

#define FEC_WTXUPC_DC2DC_OFF_DC2DC_OFF_LSB                                      (0)
#define FEC_WTXUPC_DC2DC_OFF_DC2DC_OFF_WIDTH                                    (4)
#define FEC_WTXUPC_DC2DC_OFF_DC2DC_OFF_MASK                                     (0x0000000F)

#define FEC_WTXUPC_DC2DC_SW_DC2DC_SWQ_LSB                                       (4)
#define FEC_WTXUPC_DC2DC_SW_DC2DC_SWQ_WIDTH                                     (3)
#define FEC_WTXUPC_DC2DC_SW_DC2DC_SWQ_MASK                                      (0x00000070)

#define FEC_WTXUPC_DC2DC_SW_DC2DC_SWP_LSB                                       (0)
#define FEC_WTXUPC_DC2DC_SW_DC2DC_SWP_WIDTH                                     (3)
#define FEC_WTXUPC_DC2DC_SW_DC2DC_SWP_MASK                                      (0x00000007)

#define FEC_WTXUPC_DC2DC_SPI_ADDR0_DC2DC_SPI_ADDR_LSB                           (0)
#define FEC_WTXUPC_DC2DC_SPI_ADDR0_DC2DC_SPI_ADDR_WIDTH                         (16)
#define FEC_WTXUPC_DC2DC_SPI_ADDR0_DC2DC_SPI_ADDR_MASK                          (0x0000FFFF)

#define FEC_WTXUPC_DC2DC_SPI_DATAn_DC2DC_SPI_m_LSB                              (16)
#define FEC_WTXUPC_DC2DC_SPI_DATAn_DC2DC_SPI_m_WIDTH                            (16)
#define FEC_WTXUPC_DC2DC_SPI_DATAn_DC2DC_SPI_m_MASK                             (0xFFFF0000)

#define FEC_WTXUPC_DC2DC_SPI_DATAn_DC2DC_SPI_k_LSB                              (0)
#define FEC_WTXUPC_DC2DC_SPI_DATAn_DC2DC_SPI_k_WIDTH                            (16)
#define FEC_WTXUPC_DC2DC_SPI_DATAn_DC2DC_SPI_k_MASK                             (0x0000FFFF)

#define FEC_WTXUPC_VBIAS_CON_VBIAS_OCTLEV_EN_LSB                                (25)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_OCTLEV_EN_WIDTH                              (1)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_OCTLEV_EN_MASK                               (0x02000000)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_OCTLEV_EN_BIT                                (0x02000000)

#define FEC_WTXUPC_VBIAS_CON_VBIAS_OFF_EN_LSB                                   (24)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_OFF_EN_WIDTH                                 (1)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_OFF_EN_MASK                                  (0x01000000)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_OFF_EN_BIT                                   (0x01000000)

#define FEC_WTXUPC_VBIAS_CON_VBIAS_HOLD_LSB                                     (20)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_HOLD_WIDTH                                   (4)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_HOLD_MASK                                    (0x00F00000)

#define FEC_WTXUPC_VBIAS_CON_VBIAS_SETUP_LSB                                    (16)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_SETUP_WIDTH                                  (4)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_SETUP_MASK                                   (0x000F0000)

#define FEC_WTXUPC_VBIAS_CON_VBIAS_OFFSET_LSB                                   (0)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_OFFSET_WIDTH                                 (8)
#define FEC_WTXUPC_VBIAS_CON_VBIAS_OFFSET_MASK                                  (0x000000FF)

#define FEC_WTXUPC_VBIASDACn_VBIAS_DAC_Lm_FR_LSB                                (16)
#define FEC_WTXUPC_VBIASDACn_VBIAS_DAC_Lm_FR_WIDTH                              (10)
#define FEC_WTXUPC_VBIASDACn_VBIAS_DAC_Lm_FR_MASK                               (0x03FF0000)

#define FEC_WTXUPC_VBIASDACn_VBIAS_DAC_Lk_FR_LSB                                (0)
#define FEC_WTXUPC_VBIASDACn_VBIAS_DAC_Lk_FR_WIDTH                              (10)
#define FEC_WTXUPC_VBIASDACn_VBIAS_DAC_Lk_FR_MASK                               (0x000003FF)

#define FEC_WTXUPC_VBIAS_SW_VBIAS_DAC_SWQ_LSB                                   (16)
#define FEC_WTXUPC_VBIAS_SW_VBIAS_DAC_SWQ_WIDTH                                 (10)
#define FEC_WTXUPC_VBIAS_SW_VBIAS_DAC_SWQ_MASK                                  (0x03FF0000)

#define FEC_WTXUPC_VBIAS_SW_VBIAS_DAC_SWP_LSB                                   (0)
#define FEC_WTXUPC_VBIAS_SW_VBIAS_DAC_SWP_WIDTH                                 (10)
#define FEC_WTXUPC_VBIAS_SW_VBIAS_DAC_SWP_MASK                                  (0x000003FF)

#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_CS_BIT_LSB                                (28)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_CS_BIT_WIDTH                              (1)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_CS_BIT_MASK                               (0x10000000)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_CS_BIT_BIT                                (0x10000000)

#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OCTLEV_EN_LSB                             (25)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OCTLEV_EN_WIDTH                           (1)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OCTLEV_EN_MASK                            (0x02000000)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OCTLEV_EN_BIT                             (0x02000000)

#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFF_EN_LSB                                (24)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFF_EN_WIDTH                              (1)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFF_EN_MASK                               (0x01000000)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFF_EN_BIT                                (0x01000000)

#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_MODE_LSB                                  (16)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_MODE_WIDTH                                (3)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_MODE_MASK                                 (0x00070000)

#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFFSET2_LSB                               (8)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFFSET2_WIDTH                             (8)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFFSET2_MASK                              (0x0000FF00)

#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFFSET1_LSB                               (0)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFFSET1_WIDTH                             (8)
#define FEC_WTXUPC_PGABSI_CON_PGA_BSI_OFFSET1_MASK                              (0x000000FF)

#define FEC_WTXUPC_PGABSIm_OFF_PGA_BSIm_OFF_LSB                                 (0)
#define FEC_WTXUPC_PGABSIm_OFF_PGA_BSIm_OFF_WIDTH                               (32)
#define FEC_WTXUPC_PGABSIm_OFF_PGA_BSIm_OFF_MASK                                (0xFFFFFFFF)

#define FEC_WTXUPC_PGABSIm_MASK_PGA_BSIm_MASK_LSB                               (0)
#define FEC_WTXUPC_PGABSIm_MASK_PGA_BSIm_MASK_WIDTH                             (32)
#define FEC_WTXUPC_PGABSIm_MASK_PGA_BSIm_MASK_MASK                              (0xFFFFFFFF)

#define FEC_WTXUPC_PGABSIm_VALUE_PGA_BSIm_VALUE_LSB                             (0)
#define FEC_WTXUPC_PGABSIm_VALUE_PGA_BSIm_VALUE_WIDTH                           (32)
#define FEC_WTXUPC_PGABSIm_VALUE_PGA_BSIm_VALUE_MASK                            (0xFFFFFFFF)

#define FEC_WTXUPC_PGABSIm_SWk_PGA_BSIm_DATA_SWk_LSB                            (0)
#define FEC_WTXUPC_PGABSIm_SWk_PGA_BSIm_DATA_SWk_WIDTH                          (32)
#define FEC_WTXUPC_PGABSIm_SWk_PGA_BSIm_DATA_SWk_MASK                           (0xFFFFFFFF)

#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_Q1_LSB                                (12)
#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_Q1_WIDTH                              (3)
#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_Q1_MASK                               (0x00007000)

#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_Q0_LSB                                (8)
#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_Q0_WIDTH                              (3)
#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_Q0_MASK                               (0x00000700)

#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_P1_LSB                                (4)
#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_P1_WIDTH                              (3)
#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_P1_MASK                               (0x00000070)

#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_P0_LSB                                (0)
#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_P0_WIDTH                              (3)
#define FEC_WTXUPC_PGA_COMP_IDX_SW_TXGAIN_P0_MASK                               (0x00000007)

#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_Q1_LSB                               (12)
#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_Q1_WIDTH                             (4)
#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_Q1_MASK                              (0x0000F000)

#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_Q0_LSB                               (8)
#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_Q0_WIDTH                             (4)
#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_Q0_MASK                              (0x00000F00)

#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_P1_LSB                               (4)
#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_P1_WIDTH                             (4)
#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_P1_MASK                              (0x000000F0)

#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_P0_LSB                               (0)
#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_P0_WIDTH                             (4)
#define FEC_WTXUPC_DET_GAIN_IDX_SW_DETGAIN_P0_MASK                              (0x0000000F)

#define FEC_WTXUPC_MIPI_CON_MIPI_OCTLEV_EN_LSB                                  (25)
#define FEC_WTXUPC_MIPI_CON_MIPI_OCTLEV_EN_WIDTH                                (1)
#define FEC_WTXUPC_MIPI_CON_MIPI_OCTLEV_EN_MASK                                 (0x02000000)
#define FEC_WTXUPC_MIPI_CON_MIPI_OCTLEV_EN_BIT                                  (0x02000000)

#define FEC_WTXUPC_MIPI_CON_MIPI_OFFSET_LSB                                     (0)
#define FEC_WTXUPC_MIPI_CON_MIPI_OFFSET_WIDTH                                   (8)
#define FEC_WTXUPC_MIPI_CON_MIPI_OFFSET_MASK                                    (0x000000FF)

#define FEC_WTXUPC_MIPI_MIPI_L7_LSB                                             (28)
#define FEC_WTXUPC_MIPI_MIPI_L7_WIDTH                                           (3)
#define FEC_WTXUPC_MIPI_MIPI_L7_MASK                                            (0x70000000)

#define FEC_WTXUPC_MIPI_MIPI_L6_LSB                                             (24)
#define FEC_WTXUPC_MIPI_MIPI_L6_WIDTH                                           (3)
#define FEC_WTXUPC_MIPI_MIPI_L6_MASK                                            (0x07000000)

#define FEC_WTXUPC_MIPI_MIPI_L5_LSB                                             (20)
#define FEC_WTXUPC_MIPI_MIPI_L5_WIDTH                                           (3)
#define FEC_WTXUPC_MIPI_MIPI_L5_MASK                                            (0x00700000)

#define FEC_WTXUPC_MIPI_MIPI_L4_LSB                                             (16)
#define FEC_WTXUPC_MIPI_MIPI_L4_WIDTH                                           (3)
#define FEC_WTXUPC_MIPI_MIPI_L4_MASK                                            (0x00070000)

#define FEC_WTXUPC_MIPI_MIPI_L3_LSB                                             (12)
#define FEC_WTXUPC_MIPI_MIPI_L3_WIDTH                                           (3)
#define FEC_WTXUPC_MIPI_MIPI_L3_MASK                                            (0x00007000)

#define FEC_WTXUPC_MIPI_MIPI_L2_LSB                                             (8)
#define FEC_WTXUPC_MIPI_MIPI_L2_WIDTH                                           (3)
#define FEC_WTXUPC_MIPI_MIPI_L2_MASK                                            (0x00000700)

#define FEC_WTXUPC_MIPI_MIPI_L1_LSB                                             (4)
#define FEC_WTXUPC_MIPI_MIPI_L1_WIDTH                                           (3)
#define FEC_WTXUPC_MIPI_MIPI_L1_MASK                                            (0x00000070)

#define FEC_WTXUPC_MIPI_MIPI_L0_LSB                                             (0)
#define FEC_WTXUPC_MIPI_MIPI_L0_WIDTH                                           (3)
#define FEC_WTXUPC_MIPI_MIPI_L0_MASK                                            (0x00000007)

#define FEC_WTXUPC_MIPI_SW_MIPI_SWQ_LSB                                         (4)
#define FEC_WTXUPC_MIPI_SW_MIPI_SWQ_WIDTH                                       (3)
#define FEC_WTXUPC_MIPI_SW_MIPI_SWQ_MASK                                        (0x00000070)

#define FEC_WTXUPC_MIPI_SW_MIPI_SWP_LSB                                         (0)
#define FEC_WTXUPC_MIPI_SW_MIPI_SWP_WIDTH                                       (3)
#define FEC_WTXUPC_MIPI_SW_MIPI_SWP_MASK                                        (0x00000007)

#define FEC_WTXUPC_VPA_CON_VPA_OCTLEV_EN_LSB                                    (25)
#define FEC_WTXUPC_VPA_CON_VPA_OCTLEV_EN_WIDTH                                  (1)
#define FEC_WTXUPC_VPA_CON_VPA_OCTLEV_EN_MASK                                   (0x02000000)
#define FEC_WTXUPC_VPA_CON_VPA_OCTLEV_EN_BIT                                    (0x02000000)

#define FEC_WTXUPC_VPA_CON_VPA_OFFSET_LSB                                       (0)
#define FEC_WTXUPC_VPA_CON_VPA_OFFSET_WIDTH                                     (8)
#define FEC_WTXUPC_VPA_CON_VPA_OFFSET_MASK                                      (0x000000FF)

#define FEC_WTXUPC_PGACOMP_CON_PGA_COMP_OFFSET2_LSB                             (16)
#define FEC_WTXUPC_PGACOMP_CON_PGA_COMP_OFFSET2_WIDTH                           (8)
#define FEC_WTXUPC_PGACOMP_CON_PGA_COMP_OFFSET2_MASK                            (0x00FF0000)

#define FEC_WTXUPC_PGACOMP_CON_PGA_COMP_OFFSET1_LSB                             (0)
#define FEC_WTXUPC_PGACOMP_CON_PGA_COMP_OFFSET1_WIDTH                           (8)
#define FEC_WTXUPC_PGACOMP_CON_PGA_COMP_OFFSET1_MASK                            (0x000000FF)

#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_0_FR_LSB              (24)
#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_0_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_0_FR_MASK             (0xFF000000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_1_FR_LSB              (16)
#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_1_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_1_FR_MASK             (0x00FF0000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_2_FR_LSB              (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_2_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_2_FR_MASK             (0x0000FF00)

#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_3_FR_LSB              (0)
#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_3_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_0_ET_MODE_MIPI_OFFSET_1_3_FR_MASK             (0x000000FF)

#define FEC_WTXUPC_ET_MIPI_OFFSET_1_ET_MODE_MIPI_OFFSET_1_4_FR_LSB              (24)
#define FEC_WTXUPC_ET_MIPI_OFFSET_1_ET_MODE_MIPI_OFFSET_1_4_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_1_ET_MODE_MIPI_OFFSET_1_4_FR_MASK             (0xFF000000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_1_ET_MODE_MIPI_OFFSET_1_5_FR_LSB              (16)
#define FEC_WTXUPC_ET_MIPI_OFFSET_1_ET_MODE_MIPI_OFFSET_1_5_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_1_ET_MODE_MIPI_OFFSET_1_5_FR_MASK             (0x00FF0000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_0_FR_LSB              (24)
#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_0_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_0_FR_MASK             (0xFF000000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_1_FR_LSB              (16)
#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_1_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_1_FR_MASK             (0x00FF0000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_2_FR_LSB              (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_2_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_2_FR_MASK             (0x0000FF00)

#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_3_FR_LSB              (0)
#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_3_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_2_ET_MODE_MIPI_OFFSET_2_3_FR_MASK             (0x000000FF)

#define FEC_WTXUPC_ET_MIPI_OFFSET_3_ET_MODE_MIPI_OFFSET_2_4_FR_LSB              (24)
#define FEC_WTXUPC_ET_MIPI_OFFSET_3_ET_MODE_MIPI_OFFSET_2_4_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_3_ET_MODE_MIPI_OFFSET_2_4_FR_MASK             (0xFF000000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_3_ET_MODE_MIPI_OFFSET_2_5_FR_LSB              (16)
#define FEC_WTXUPC_ET_MIPI_OFFSET_3_ET_MODE_MIPI_OFFSET_2_5_FR_WIDTH            (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_3_ET_MODE_MIPI_OFFSET_2_5_FR_MASK             (0x00FF0000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_4_ET_LEV_MIPI_OFFSET_1_FR_LSB                 (24)
#define FEC_WTXUPC_ET_MIPI_OFFSET_4_ET_LEV_MIPI_OFFSET_1_FR_WIDTH               (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_4_ET_LEV_MIPI_OFFSET_1_FR_MASK                (0xFF000000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_4_ET_LEV_MIPI_OFFSET_2_FR_LSB                 (16)
#define FEC_WTXUPC_ET_MIPI_OFFSET_4_ET_LEV_MIPI_OFFSET_2_FR_WIDTH               (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_4_ET_LEV_MIPI_OFFSET_2_FR_MASK                (0x00FF0000)

#define FEC_WTXUPC_ET_MIPI_OFFSET_4_ET_LEV_MIPI_OFFSET_3_FR_LSB                 (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_4_ET_LEV_MIPI_OFFSET_3_FR_WIDTH               (8)
#define FEC_WTXUPC_ET_MIPI_OFFSET_4_ET_LEV_MIPI_OFFSET_3_FR_MASK                (0x0000FF00)

#define FEC_WTXUPC_ET_OFFSET0_ET_DAC_T2_OFFSET_FR_LSB                           (24)
#define FEC_WTXUPC_ET_OFFSET0_ET_DAC_T2_OFFSET_FR_WIDTH                         (8)
#define FEC_WTXUPC_ET_OFFSET0_ET_DAC_T2_OFFSET_FR_MASK                          (0xFF000000)

#define FEC_WTXUPC_ET_OFFSET0_ETDPD_ON_OFFSET_FR_LSB                            (8)
#define FEC_WTXUPC_ET_OFFSET0_ETDPD_ON_OFFSET_FR_WIDTH                          (8)
#define FEC_WTXUPC_ET_OFFSET0_ETDPD_ON_OFFSET_FR_MASK                           (0x0000FF00)

#define FEC_WTXUPC_ET_OFFSET0_ETDPD_OFF_OFFSET_FR_LSB                           (0)
#define FEC_WTXUPC_ET_OFFSET0_ETDPD_OFF_OFFSET_FR_WIDTH                         (8)
#define FEC_WTXUPC_ET_OFFSET0_ETDPD_OFF_OFFSET_FR_MASK                          (0x000000FF)

#define FEC_WTXUPC_PS_ET_CON0_ET_DAC_T2_EN_LSB                                  (31)
#define FEC_WTXUPC_PS_ET_CON0_ET_DAC_T2_EN_WIDTH                                (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_DAC_T2_EN_MASK                                 (0x80000000)
#define FEC_WTXUPC_PS_ET_CON0_ET_DAC_T2_EN_BIT                                  (0x80000000)

#define FEC_WTXUPC_PS_ET_CON0_ETDPD_EN_LSB                                      (30)
#define FEC_WTXUPC_PS_ET_CON0_ETDPD_EN_WIDTH                                    (1)
#define FEC_WTXUPC_PS_ET_CON0_ETDPD_EN_MASK                                     (0x40000000)
#define FEC_WTXUPC_PS_ET_CON0_ETDPD_EN_BIT                                      (0x40000000)

#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_P1_EN_LSB                            (23)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_P1_EN_WIDTH                          (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_P1_EN_MASK                           (0x00800000)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_P1_EN_BIT                            (0x00800000)

#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_P2_EN_LSB                            (22)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_P2_EN_WIDTH                          (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_P2_EN_MASK                           (0x00400000)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_P2_EN_BIT                            (0x00400000)

#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P1_EN_LSB                             (21)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P1_EN_WIDTH                           (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P1_EN_MASK                            (0x00200000)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P1_EN_BIT                             (0x00200000)

#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P2_EN_LSB                             (20)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P2_EN_WIDTH                           (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P2_EN_MASK                            (0x00100000)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P2_EN_BIT                             (0x00100000)

#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P3_EN_LSB                             (19)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P3_EN_WIDTH                           (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P3_EN_MASK                            (0x00080000)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_P3_EN_BIT                             (0x00080000)

#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_Q1_EN_LSB                            (15)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_Q1_EN_WIDTH                          (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_Q1_EN_MASK                           (0x00008000)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_Q1_EN_BIT                            (0x00008000)

#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_Q2_EN_LSB                            (14)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_Q2_EN_WIDTH                          (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_Q2_EN_MASK                           (0x00004000)
#define FEC_WTXUPC_PS_ET_CON0_ET_MODE_MIPI_Q2_EN_BIT                            (0x00004000)

#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q1_EN_LSB                             (13)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q1_EN_WIDTH                           (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q1_EN_MASK                            (0x00002000)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q1_EN_BIT                             (0x00002000)

#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q2_EN_LSB                             (12)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q2_EN_WIDTH                           (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q2_EN_MASK                            (0x00001000)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q2_EN_BIT                             (0x00001000)

#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q3_EN_LSB                             (11)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q3_EN_WIDTH                           (1)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q3_EN_MASK                            (0x00000800)
#define FEC_WTXUPC_PS_ET_CON0_ET_LEV_MIPI_Q3_EN_BIT                             (0x00000800)

#define FEC_WTXUPC_ET_PTAR_OFF_PTAR_ET_OFF_LSB                                  (0)
#define FEC_WTXUPC_ET_PTAR_OFF_PTAR_ET_OFF_WIDTH                                (8)
#define FEC_WTXUPC_ET_PTAR_OFF_PTAR_ET_OFF_MASK                                 (0x000000FF)

#define FEC_WTXUPC_PA_CON_PRF_COMP_DB_EN_LSB                                    (4)
#define FEC_WTXUPC_PA_CON_PRF_COMP_DB_EN_WIDTH                                  (1)
#define FEC_WTXUPC_PA_CON_PRF_COMP_DB_EN_MASK                                   (0x00000010)
#define FEC_WTXUPC_PA_CON_PRF_COMP_DB_EN_BIT                                    (0x00000010)

#define FEC_WTXUPC_PA_CON_HYST_NUM_LSB                                          (0)
#define FEC_WTXUPC_PA_CON_HYST_NUM_WIDTH                                        (2)
#define FEC_WTXUPC_PA_CON_HYST_NUM_MASK                                         (0x00000003)

#define FEC_WTXUPC_GAIN_MIN_GAIN_LSB                                            (16)
#define FEC_WTXUPC_GAIN_MIN_GAIN_WIDTH                                          (16)
#define FEC_WTXUPC_GAIN_MIN_GAIN_MASK                                           (0xFFFF0000)

#define FEC_WTXUPC_GAIN_MAX_GAIN_LSB                                            (0)
#define FEC_WTXUPC_GAIN_MAX_GAIN_WIDTH                                          (16)
#define FEC_WTXUPC_GAIN_MAX_GAIN_MASK                                           (0x0000FFFF)

#define FEC_WTXUPC_PAGAIN_PA_M_GAIN_FR_LSB                                      (16)
#define FEC_WTXUPC_PAGAIN_PA_M_GAIN_FR_WIDTH                                    (16)
#define FEC_WTXUPC_PAGAIN_PA_M_GAIN_FR_MASK                                     (0xFFFF0000)

#define FEC_WTXUPC_PAGAIN_PA_L_GAIN_FR_LSB                                      (0)
#define FEC_WTXUPC_PAGAIN_PA_L_GAIN_FR_WIDTH                                    (16)
#define FEC_WTXUPC_PAGAIN_PA_L_GAIN_FR_MASK                                     (0x0000FFFF)

#define FEC_WTXUPC_HYSTG_HYST2_STR_GAIN_FR_LSB                                  (16)
#define FEC_WTXUPC_HYSTG_HYST2_STR_GAIN_FR_WIDTH                                (16)
#define FEC_WTXUPC_HYSTG_HYST2_STR_GAIN_FR_MASK                                 (0xFFFF0000)

#define FEC_WTXUPC_HYSTG_HYST1_STR_GAIN_FR_LSB                                  (0)
#define FEC_WTXUPC_HYSTG_HYST1_STR_GAIN_FR_WIDTH                                (16)
#define FEC_WTXUPC_HYSTG_HYST1_STR_GAIN_FR_MASK                                 (0x0000FFFF)

#define FEC_WTXUPC_PRF_COMPDBn_PRF_COMP_DB_n_FR_LSB                             (0)
#define FEC_WTXUPC_PRF_COMPDBn_PRF_COMP_DB_n_FR_WIDTH                           (16)
#define FEC_WTXUPC_PRF_COMPDBn_PRF_COMP_DB_n_FR_MASK                            (0x0000FFFF)

#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_Lm_EN_LSB                                  (31)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_Lm_EN_WIDTH                                (1)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_Lm_EN_MASK                                 (0x80000000)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_Lm_EN_BIT                                  (0x80000000)

#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_STA_Lm_LSB                                 (24)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_STA_Lm_WIDTH                               (2)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_STA_Lm_MASK                                (0x03000000)

#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_PRF_Lm_LSB                                 (16)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_PRF_Lm_WIDTH                               (8)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_PRF_Lm_MASK                                (0x00FF0000)

#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_Lk_EN_LSB                                  (15)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_Lk_EN_WIDTH                                (1)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_Lk_EN_MASK                                 (0x00008000)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_Lk_EN_BIT                                  (0x00008000)

#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_STA_Lk_LSB                                 (8)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_STA_Lk_WIDTH                               (2)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_STA_Lk_MASK                                (0x00000300)

#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_PRF_Lk_LSB                                 (0)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_PRF_Lk_WIDTH                               (8)
#define FEC_WTXUPC_PA_OCTLEV_CONn_PA_PRF_Lk_MASK                                (0x000000FF)

#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_WCOMP_EN_LSB                     (31)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_WCOMP_EN_WIDTH                   (1)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_WCOMP_EN_MASK                    (0x80000000)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_WCOMP_EN_BIT                     (0x80000000)

#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_HCOMP_EN_LSB                     (30)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_HCOMP_EN_WIDTH                   (1)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_HCOMP_EN_MASK                    (0x40000000)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_HCOMP_EN_BIT                     (0x40000000)

#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_DET_EN_LSB                       (16)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_DET_EN_WIDTH                     (8)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_DET_EN_MASK                      (0x00FF0000)

#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_COMP_THRE_LSB                    (0)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_COMP_THRE_WIDTH                  (16)
#define FEC_WTXUPC_PRF_PA_CHNG_CON_PRF_PA_CHNG_COMP_THRE_MASK                   (0x0000FFFF)

#define FEC_WTXUPC_PRF_PA_mCHNG_HCOMPk_PRF_PA_mCHNG_HCOMP_Q_LSB                 (16)
#define FEC_WTXUPC_PRF_PA_mCHNG_HCOMPk_PRF_PA_mCHNG_HCOMP_Q_WIDTH               (9)
#define FEC_WTXUPC_PRF_PA_mCHNG_HCOMPk_PRF_PA_mCHNG_HCOMP_Q_MASK                (0x01FF0000)

#define FEC_WTXUPC_PRF_PA_mCHNG_HCOMPk_PRF_PA_mCHNG_HCOMP_P_LSB                 (0)
#define FEC_WTXUPC_PRF_PA_mCHNG_HCOMPk_PRF_PA_mCHNG_HCOMP_P_WIDTH               (9)
#define FEC_WTXUPC_PRF_PA_mCHNG_HCOMPk_PRF_PA_mCHNG_HCOMP_P_MASK                (0x000001FF)

#define FEC_WTXUPC_PRF_PA_mCHNG_WCOMP_PRF_PA_mCHNG_HCOMP1_LSB                   (16)
#define FEC_WTXUPC_PRF_PA_mCHNG_WCOMP_PRF_PA_mCHNG_HCOMP1_WIDTH                 (9)
#define FEC_WTXUPC_PRF_PA_mCHNG_WCOMP_PRF_PA_mCHNG_HCOMP1_MASK                  (0x01FF0000)

#define FEC_WTXUPC_PRF_PA_mCHNG_WCOMP_PRF_PA_mCHNG_HCOMP2_LSB                   (0)
#define FEC_WTXUPC_PRF_PA_mCHNG_WCOMP_PRF_PA_mCHNG_HCOMP2_WIDTH                 (9)
#define FEC_WTXUPC_PRF_PA_mCHNG_WCOMP_PRF_PA_mCHNG_HCOMP2_MASK                  (0x000001FF)

#define FEC_WTXUPC_PGABSI_COMP_PGA_BSI_COMP_GPBBOFS_FR_LSB                      (16)
#define FEC_WTXUPC_PGABSI_COMP_PGA_BSI_COMP_GPBBOFS_FR_WIDTH                    (16)
#define FEC_WTXUPC_PGABSI_COMP_PGA_BSI_COMP_GPBBOFS_FR_MASK                     (0xFFFF0000)

#define FEC_WTXUPC_PGABSI_COMP_PGA_BSI_COMP_GCPLH_FR_LSB                        (0)
#define FEC_WTXUPC_PGABSI_COMP_PGA_BSI_COMP_GCPLH_FR_WIDTH                      (16)
#define FEC_WTXUPC_PGABSI_COMP_PGA_BSI_COMP_GCPLH_FR_MASK                       (0x0000FFFF)

#define FEC_WTXUPC_PGABSI_COMP2_PGA_BSI_COMP_GCPLL_FR_LSB                       (16)
#define FEC_WTXUPC_PGABSI_COMP2_PGA_BSI_COMP_GCPLL_FR_WIDTH                     (16)
#define FEC_WTXUPC_PGABSI_COMP2_PGA_BSI_COMP_GCPLL_FR_MASK                      (0xFFFF0000)

#define FEC_WTXUPC_PGABSI_COMP2_PGA_BSI_COMP_GCPLM_FR_LSB                       (0)
#define FEC_WTXUPC_PGABSI_COMP2_PGA_BSI_COMP_GCPLM_FR_WIDTH                     (16)
#define FEC_WTXUPC_PGABSI_COMP2_PGA_BSI_COMP_GCPLM_FR_MASK                      (0x0000FFFF)

#define FEC_WTXUPC_PGABSI_COMP3_PGA_B_GAIN_OFFSET_LSB                           (0)
#define FEC_WTXUPC_PGABSI_COMP3_PGA_B_GAIN_OFFSET_WIDTH                         (16)
#define FEC_WTXUPC_PGABSI_COMP3_PGA_B_GAIN_OFFSET_MASK                          (0x0000FFFF)

#define FEC_WTXUPC_PGABSI_RFBDY_PGA_BSI_GRF_MAX_LSB                             (0)
#define FEC_WTXUPC_PGABSI_RFBDY_PGA_BSI_GRF_MAX_WIDTH                           (16)
#define FEC_WTXUPC_PGABSI_RFBDY_PGA_BSI_GRF_MAX_MASK                            (0x0000FFFF)

#define FEC_WTXUPC_PGABSI_OHGVGABBBDY_PGA_BSI_OH_GVGA_BB_MIN_LSB                (0)
#define FEC_WTXUPC_PGABSI_OHGVGABBBDY_PGA_BSI_OH_GVGA_BB_MIN_WIDTH              (16)
#define FEC_WTXUPC_PGABSI_OHGVGABBBDY_PGA_BSI_OH_GVGA_BB_MIN_MASK               (0x0000FFFF)

#define FEC_WTXUPC_PGABSI_GDETBDY_PGA_BSI_GDET_MIN_LSB                          (16)
#define FEC_WTXUPC_PGABSI_GDETBDY_PGA_BSI_GDET_MIN_WIDTH                        (16)
#define FEC_WTXUPC_PGABSI_GDETBDY_PGA_BSI_GDET_MIN_MASK                         (0xFFFF0000)

#define FEC_WTXUPC_PGABSI_GDETBDY_PGA_BSI_GDET_MAX_LSB                          (0)
#define FEC_WTXUPC_PGABSI_GDETBDY_PGA_BSI_GDET_MAX_WIDTH                        (16)
#define FEC_WTXUPC_PGABSI_GDETBDY_PGA_BSI_GDET_MAX_MASK                         (0x0000FFFF)

#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI2_HSPA_EN_FR_LSB                        (15)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI2_HSPA_EN_FR_WIDTH                      (1)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI2_HSPA_EN_FR_MASK                       (0x00008000)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI2_HSPA_EN_FR_BIT                        (0x00008000)

#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_Q_IN_FR_LSB                     (12)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_Q_IN_FR_WIDTH                   (3)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_Q_IN_FR_MASK                    (0x00007000)

#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_Q_FR_LSB                        (8)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_Q_FR_WIDTH                      (3)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_Q_FR_MASK                       (0x00000700)

#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_P_IN_FR_LSB                     (4)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_P_IN_FR_WIDTH                   (3)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_P_IN_FR_MASK                    (0x00000070)

#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_P_FR_LSB                        (0)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_P_FR_WIDTH                      (3)
#define FEC_WTXUPC_PGABSI_MEASEL_PGA_BSI_MEASEL_P_FR_MASK                       (0x00000007)

#define FEC_WTXUPC_PGABSI_GPAn_PGA_BSI_GPA_m_FR_LSB                             (16)
#define FEC_WTXUPC_PGABSI_GPAn_PGA_BSI_GPA_m_FR_WIDTH                           (16)
#define FEC_WTXUPC_PGABSI_GPAn_PGA_BSI_GPA_m_FR_MASK                            (0xFFFF0000)

#define FEC_WTXUPC_PGABSI_GPAn_PGA_BSI_GPA_o_FR_LSB                             (0)
#define FEC_WTXUPC_PGABSI_GPAn_PGA_BSI_GPA_o_FR_WIDTH                           (16)
#define FEC_WTXUPC_PGABSI_GPAn_PGA_BSI_GPA_o_FR_MASK                            (0x0000FFFF)

#define FEC_WTXUPC_PGABSI_RFDECn_PGA_BSI_GVGA_BBMAXn_LSB                        (16)
#define FEC_WTXUPC_PGABSI_RFDECn_PGA_BSI_GVGA_BBMAXn_WIDTH                      (16)
#define FEC_WTXUPC_PGABSI_RFDECn_PGA_BSI_GVGA_BBMAXn_MASK                       (0xFFFF0000)

#define FEC_WTXUPC_PGABSI_RFDECn_PGA_BSI_GVGA_RFn_FR_LSB                        (0)
#define FEC_WTXUPC_PGABSI_RFDECn_PGA_BSI_GVGA_RFn_FR_WIDTH                      (16)
#define FEC_WTXUPC_PGABSI_RFDECn_PGA_BSI_GVGA_RFn_FR_MASK                       (0x0000FFFF)

#define FEC_WTXUPC_PGABSI_GAIN_LUTn_PGA_BSI_GAIN_LUTn_LSB                       (0)
#define FEC_WTXUPC_PGABSI_GAIN_LUTn_PGA_BSI_GAIN_LUTn_WIDTH                     (24)
#define FEC_WTXUPC_PGABSI_GAIN_LUTn_PGA_BSI_GAIN_LUTn_MASK                      (0x00FFFFFF)

#define FEC_WTXUPC_PGABSI_GDET_LUTn_PGA_BSI_GDET_LUTn_LSB                       (0)
#define FEC_WTXUPC_PGABSI_GDET_LUTn_PGA_BSI_GDET_LUTn_WIDTH                     (19)
#define FEC_WTXUPC_PGABSI_GDET_LUTn_PGA_BSI_GDET_LUTn_MASK                      (0x0007FFFF)

#define FEC_WTXUPC_ET_CON_ETON_PTAR_THRE_FR_LSB                                 (4)
#define FEC_WTXUPC_ET_CON_ETON_PTAR_THRE_FR_WIDTH                               (13)
#define FEC_WTXUPC_ET_CON_ETON_PTAR_THRE_FR_MASK                                (0x0001FFF0)

#define FEC_WTXUPC_ET_CON_ET_EN_FR_LSB                                          (0)
#define FEC_WTXUPC_ET_CON_ET_EN_FR_WIDTH                                        (1)
#define FEC_WTXUPC_ET_CON_ET_EN_FR_MASK                                         (0x00000001)
#define FEC_WTXUPC_ET_CON_ET_EN_FR_BIT                                          (0x00000001)

#define FEC_WTXUPC_ET_GMPRn_ET_GMPRm_FR_LSB                                     (16)
#define FEC_WTXUPC_ET_GMPRn_ET_GMPRm_FR_WIDTH                                   (9)
#define FEC_WTXUPC_ET_GMPRn_ET_GMPRm_FR_MASK                                    (0x01FF0000)

#define FEC_WTXUPC_ET_GMPRn_ET_GMPRo_FR_LSB                                     (0)
#define FEC_WTXUPC_ET_GMPRn_ET_GMPRo_FR_WIDTH                                   (9)
#define FEC_WTXUPC_ET_GMPRn_ET_GMPRo_FR_MASK                                    (0x000001FF)

#define FEC_WTXUPC_ET_GO_LUT_INI_ET_GO_LUT_INI_LSB                              (0)
#define FEC_WTXUPC_ET_GO_LUT_INI_ET_GO_LUT_INI_WIDTH                            (5)
#define FEC_WTXUPC_ET_GO_LUT_INI_ET_GO_LUT_INI_MASK                             (0x0000001F)

#define FEC_WTXUPC_ET_GO_LUTn_ET_GO_LUT_n_INT_LSB                               (16)
#define FEC_WTXUPC_ET_GO_LUTn_ET_GO_LUT_n_INT_WIDTH                             (10)
#define FEC_WTXUPC_ET_GO_LUTn_ET_GO_LUT_n_INT_MASK                              (0x03FF0000)

#define FEC_WTXUPC_ET_GO_LUTn_ET_GO_LUT_n_P5_LSB                                (0)
#define FEC_WTXUPC_ET_GO_LUTn_ET_GO_LUT_n_P5_WIDTH                              (10)
#define FEC_WTXUPC_ET_GO_LUTn_ET_GO_LUT_n_P5_MASK                               (0x000003FF)

#define FEC_WTXUPC_ET_AMRMS_ET_AM_RMS_LSB                                       (0)
#define FEC_WTXUPC_ET_AMRMS_ET_AM_RMS_WIDTH                                     (10)
#define FEC_WTXUPC_ET_AMRMS_ET_AM_RMS_MASK                                      (0x000003FF)

#define FEC_WTXUPC_ET_VPA_LUT00_ET_VPA_LUTm_FR_LSB                              (16)
#define FEC_WTXUPC_ET_VPA_LUT00_ET_VPA_LUTm_FR_WIDTH                            (11)
#define FEC_WTXUPC_ET_VPA_LUT00_ET_VPA_LUTm_FR_MASK                             (0x07FF0000)

#define FEC_WTXUPC_ET_VPA_LUT00_ET_VPA_LUTo_FR_LSB                              (0)
#define FEC_WTXUPC_ET_VPA_LUT00_ET_VPA_LUTo_FR_WIDTH                            (11)
#define FEC_WTXUPC_ET_VPA_LUT00_ET_VPA_LUTo_FR_MASK                             (0x000007FF)

#define FEC_WTXUPC_ET_PAR_ET_GOFFSET_LSB                                        (16)
#define FEC_WTXUPC_ET_PAR_ET_GOFFSET_WIDTH                                      (10)
#define FEC_WTXUPC_ET_PAR_ET_GOFFSET_MASK                                       (0x03FF0000)

#define FEC_WTXUPC_ET_PAR_ET_GAINCAL_LSB                                        (0)
#define FEC_WTXUPC_ET_PAR_ET_GAINCAL_WIDTH                                      (9)
#define FEC_WTXUPC_ET_PAR_ET_GAINCAL_MASK                                       (0x000001FF)

#define FEC_WTXUPC_PD_CON_PD_DET_THRE_LSB                                       (16)
#define FEC_WTXUPC_PD_CON_PD_DET_THRE_WIDTH                                     (16)
#define FEC_WTXUPC_PD_CON_PD_DET_THRE_MASK                                      (0xFFFF0000)

#define FEC_WTXUPC_PD_CON_PD_IN_MODE_LSB                                        (4)
#define FEC_WTXUPC_PD_CON_PD_IN_MODE_WIDTH                                      (1)
#define FEC_WTXUPC_PD_CON_PD_IN_MODE_MASK                                       (0x00000010)
#define FEC_WTXUPC_PD_CON_PD_IN_MODE_BIT                                        (0x00000010)

#define FEC_WTXUPC_PDCOMP_CON_PD_COMP_MODE_LSB                                  (0)
#define FEC_WTXUPC_PDCOMP_CON_PD_COMP_MODE_WIDTH                                (2)
#define FEC_WTXUPC_PDCOMP_CON_PD_COMP_MODE_MASK                                 (0x00000003)

#define FEC_WTXUPC_PDBSI_SHIFT_PD_BSI_BASE_LSB                                  (0)
#define FEC_WTXUPC_PDBSI_SHIFT_PD_BSI_BASE_WIDTH                                (13)
#define FEC_WTXUPC_PDBSI_SHIFT_PD_BSI_BASE_MASK                                 (0x00001FFF)

#define FEC_WTXUPC_PDBSI_MASK_PD_BSI_MASK_LSB                                   (0)
#define FEC_WTXUPC_PDBSI_MASK_PD_BSI_MASK_WIDTH                                 (26)
#define FEC_WTXUPC_PDBSI_MASK_PD_BSI_MASK_MASK                                  (0x03FFFFFF)

#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_NSLOT_CORR_EN_LSB                          (29)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_NSLOT_CORR_EN_WIDTH                        (1)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_NSLOT_CORR_EN_MASK                         (0x20000000)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_NSLOT_CORR_EN_BIT                          (0x20000000)

#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_CSLOT_CORR_EN_LSB                          (28)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_CSLOT_CORR_EN_WIDTH                        (1)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_CSLOT_CORR_EN_MASK                         (0x10000000)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_CSLOT_CORR_EN_BIT                          (0x10000000)

#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_INSLOT_GSTEP_THRE_LSB                      (17)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_INSLOT_GSTEP_THRE_WIDTH                    (8)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_INSLOT_GSTEP_THRE_MASK                     (0x01FE0000)

#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_PRF_EN_LSB                                 (16)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_PRF_EN_WIDTH                               (1)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_PRF_EN_MASK                                (0x00010000)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_PRF_EN_BIT                                 (0x00010000)

#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_STEP_MAX_LSB                               (12)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_STEP_MAX_WIDTH                             (3)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_STEP_MAX_MASK                              (0x00007000)

#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_DERR_LSB                                   (4)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_DERR_WIDTH                                 (6)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_DERR_MASK                                  (0x000003F0)

#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_ACC_MODE_LSB                               (0)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_ACC_MODE_WIDTH                             (2)
#define FEC_WTXUPC_PDBSI_CON1_PD_BSI_ACC_MODE_MASK                              (0x00000003)

#define FEC_WTXUPC_PDBSI_CON2_PD_DEL_LNA_MID_LSB                                (16)
#define FEC_WTXUPC_PDBSI_CON2_PD_DEL_LNA_MID_WIDTH                              (16)
#define FEC_WTXUPC_PDBSI_CON2_PD_DEL_LNA_MID_MASK                               (0xFFFF0000)

#define FEC_WTXUPC_PDBSI_CON2_PD_DEL_LNA_LOW_LSB                                (0)
#define FEC_WTXUPC_PDBSI_CON2_PD_DEL_LNA_LOW_WIDTH                              (16)
#define FEC_WTXUPC_PDBSI_CON2_PD_DEL_LNA_LOW_MASK                               (0x0000FFFF)

#define FEC_WTXUPC_PDBSI_CON3_PD_TH_DET_LNA_EN_LSB                              (28)
#define FEC_WTXUPC_PDBSI_CON3_PD_TH_DET_LNA_EN_WIDTH                            (1)
#define FEC_WTXUPC_PDBSI_CON3_PD_TH_DET_LNA_EN_MASK                             (0x10000000)
#define FEC_WTXUPC_PDBSI_CON3_PD_TH_DET_LNA_EN_BIT                              (0x10000000)

#define FEC_WTXUPC_PDBSI_CON3_PD_TH_DET_LNA_LSB                                 (16)
#define FEC_WTXUPC_PDBSI_CON3_PD_TH_DET_LNA_WIDTH                               (12)
#define FEC_WTXUPC_PDBSI_CON3_PD_TH_DET_LNA_MASK                                (0x0FFF0000)

#define FEC_WTXUPC_PDBSI_CON3_PD_DET_IDX_OFS_LSB                                (0)
#define FEC_WTXUPC_PDBSI_CON3_PD_DET_IDX_OFS_WIDTH                              (5)
#define FEC_WTXUPC_PDBSI_CON3_PD_DET_IDX_OFS_MASK                               (0x0000001F)

#define FEC_WTXUPC_PSEUDO_TPCIN_PSEUDO_TPC_EN_FR_LSB                            (31)
#define FEC_WTXUPC_PSEUDO_TPCIN_PSEUDO_TPC_EN_FR_WIDTH                          (1)
#define FEC_WTXUPC_PSEUDO_TPCIN_PSEUDO_TPC_EN_FR_MASK                           (0x80000000)
#define FEC_WTXUPC_PSEUDO_TPCIN_PSEUDO_TPC_EN_FR_BIT                            (0x80000000)

#define FEC_WTXUPC_PSEUDO_TPCIN_PSEUDO_TPC_IN_FR_LSB                            (0)
#define FEC_WTXUPC_PSEUDO_TPCIN_PSEUDO_TPC_IN_FR_WIDTH                          (30)
#define FEC_WTXUPC_PSEUDO_TPCIN_PSEUDO_TPC_IN_FR_MASK                           (0x3FFFFFFF)

#define FEC_WTXUPC_FREQ_L1D_BAND_LSB                                            (16)
#define FEC_WTXUPC_FREQ_L1D_BAND_WIDTH                                          (8)
#define FEC_WTXUPC_FREQ_L1D_BAND_MASK                                           (0x00FF0000)

#define FEC_WTXUPC_FREQ_L1D_UARFCN_LSB                                          (0)
#define FEC_WTXUPC_FREQ_L1D_UARFCN_WIDTH                                        (16)
#define FEC_WTXUPC_FREQ_L1D_UARFCN_MASK                                         (0x0000FFFF)

#define FEC_WTXUPC_FREQ_RFD_BAND_LSB                                            (16)
#define FEC_WTXUPC_FREQ_RFD_BAND_WIDTH                                          (8)
#define FEC_WTXUPC_FREQ_RFD_BAND_MASK                                           (0x00FF0000)

#define FEC_WTXUPC_FREQ_RFD_UARFCN_LSB                                          (0)
#define FEC_WTXUPC_FREQ_RFD_UARFCN_WIDTH                                        (16)
#define FEC_WTXUPC_FREQ_RFD_UARFCN_MASK                                         (0x0000FFFF)

#define FEC_WTXUPC_UPC_EN_STAn_PDQ_EN_STA_SR_LSB                                (9)
#define FEC_WTXUPC_UPC_EN_STAn_PDQ_EN_STA_SR_WIDTH                              (1)
#define FEC_WTXUPC_UPC_EN_STAn_PDQ_EN_STA_SR_MASK                               (0x00000200)
#define FEC_WTXUPC_UPC_EN_STAn_PDQ_EN_STA_SR_BIT                                (0x00000200)

#define FEC_WTXUPC_UPC_EN_STAn_PSQ_EN_STA_SR_LSB                                (8)
#define FEC_WTXUPC_UPC_EN_STAn_PSQ_EN_STA_SR_WIDTH                              (1)
#define FEC_WTXUPC_UPC_EN_STAn_PSQ_EN_STA_SR_MASK                               (0x00000100)
#define FEC_WTXUPC_UPC_EN_STAn_PSQ_EN_STA_SR_BIT                                (0x00000100)

#define FEC_WTXUPC_UPC_EN_STAn_PDP_EN_STA_SR_LSB                                (5)
#define FEC_WTXUPC_UPC_EN_STAn_PDP_EN_STA_SR_WIDTH                              (1)
#define FEC_WTXUPC_UPC_EN_STAn_PDP_EN_STA_SR_MASK                               (0x00000020)
#define FEC_WTXUPC_UPC_EN_STAn_PDP_EN_STA_SR_BIT                                (0x00000020)

#define FEC_WTXUPC_UPC_EN_STAn_PSP_EN_STA_SR_LSB                                (4)
#define FEC_WTXUPC_UPC_EN_STAn_PSP_EN_STA_SR_WIDTH                              (1)
#define FEC_WTXUPC_UPC_EN_STAn_PSP_EN_STA_SR_MASK                               (0x00000010)
#define FEC_WTXUPC_UPC_EN_STAn_PSP_EN_STA_SR_BIT                                (0x00000010)

#define FEC_WTXUPC_UPC_EN_STAn_POW_CAL_EN_SR_LSB                                (1)
#define FEC_WTXUPC_UPC_EN_STAn_POW_CAL_EN_SR_WIDTH                              (1)
#define FEC_WTXUPC_UPC_EN_STAn_POW_CAL_EN_SR_MASK                               (0x00000002)
#define FEC_WTXUPC_UPC_EN_STAn_POW_CAL_EN_SR_BIT                                (0x00000002)

#define FEC_WTXUPC_UPC_EN_STAn_UPC_ON_SR_LSB                                    (0)
#define FEC_WTXUPC_UPC_EN_STAn_UPC_ON_SR_WIDTH                                  (1)
#define FEC_WTXUPC_UPC_EN_STAn_UPC_ON_SR_MASK                                   (0x00000001)
#define FEC_WTXUPC_UPC_EN_STAn_UPC_ON_SR_BIT                                    (0x00000001)

#define FEC_WTXUPC_ADDSC_STA0n_PMAX_MPR_FLAG_LSB                                (2)
#define FEC_WTXUPC_ADDSC_STA0n_PMAX_MPR_FLAG_WIDTH                              (1)
#define FEC_WTXUPC_ADDSC_STA0n_PMAX_MPR_FLAG_MASK                               (0x00000004)
#define FEC_WTXUPC_ADDSC_STA0n_PMAX_MPR_FLAG_BIT                                (0x00000004)

#define FEC_WTXUPC_ADDSC_STA0n_PMIN_FLAG_LSB                                    (1)
#define FEC_WTXUPC_ADDSC_STA0n_PMIN_FLAG_WIDTH                                  (1)
#define FEC_WTXUPC_ADDSC_STA0n_PMIN_FLAG_MASK                                   (0x00000002)
#define FEC_WTXUPC_ADDSC_STA0n_PMIN_FLAG_BIT                                    (0x00000002)

#define FEC_WTXUPC_ADDSC_STA0n_PMIN_UE_FLAG_LSB                                 (0)
#define FEC_WTXUPC_ADDSC_STA0n_PMIN_UE_FLAG_WIDTH                               (1)
#define FEC_WTXUPC_ADDSC_STA0n_PMIN_UE_FLAG_MASK                                (0x00000001)
#define FEC_WTXUPC_ADDSC_STA0n_PMIN_UE_FLAG_BIT                                 (0x00000001)

#define FEC_WTXUPC_TPC_CMD_FAKE_C0_C0_FLAG_LSB                                  (0)
#define FEC_WTXUPC_TPC_CMD_FAKE_C0_C0_FLAG_WIDTH                                (15)
#define FEC_WTXUPC_TPC_CMD_FAKE_C0_C0_FLAG_MASK                                 (0x00007FFF)

#define FEC_WTXUPC_TPC_CMD_FAKE_C1_C1_FLAG_LSB                                  (0)
#define FEC_WTXUPC_TPC_CMD_FAKE_C1_C1_FLAG_WIDTH                                (15)
#define FEC_WTXUPC_TPC_CMD_FAKE_C1_C1_FLAG_MASK                                 (0x00007FFF)

#define FEC_WTXUPC_PTAR_STAn_PTAR_Q_SR_LSB                                      (16)
#define FEC_WTXUPC_PTAR_STAn_PTAR_Q_SR_WIDTH                                    (16)
#define FEC_WTXUPC_PTAR_STAn_PTAR_Q_SR_MASK                                     (0xFFFF0000)

#define FEC_WTXUPC_PTAR_STAn_PTAR_P_SR_LSB                                      (0)
#define FEC_WTXUPC_PTAR_STAn_PTAR_P_SR_WIDTH                                    (16)
#define FEC_WTXUPC_PTAR_STAn_PTAR_P_SR_MASK                                     (0x0000FFFF)

#define FEC_WTXUPC_PTAR_REAL_STAn_PTAR_REALQ_SR_LSB                             (16)
#define FEC_WTXUPC_PTAR_REAL_STAn_PTAR_REALQ_SR_WIDTH                           (16)
#define FEC_WTXUPC_PTAR_REAL_STAn_PTAR_REALQ_SR_MASK                            (0xFFFF0000)

#define FEC_WTXUPC_PTAR_REAL_STAn_PTAR_REALP_SR_LSB                             (0)
#define FEC_WTXUPC_PTAR_REAL_STAn_PTAR_REALP_SR_WIDTH                           (16)
#define FEC_WTXUPC_PTAR_REAL_STAn_PTAR_REALP_SR_MASK                            (0x0000FFFF)

#define FEC_WTXUPC_PDPCCH_COMP_STAn_PDPCCH_COMP_C1_SR_LSB                       (16)
#define FEC_WTXUPC_PDPCCH_COMP_STAn_PDPCCH_COMP_C1_SR_WIDTH                     (16)
#define FEC_WTXUPC_PDPCCH_COMP_STAn_PDPCCH_COMP_C1_SR_MASK                      (0xFFFF0000)

#define FEC_WTXUPC_PDPCCH_COMP_STAn_PDPCCH_COMP_C0_SR_LSB                       (0)
#define FEC_WTXUPC_PDPCCH_COMP_STAn_PDPCCH_COMP_C0_SR_WIDTH                     (16)
#define FEC_WTXUPC_PDPCCH_COMP_STAn_PDPCCH_COMP_C0_SR_MASK                      (0x0000FFFF)

#define FEC_WTXUPC_PRF_STAn_PRF_Q_DLY_SR_LSB                                    (16)
#define FEC_WTXUPC_PRF_STAn_PRF_Q_DLY_SR_WIDTH                                  (16)
#define FEC_WTXUPC_PRF_STAn_PRF_Q_DLY_SR_MASK                                   (0xFFFF0000)

#define FEC_WTXUPC_PRF_STAn_PRF_P_SR_LSB                                        (0)
#define FEC_WTXUPC_PRF_STAn_PRF_P_SR_WIDTH                                      (16)
#define FEC_WTXUPC_PRF_STAn_PRF_P_SR_MASK                                       (0x0000FFFF)

#define FEC_WTXUPC_PRF_DB_STAn_PRF_RQSTQ_DLY_SR_LSB                             (16)
#define FEC_WTXUPC_PRF_DB_STAn_PRF_RQSTQ_DLY_SR_WIDTH                           (16)
#define FEC_WTXUPC_PRF_DB_STAn_PRF_RQSTQ_DLY_SR_MASK                            (0xFFFF0000)

#define FEC_WTXUPC_PRF_DB_STAn_PRF_RQSTP_SR_LSB                                 (0)
#define FEC_WTXUPC_PRF_DB_STAn_PRF_RQSTP_SR_WIDTH                               (16)
#define FEC_WTXUPC_PRF_DB_STAn_PRF_RQSTP_SR_MASK                                (0x0000FFFF)

#define FEC_WTXUPC_PRFTAR_STAn_PRF_TARQ_DLY_LSB                                 (16)
#define FEC_WTXUPC_PRFTAR_STAn_PRF_TARQ_DLY_WIDTH                               (16)
#define FEC_WTXUPC_PRFTAR_STAn_PRF_TARQ_DLY_MASK                                (0xFFFF0000)

#define FEC_WTXUPC_PRFTAR_STAn_PRF_TARP_LSB                                     (0)
#define FEC_WTXUPC_PRFTAR_STAn_PRF_TARP_WIDTH                                   (16)
#define FEC_WTXUPC_PRFTAR_STAn_PRF_TARP_MASK                                    (0x0000FFFF)

#define FEC_WTXUPC_DDPC_RPT_P1n_TXPWR_MEAS_LSB                                  (0)
#define FEC_WTXUPC_DDPC_RPT_P1n_TXPWR_MEAS_WIDTH                                (16)
#define FEC_WTXUPC_DDPC_RPT_P1n_TXPWR_MEAS_MASK                                 (0x0000FFFF)

#define FEC_WTXUPC_DDPC_RPT_P2n_TXPWR_MEAS_LSB                                  (0)
#define FEC_WTXUPC_DDPC_RPT_P2n_TXPWR_MEAS_WIDTH                                (16)
#define FEC_WTXUPC_DDPC_RPT_P2n_TXPWR_MEAS_MASK                                 (0x0000FFFF)

#define FEC_WTXUPC_DDPC_RPT_Q1n_TXPWR_MEAS_LSB                                  (0)
#define FEC_WTXUPC_DDPC_RPT_Q1n_TXPWR_MEAS_WIDTH                                (16)
#define FEC_WTXUPC_DDPC_RPT_Q1n_TXPWR_MEAS_MASK                                 (0x0000FFFF)

#define FEC_WTXUPC_DDPC_RPT_Q2n_TXPWR_MEAS_LSB                                  (0)
#define FEC_WTXUPC_DDPC_RPT_Q2n_TXPWR_MEAS_WIDTH                                (16)
#define FEC_WTXUPC_DDPC_RPT_Q2n_TXPWR_MEAS_MASK                                 (0x0000FFFF)

#define FEC_WTXUPC_DDPC_DETBPI_CON_DETBPI_DAT_LSB                               (16)
#define FEC_WTXUPC_DDPC_DETBPI_CON_DETBPI_DAT_WIDTH                             (4)
#define FEC_WTXUPC_DDPC_DETBPI_CON_DETBPI_DAT_MASK                              (0x000F0000)

#define FEC_WTXUPC_DDPC_DETBPI_CON_DETBPI_OFS_LSB                               (0)
#define FEC_WTXUPC_DDPC_DETBPI_CON_DETBPI_OFS_WIDTH                             (12)
#define FEC_WTXUPC_DDPC_DETBPI_CON_DETBPI_OFS_MASK                              (0x00000FFF)

#define FEC_WTXUPC_DDPC_ADC_CON_ADC_OFF_LSB                                     (16)
#define FEC_WTXUPC_DDPC_ADC_CON_ADC_OFF_WIDTH                                   (12)
#define FEC_WTXUPC_DDPC_ADC_CON_ADC_OFF_MASK                                    (0x0FFF0000)

#define FEC_WTXUPC_DDPC_ADC_CON_ADC_ON_LSB                                      (0)
#define FEC_WTXUPC_DDPC_ADC_CON_ADC_ON_WIDTH                                    (12)
#define FEC_WTXUPC_DDPC_ADC_CON_ADC_ON_MASK                                     (0x00000FFF)

#define FEC_WTXUPC_DDPC_SAMPLE_WAIT_SAMPLE_LSB                                  (19)
#define FEC_WTXUPC_DDPC_SAMPLE_WAIT_SAMPLE_WIDTH                                (8)
#define FEC_WTXUPC_DDPC_SAMPLE_WAIT_SAMPLE_MASK                                 (0x07F80000)

#define FEC_WTXUPC_DDPC_SAMPLE_LEAD_BIT_LSB                                     (15)
#define FEC_WTXUPC_DDPC_SAMPLE_LEAD_BIT_WIDTH                                   (4)
#define FEC_WTXUPC_DDPC_SAMPLE_LEAD_BIT_MASK                                    (0x00078000)

#define FEC_WTXUPC_DDPC_SAMPLE_MEAS_SAMPLE_LSB                                  (0)
#define FEC_WTXUPC_DDPC_SAMPLE_MEAS_SAMPLE_WIDTH                                (15)
#define FEC_WTXUPC_DDPC_SAMPLE_MEAS_SAMPLE_MASK                                 (0x00007FFF)

#define FEC_WTXUPC_AT_RFDET_CON_MEAS_SEL_LSB                                    (16)
#define FEC_WTXUPC_AT_RFDET_CON_MEAS_SEL_WIDTH                                  (3)
#define FEC_WTXUPC_AT_RFDET_CON_MEAS_SEL_MASK                                   (0x00070000)

#define FEC_WTXUPC_AT_RFDET_CON_RF_DET_OFS_LSB                                  (0)
#define FEC_WTXUPC_AT_RFDET_CON_RF_DET_OFS_WIDTH                                (12)
#define FEC_WTXUPC_AT_RFDET_CON_RF_DET_OFS_MASK                                 (0x00000FFF)

#define FEC_WTXUPC_AT_ADC_CON_ADC_OFF_LSB                                       (16)
#define FEC_WTXUPC_AT_ADC_CON_ADC_OFF_WIDTH                                     (12)
#define FEC_WTXUPC_AT_ADC_CON_ADC_OFF_MASK                                      (0x0FFF0000)

#define FEC_WTXUPC_AT_ADC_CON_ADC_ON_LSB                                        (0)
#define FEC_WTXUPC_AT_ADC_CON_ADC_ON_WIDTH                                      (12)
#define FEC_WTXUPC_AT_ADC_CON_ADC_ON_MASK                                       (0x00000FFF)

#define FEC_WTXUPC_AT_MEAS0_CON0_AT0_OFS_LSB                                    (0)
#define FEC_WTXUPC_AT_MEAS0_CON0_AT0_OFS_WIDTH                                  (12)
#define FEC_WTXUPC_AT_MEAS0_CON0_AT0_OFS_MASK                                   (0x00000FFF)

#define FEC_WTXUPC_AT_MEAS0_CON1_AT0_MEAS_SAMPLE_LSB                            (16)
#define FEC_WTXUPC_AT_MEAS0_CON1_AT0_MEAS_SAMPLE_WIDTH                          (16)
#define FEC_WTXUPC_AT_MEAS0_CON1_AT0_MEAS_SAMPLE_MASK                           (0xFFFF0000)

#define FEC_WTXUPC_AT_MEAS0_CON1_AT0_WAIT_LEN_LSB                               (0)
#define FEC_WTXUPC_AT_MEAS0_CON1_AT0_WAIT_LEN_WIDTH                             (16)
#define FEC_WTXUPC_AT_MEAS0_CON1_AT0_WAIT_LEN_MASK                              (0x0000FFFF)

#define FEC_WTXUPC_AT_MEAS1_CON0_AT1_OFS_LSB                                    (0)
#define FEC_WTXUPC_AT_MEAS1_CON0_AT1_OFS_WIDTH                                  (12)
#define FEC_WTXUPC_AT_MEAS1_CON0_AT1_OFS_MASK                                   (0x00000FFF)

#define FEC_WTXUPC_AT_MEAS1_CON1_AT1_MEAS_SAMPLE_LSB                            (16)
#define FEC_WTXUPC_AT_MEAS1_CON1_AT1_MEAS_SAMPLE_WIDTH                          (16)
#define FEC_WTXUPC_AT_MEAS1_CON1_AT1_MEAS_SAMPLE_MASK                           (0xFFFF0000)

#define FEC_WTXUPC_AT_MEAS1_CON1_AT1_WAIT_LEN_LSB                               (0)
#define FEC_WTXUPC_AT_MEAS1_CON1_AT1_WAIT_LEN_WIDTH                             (16)
#define FEC_WTXUPC_AT_MEAS1_CON1_AT1_WAIT_LEN_MASK                              (0x0000FFFF)

#define FEC_WTXUPC_AT_DETBPI0_CON_DETBPI0_DAT_LSB                               (16)
#define FEC_WTXUPC_AT_DETBPI0_CON_DETBPI0_DAT_WIDTH                             (4)
#define FEC_WTXUPC_AT_DETBPI0_CON_DETBPI0_DAT_MASK                              (0x000F0000)

#define FEC_WTXUPC_AT_DETBPI0_CON_DETBPI0_OFS_LSB                               (0)
#define FEC_WTXUPC_AT_DETBPI0_CON_DETBPI0_OFS_WIDTH                             (12)
#define FEC_WTXUPC_AT_DETBPI0_CON_DETBPI0_OFS_MASK                              (0x00000FFF)

#define FEC_WTXUPC_AT_DETBPI1_CON_DETBPI1_DAT_LSB                               (16)
#define FEC_WTXUPC_AT_DETBPI1_CON_DETBPI1_DAT_WIDTH                             (4)
#define FEC_WTXUPC_AT_DETBPI1_CON_DETBPI1_DAT_MASK                              (0x000F0000)

#define FEC_WTXUPC_AT_DETBPI1_CON_DETBPI1_OFS_LSB                               (0)
#define FEC_WTXUPC_AT_DETBPI1_CON_DETBPI1_OFS_WIDTH                             (12)
#define FEC_WTXUPC_AT_DETBPI1_CON_DETBPI1_OFS_MASK                              (0x00000FFF)

#define FEC_WTXUPC_AT_DETMIPI0_CON_DETMIPI0_EVT_LSB                             (16)
#define FEC_WTXUPC_AT_DETMIPI0_CON_DETMIPI0_EVT_WIDTH                           (4)
#define FEC_WTXUPC_AT_DETMIPI0_CON_DETMIPI0_EVT_MASK                            (0x000F0000)

#define FEC_WTXUPC_AT_DETMIPI0_CON_DETMIPI0_OFS_LSB                             (0)
#define FEC_WTXUPC_AT_DETMIPI0_CON_DETMIPI0_OFS_WIDTH                           (12)
#define FEC_WTXUPC_AT_DETMIPI0_CON_DETMIPI0_OFS_MASK                            (0x00000FFF)

#define FEC_WTXUPC_AT_DETMIPI1_CON_DETMIPI1_EVT_LSB                             (16)
#define FEC_WTXUPC_AT_DETMIPI1_CON_DETMIPI1_EVT_WIDTH                           (4)
#define FEC_WTXUPC_AT_DETMIPI1_CON_DETMIPI1_EVT_MASK                            (0x000F0000)

#define FEC_WTXUPC_AT_DETMIPI1_CON_DETMIPI1_OFS_LSB                             (0)
#define FEC_WTXUPC_AT_DETMIPI1_CON_DETMIPI1_OFS_WIDTH                           (12)
#define FEC_WTXUPC_AT_DETMIPI1_CON_DETMIPI1_OFS_MASK                            (0x00000FFF)

#define FEC_WTXUPC_EDC_RFDET_CON_MEAS_SEL_LSB                                   (16)
#define FEC_WTXUPC_EDC_RFDET_CON_MEAS_SEL_WIDTH                                 (3)
#define FEC_WTXUPC_EDC_RFDET_CON_MEAS_SEL_MASK                                  (0x00070000)

#define FEC_WTXUPC_EDC_RFDET_CON_RF_DET_OFS_LSB                                 (0)
#define FEC_WTXUPC_EDC_RFDET_CON_RF_DET_OFS_WIDTH                               (12)
#define FEC_WTXUPC_EDC_RFDET_CON_RF_DET_OFS_MASK                                (0x00000FFF)

#define FEC_WTXUPC_EDC_ADC_CON_ADC_OFF_LSB                                      (16)
#define FEC_WTXUPC_EDC_ADC_CON_ADC_OFF_WIDTH                                    (12)
#define FEC_WTXUPC_EDC_ADC_CON_ADC_OFF_MASK                                     (0x0FFF0000)

#define FEC_WTXUPC_EDC_ADC_CON_ADC_ON_LSB                                       (0)
#define FEC_WTXUPC_EDC_ADC_CON_ADC_ON_WIDTH                                     (12)
#define FEC_WTXUPC_EDC_ADC_CON_ADC_ON_MASK                                      (0x00000FFF)

#define FEC_WTXUPC_EDC_DETBPI_CON_DETBPI_DAT_LSB                                (16)
#define FEC_WTXUPC_EDC_DETBPI_CON_DETBPI_DAT_WIDTH                              (4)
#define FEC_WTXUPC_EDC_DETBPI_CON_DETBPI_DAT_MASK                               (0x000F0000)

#define FEC_WTXUPC_EDC_DETBPI_CON_DETBPI_OFS_LSB                                (0)
#define FEC_WTXUPC_EDC_DETBPI_CON_DETBPI_OFS_WIDTH                              (12)
#define FEC_WTXUPC_EDC_DETBPI_CON_DETBPI_OFS_MASK                               (0x00000FFF)

#define FEC_WTXUPC_TDE_MEAS_CON0_TDE_EN_LSB                                     (16)
#define FEC_WTXUPC_TDE_MEAS_CON0_TDE_EN_WIDTH                                   (1)
#define FEC_WTXUPC_TDE_MEAS_CON0_TDE_EN_MASK                                    (0x00010000)
#define FEC_WTXUPC_TDE_MEAS_CON0_TDE_EN_BIT                                     (0x00010000)

#define FEC_WTXUPC_TDE_MEAS_CON0_TDE_OFS_LSB                                    (0)
#define FEC_WTXUPC_TDE_MEAS_CON0_TDE_OFS_WIDTH                                  (12)
#define FEC_WTXUPC_TDE_MEAS_CON0_TDE_OFS_MASK                                   (0x00000FFF)

#define FEC_WTXUPC_TDE_MEAS_CON1_MEAS_SAMPLE_LSB                                (16)
#define FEC_WTXUPC_TDE_MEAS_CON1_MEAS_SAMPLE_WIDTH                              (16)
#define FEC_WTXUPC_TDE_MEAS_CON1_MEAS_SAMPLE_MASK                               (0xFFFF0000)

#define FEC_WTXUPC_TDE_MEAS_CON1_SHIFT_LSB                                      (8)
#define FEC_WTXUPC_TDE_MEAS_CON1_SHIFT_WIDTH                                    (3)
#define FEC_WTXUPC_TDE_MEAS_CON1_SHIFT_MASK                                     (0x00000700)

#define FEC_WTXUPC_TDE_MEAS_CON1_WAIT_SAMPLE_LSB                                (0)
#define FEC_WTXUPC_TDE_MEAS_CON1_WAIT_SAMPLE_WIDTH                              (8)
#define FEC_WTXUPC_TDE_MEAS_CON1_WAIT_SAMPLE_MASK                               (0x000000FF)

#define FEC_WTXUPC_ED_MEAS_CON0_ED_OFS_LSB                                      (0)
#define FEC_WTXUPC_ED_MEAS_CON0_ED_OFS_WIDTH                                    (12)
#define FEC_WTXUPC_ED_MEAS_CON0_ED_OFS_MASK                                     (0x00000FFF)

#define FEC_WTXUPC_ED_MEAS_CON1_MEAS_SAMPLE_LSB                                 (16)
#define FEC_WTXUPC_ED_MEAS_CON1_MEAS_SAMPLE_WIDTH                               (16)
#define FEC_WTXUPC_ED_MEAS_CON1_MEAS_SAMPLE_MASK                                (0xFFFF0000)

#define FEC_WTXUPC_ED_MEAS_CON1_WAIT_SAMPLE_LSB                                 (0)
#define FEC_WTXUPC_ED_MEAS_CON1_WAIT_SAMPLE_WIDTH                               (16)
#define FEC_WTXUPC_ED_MEAS_CON1_WAIT_SAMPLE_MASK                                (0x0000FFFF)

#define FEC_WTXUPC_ED_MEAS_CON2_ED_OFS_LSB                                      (0)
#define FEC_WTXUPC_ED_MEAS_CON2_ED_OFS_WIDTH                                    (12)
#define FEC_WTXUPC_ED_MEAS_CON2_ED_OFS_MASK                                     (0x00000FFF)

#define FEC_WTXUPC_ED_MEAS_CON3_MEAS_SAMPLE_LSB                                 (16)
#define FEC_WTXUPC_ED_MEAS_CON3_MEAS_SAMPLE_WIDTH                               (16)
#define FEC_WTXUPC_ED_MEAS_CON3_MEAS_SAMPLE_MASK                                (0xFFFF0000)

#define FEC_WTXUPC_ED_MEAS_CON3_WAIT_SAMPLE_LSB                                 (0)
#define FEC_WTXUPC_ED_MEAS_CON3_WAIT_SAMPLE_WIDTH                               (16)
#define FEC_WTXUPC_ED_MEAS_CON3_WAIT_SAMPLE_MASK                                (0x0000FFFF)

#define FEC_WTXUPC_CIM3_MEAS_CON0_CIM3_OFS_LSB                                  (0)
#define FEC_WTXUPC_CIM3_MEAS_CON0_CIM3_OFS_WIDTH                                (12)
#define FEC_WTXUPC_CIM3_MEAS_CON0_CIM3_OFS_MASK                                 (0x00000FFF)

#define FEC_WTXUPC_CIM3_MEAS_CON1_MEAS_SAMPLE_LSB                               (16)
#define FEC_WTXUPC_CIM3_MEAS_CON1_MEAS_SAMPLE_WIDTH                             (16)
#define FEC_WTXUPC_CIM3_MEAS_CON1_MEAS_SAMPLE_MASK                              (0xFFFF0000)

#define FEC_WTXUPC_CIM3_MEAS_CON1_WAIT_SAMPLE_LSB                               (0)
#define FEC_WTXUPC_CIM3_MEAS_CON1_WAIT_SAMPLE_WIDTH                             (16)
#define FEC_WTXUPC_CIM3_MEAS_CON1_WAIT_SAMPLE_MASK                              (0x0000FFFF)

#define FEC_WTXUPC_OTFC_MEAS_CON_EN_BIT_LSB                                     (0)
#define FEC_WTXUPC_OTFC_MEAS_CON_EN_BIT_WIDTH                                   (1)
#define FEC_WTXUPC_OTFC_MEAS_CON_EN_BIT_MASK                                    (0x00000001)
#define FEC_WTXUPC_OTFC_MEAS_CON_EN_BIT_BIT                                     (0x00000001)

#define FEC_WTXUPC_AT_MIPI_CON_AT_MIPI_OFS_LSB                                  (0)
#define FEC_WTXUPC_AT_MIPI_CON_AT_MIPI_OFS_WIDTH                                (12)
#define FEC_WTXUPC_AT_MIPI_CON_AT_MIPI_OFS_MASK                                 (0x00000FFF)

#define FEC_WTXUPC_AEDC_FEATURE_CON_CIM3_EN_LSB                                 (3)
#define FEC_WTXUPC_AEDC_FEATURE_CON_CIM3_EN_WIDTH                               (1)
#define FEC_WTXUPC_AEDC_FEATURE_CON_CIM3_EN_MASK                                (0x00000008)
#define FEC_WTXUPC_AEDC_FEATURE_CON_CIM3_EN_BIT                                 (0x00000008)

#define FEC_WTXUPC_AEDC_FEATURE_CON_DPD_EN_LSB                                  (2)
#define FEC_WTXUPC_AEDC_FEATURE_CON_DPD_EN_WIDTH                                (1)
#define FEC_WTXUPC_AEDC_FEATURE_CON_DPD_EN_MASK                                 (0x00000004)
#define FEC_WTXUPC_AEDC_FEATURE_CON_DPD_EN_BIT                                  (0x00000004)

#define FEC_WTXUPC_AEDC_FEATURE_CON_ET_EN_LSB                                   (1)
#define FEC_WTXUPC_AEDC_FEATURE_CON_ET_EN_WIDTH                                 (1)
#define FEC_WTXUPC_AEDC_FEATURE_CON_ET_EN_MASK                                  (0x00000002)
#define FEC_WTXUPC_AEDC_FEATURE_CON_ET_EN_BIT                                   (0x00000002)

#define FEC_WTXUPC_AEDC_FEATURE_CON_AT_EN_LSB                                   (0)
#define FEC_WTXUPC_AEDC_FEATURE_CON_AT_EN_WIDTH                                 (1)
#define FEC_WTXUPC_AEDC_FEATURE_CON_AT_EN_MASK                                  (0x00000001)
#define FEC_WTXUPC_AEDC_FEATURE_CON_AT_EN_BIT                                   (0x00000001)

#define FEC_WECH_RPILOT_RPILOT_LSB                                              (0)
#define FEC_WECH_RPILOT_RPILOT_WIDTH                                            (3)
#define FEC_WECH_RPILOT_RPILOT_MASK                                             (0x00000007)

#define FEC_WECH_DPDCH_CNFGEN_DPDCH_CNFGEN_LSB                                  (0)
#define FEC_WECH_DPDCH_CNFGEN_DPDCH_CNFGEN_WIDTH                                (1)
#define FEC_WECH_DPDCH_CNFGEN_DPDCH_CNFGEN_MASK                                 (0x00000001)
#define FEC_WECH_DPDCH_CNFGEN_DPDCH_CNFGEN_BIT                                  (0x00000001)

#define FEC_WECH_DPCHGAIN_n_GAIN_WD_LSB                                         (8)
#define FEC_WECH_DPCHGAIN_n_GAIN_WD_WIDTH                                       (4)
#define FEC_WECH_DPCHGAIN_n_GAIN_WD_MASK                                        (0x00000F00)

#define FEC_WECH_DPCHGAIN_n_GAIN_WC_LSB                                         (0)
#define FEC_WECH_DPCHGAIN_n_GAIN_WC_WIDTH                                       (4)
#define FEC_WECH_DPCHGAIN_n_GAIN_WC_MASK                                        (0x0000000F)

#define FEC_WECH_UCHEN_FRM_UC_C1_FRM_EN_LSB                                     (17)
#define FEC_WECH_UCHEN_FRM_UC_C1_FRM_EN_WIDTH                                   (1)
#define FEC_WECH_UCHEN_FRM_UC_C1_FRM_EN_MASK                                    (0x00020000)
#define FEC_WECH_UCHEN_FRM_UC_C1_FRM_EN_BIT                                     (0x00020000)

#define FEC_WECH_UCHEN_FRM_UC_C1_UTTI_LSB                                       (16)
#define FEC_WECH_UCHEN_FRM_UC_C1_UTTI_WIDTH                                     (1)
#define FEC_WECH_UCHEN_FRM_UC_C1_UTTI_MASK                                      (0x00010000)
#define FEC_WECH_UCHEN_FRM_UC_C1_UTTI_BIT                                       (0x00010000)

#define FEC_WECH_UCHEN_FRM_UC_C0_FRM_EN_LSB                                     (1)
#define FEC_WECH_UCHEN_FRM_UC_C0_FRM_EN_WIDTH                                   (1)
#define FEC_WECH_UCHEN_FRM_UC_C0_FRM_EN_MASK                                    (0x00000002)
#define FEC_WECH_UCHEN_FRM_UC_C0_FRM_EN_BIT                                     (0x00000002)

#define FEC_WECH_UCHEN_FRM_UC_C0_UTTI_LSB                                       (0)
#define FEC_WECH_UCHEN_FRM_UC_C0_UTTI_WIDTH                                     (1)
#define FEC_WECH_UCHEN_FRM_UC_C0_UTTI_MASK                                      (0x00000001)
#define FEC_WECH_UCHEN_FRM_UC_C0_UTTI_BIT                                       (0x00000001)

#define FEC_WECH_UCHENn_U4PAM_C1_EN_LSB                                         (31)
#define FEC_WECH_UCHENn_U4PAM_C1_EN_WIDTH                                       (1)
#define FEC_WECH_UCHENn_U4PAM_C1_EN_MASK                                        (0x80000000)
#define FEC_WECH_UCHENn_U4PAM_C1_EN_BIT                                         (0x80000000)

#define FEC_WECH_UCHENn_UDCH_C1_UD0_SF2_LSB                                     (30)
#define FEC_WECH_UCHENn_UDCH_C1_UD0_SF2_WIDTH                                   (1)
#define FEC_WECH_UCHENn_UDCH_C1_UD0_SF2_MASK                                    (0x40000000)
#define FEC_WECH_UCHENn_UDCH_C1_UD0_SF2_BIT                                     (0x40000000)

#define FEC_WECH_UCHENn_UDCH_C1_EN3_LSB                                         (20)
#define FEC_WECH_UCHENn_UDCH_C1_EN3_WIDTH                                       (1)
#define FEC_WECH_UCHENn_UDCH_C1_EN3_MASK                                        (0x00100000)
#define FEC_WECH_UCHENn_UDCH_C1_EN3_BIT                                         (0x00100000)

#define FEC_WECH_UCHENn_UDCH_C1_EN2_LSB                                         (19)
#define FEC_WECH_UCHENn_UDCH_C1_EN2_WIDTH                                       (1)
#define FEC_WECH_UCHENn_UDCH_C1_EN2_MASK                                        (0x00080000)
#define FEC_WECH_UCHENn_UDCH_C1_EN2_BIT                                         (0x00080000)

#define FEC_WECH_UCHENn_UDCH_C1_EN1_LSB                                         (18)
#define FEC_WECH_UCHENn_UDCH_C1_EN1_WIDTH                                       (1)
#define FEC_WECH_UCHENn_UDCH_C1_EN1_MASK                                        (0x00040000)
#define FEC_WECH_UCHENn_UDCH_C1_EN1_BIT                                         (0x00040000)

#define FEC_WECH_UCHENn_UDCH_C1_EN0_LSB                                         (17)
#define FEC_WECH_UCHENn_UDCH_C1_EN0_WIDTH                                       (1)
#define FEC_WECH_UCHENn_UDCH_C1_EN0_MASK                                        (0x00020000)
#define FEC_WECH_UCHENn_UDCH_C1_EN0_BIT                                         (0x00020000)

#define FEC_WECH_UCHENn_UCCH_C1_EN_LSB                                          (16)
#define FEC_WECH_UCHENn_UCCH_C1_EN_WIDTH                                        (1)
#define FEC_WECH_UCHENn_UCCH_C1_EN_MASK                                         (0x00010000)
#define FEC_WECH_UCHENn_UCCH_C1_EN_BIT                                          (0x00010000)

#define FEC_WECH_UCHENn_U4PAM_C0_EN_LSB                                         (15)
#define FEC_WECH_UCHENn_U4PAM_C0_EN_WIDTH                                       (1)
#define FEC_WECH_UCHENn_U4PAM_C0_EN_MASK                                        (0x00008000)
#define FEC_WECH_UCHENn_U4PAM_C0_EN_BIT                                         (0x00008000)

#define FEC_WECH_UCHENn_UDCH_C0_UD0_SF2_LSB                                     (14)
#define FEC_WECH_UCHENn_UDCH_C0_UD0_SF2_WIDTH                                   (1)
#define FEC_WECH_UCHENn_UDCH_C0_UD0_SF2_MASK                                    (0x00004000)
#define FEC_WECH_UCHENn_UDCH_C0_UD0_SF2_BIT                                     (0x00004000)

#define FEC_WECH_UCHENn_UDCH_C0_EN3_LSB                                         (4)
#define FEC_WECH_UCHENn_UDCH_C0_EN3_WIDTH                                       (1)
#define FEC_WECH_UCHENn_UDCH_C0_EN3_MASK                                        (0x00000010)
#define FEC_WECH_UCHENn_UDCH_C0_EN3_BIT                                         (0x00000010)

#define FEC_WECH_UCHENn_UDCH_C0_EN2_LSB                                         (3)
#define FEC_WECH_UCHENn_UDCH_C0_EN2_WIDTH                                       (1)
#define FEC_WECH_UCHENn_UDCH_C0_EN2_MASK                                        (0x00000008)
#define FEC_WECH_UCHENn_UDCH_C0_EN2_BIT                                         (0x00000008)

#define FEC_WECH_UCHENn_UDCH_C0_EN1_LSB                                         (2)
#define FEC_WECH_UCHENn_UDCH_C0_EN1_WIDTH                                       (1)
#define FEC_WECH_UCHENn_UDCH_C0_EN1_MASK                                        (0x00000004)
#define FEC_WECH_UCHENn_UDCH_C0_EN1_BIT                                         (0x00000004)

#define FEC_WECH_UCHENn_UDCH_C0_EN0_LSB                                         (1)
#define FEC_WECH_UCHENn_UDCH_C0_EN0_WIDTH                                       (1)
#define FEC_WECH_UCHENn_UDCH_C0_EN0_MASK                                        (0x00000002)
#define FEC_WECH_UCHENn_UDCH_C0_EN0_BIT                                         (0x00000002)

#define FEC_WECH_UCHENn_UCCH_C0_EN_LSB                                          (0)
#define FEC_WECH_UCHENn_UCCH_C0_EN_WIDTH                                        (1)
#define FEC_WECH_UCHENn_UCCH_C0_EN_MASK                                         (0x00000001)
#define FEC_WECH_UCHENn_UCCH_C0_EN_BIT                                          (0x00000001)

#define FEC_WECH_UBETAUCn_BETA_UC_C1_LSB                                        (16)
#define FEC_WECH_UBETAUCn_BETA_UC_C1_WIDTH                                      (12)
#define FEC_WECH_UBETAUCn_BETA_UC_C1_MASK                                       (0x0FFF0000)

#define FEC_WECH_UBETAUCn_BETA_UC_C0_LSB                                        (0)
#define FEC_WECH_UBETAUCn_BETA_UC_C0_WIDTH                                      (12)
#define FEC_WECH_UBETAUCn_BETA_UC_C0_MASK                                       (0x00000FFF)

#define FEC_WECH_UBETAUD_m_SF_k_BETA_UDm_C1_LSB                                 (16)
#define FEC_WECH_UBETAUD_m_SF_k_BETA_UDm_C1_WIDTH                               (13)
#define FEC_WECH_UBETAUD_m_SF_k_BETA_UDm_C1_MASK                                (0x1FFF0000)

#define FEC_WECH_UBETAUD_m_SF_k_BETA_UDm_C0_LSB                                 (0)
#define FEC_WECH_UBETAUD_m_SF_k_BETA_UDm_C0_WIDTH                               (13)
#define FEC_WECH_UBETAUD_m_SF_k_BETA_UDm_C0_MASK                                (0x00001FFF)

#define FEC_WECH_UBETAUD_Rm_k_BETA_UDIRm_C1_LSB                                 (16)
#define FEC_WECH_UBETAUD_Rm_k_BETA_UDIRm_C1_WIDTH                               (13)
#define FEC_WECH_UBETAUD_Rm_k_BETA_UDIRm_C1_MASK                                (0x1FFF0000)

#define FEC_WECH_UBETAUD_Rm_k_BETA_UDIRm_C0_LSB                                 (0)
#define FEC_WECH_UBETAUD_Rm_k_BETA_UDIRm_C0_WIDTH                               (13)
#define FEC_WECH_UBETAUD_Rm_k_BETA_UDIRm_C0_MASK                                (0x00001FFF)

#define FEC_WECH_UPC_RACH_ST_RACH_ST_SLOT_LSB                                   (12)
#define FEC_WECH_UPC_RACH_ST_RACH_ST_SLOT_WIDTH                                 (4)
#define FEC_WECH_UPC_RACH_ST_RACH_ST_SLOT_MASK                                  (0x0000F000)

#define FEC_WECH_UPC_RACH_ST_RACH_ST_CHIP_LSB                                   (0)
#define FEC_WECH_UPC_RACH_ST_RACH_ST_CHIP_WIDTH                                 (12)
#define FEC_WECH_UPC_RACH_ST_RACH_ST_CHIP_MASK                                  (0x00000FFF)

#define FEC_WECH_UPC_RACH_SP_RACH_SP_SLOT_LSB                                   (12)
#define FEC_WECH_UPC_RACH_SP_RACH_SP_SLOT_WIDTH                                 (4)
#define FEC_WECH_UPC_RACH_SP_RACH_SP_SLOT_MASK                                  (0x0000F000)

#define FEC_WECH_UPC_RACH_SP_RACH_SP_CHIP_LSB                                   (0)
#define FEC_WECH_UPC_RACH_SP_RACH_SP_CHIP_WIDTH                                 (12)
#define FEC_WECH_UPC_RACH_SP_RACH_SP_CHIP_MASK                                  (0x00000FFF)

#define FEC_WECH_UPC_RACH_MSG_ST_MSG_ST_SLOT_LSB                                (12)
#define FEC_WECH_UPC_RACH_MSG_ST_MSG_ST_SLOT_WIDTH                              (4)
#define FEC_WECH_UPC_RACH_MSG_ST_MSG_ST_SLOT_MASK                               (0x0000F000)

#define FEC_WECH_UPC_RACH_MSG_ST_MSG_ST_CHIP_LSB                                (0)
#define FEC_WECH_UPC_RACH_MSG_ST_MSG_ST_CHIP_WIDTH                              (12)
#define FEC_WECH_UPC_RACH_MSG_ST_MSG_ST_CHIP_MASK                               (0x00000FFF)

#define FEC_WECH_UPC_RACH_MSG_SP_MSG_SP_SLOT_LSB                                (12)
#define FEC_WECH_UPC_RACH_MSG_SP_MSG_SP_SLOT_WIDTH                              (4)
#define FEC_WECH_UPC_RACH_MSG_SP_MSG_SP_SLOT_MASK                               (0x0000F000)

#define FEC_WECH_UPC_RACH_MSG_SP_MSG_SP_CHIP_LSB                                (0)
#define FEC_WECH_UPC_RACH_MSG_SP_MSG_SP_CHIP_WIDTH                              (12)
#define FEC_WECH_UPC_RACH_MSG_SP_MSG_SP_CHIP_MASK                               (0x00000FFF)

#define FEC_WECH_UPC_RACH_PRE_ST_PRE_ST_SLOT_LSB                                (12)
#define FEC_WECH_UPC_RACH_PRE_ST_PRE_ST_SLOT_WIDTH                              (4)
#define FEC_WECH_UPC_RACH_PRE_ST_PRE_ST_SLOT_MASK                               (0x0000F000)

#define FEC_WECH_UPC_RACH_PRE_ST_PRE_ST_CHIP_LSB                                (0)
#define FEC_WECH_UPC_RACH_PRE_ST_PRE_ST_CHIP_WIDTH                              (12)
#define FEC_WECH_UPC_RACH_PRE_ST_PRE_ST_CHIP_MASK                               (0x00000FFF)

#define FEC_WECH_UPC_RACH_PRE_SP_PRE_SP_SLOT_LSB                                (12)
#define FEC_WECH_UPC_RACH_PRE_SP_PRE_SP_SLOT_WIDTH                              (4)
#define FEC_WECH_UPC_RACH_PRE_SP_PRE_SP_SLOT_MASK                               (0x0000F000)

#define FEC_WECH_UPC_RACH_PRE_SP_PRE_SP_CHIP_LSB                                (0)
#define FEC_WECH_UPC_RACH_PRE_SP_PRE_SP_CHIP_WIDTH                              (12)
#define FEC_WECH_UPC_RACH_PRE_SP_PRE_SP_CHIP_MASK                               (0x00000FFF)

#define FEC_WECH_UPC_RACH_ST_RF_RACH_ST_SLOT_LSB                                (12)
#define FEC_WECH_UPC_RACH_ST_RF_RACH_ST_SLOT_WIDTH                              (4)
#define FEC_WECH_UPC_RACH_ST_RF_RACH_ST_SLOT_MASK                               (0x0000F000)

#define FEC_WECH_UPC_RACH_ST_RF_RACH_ST_CHIP_LSB                                (0)
#define FEC_WECH_UPC_RACH_ST_RF_RACH_ST_CHIP_WIDTH                              (12)
#define FEC_WECH_UPC_RACH_ST_RF_RACH_ST_CHIP_MASK                               (0x00000FFF)

#define FEC_WECH_UPC_RACH_SP_RF_RACH_SP_SLOT_LSB                                (12)
#define FEC_WECH_UPC_RACH_SP_RF_RACH_SP_SLOT_WIDTH                              (4)
#define FEC_WECH_UPC_RACH_SP_RF_RACH_SP_SLOT_MASK                               (0x0000F000)

#define FEC_WECH_UPC_RACH_SP_RF_RACH_SP_CHIP_LSB                                (0)
#define FEC_WECH_UPC_RACH_SP_RF_RACH_SP_CHIP_WIDTH                              (12)
#define FEC_WECH_UPC_RACH_SP_RF_RACH_SP_CHIP_MASK                               (0x00000FFF)

#define FEC_WECH_UPC_RACH_MSG_ST_RF_MSG_ST_SLOT_LSB                             (12)
#define FEC_WECH_UPC_RACH_MSG_ST_RF_MSG_ST_SLOT_WIDTH                           (4)
#define FEC_WECH_UPC_RACH_MSG_ST_RF_MSG_ST_SLOT_MASK                            (0x0000F000)

#define FEC_WECH_UPC_RACH_MSG_ST_RF_MSG_ST_CHIP_LSB                             (0)
#define FEC_WECH_UPC_RACH_MSG_ST_RF_MSG_ST_CHIP_WIDTH                           (12)
#define FEC_WECH_UPC_RACH_MSG_ST_RF_MSG_ST_CHIP_MASK                            (0x00000FFF)

#define FEC_WECH_UPC_RACH_MSG_SP_RF_MSG_SP_SLOT_LSB                             (12)
#define FEC_WECH_UPC_RACH_MSG_SP_RF_MSG_SP_SLOT_WIDTH                           (4)
#define FEC_WECH_UPC_RACH_MSG_SP_RF_MSG_SP_SLOT_MASK                            (0x0000F000)

#define FEC_WECH_UPC_RACH_MSG_SP_RF_MSG_SP_CHIP_LSB                             (0)
#define FEC_WECH_UPC_RACH_MSG_SP_RF_MSG_SP_CHIP_WIDTH                           (12)
#define FEC_WECH_UPC_RACH_MSG_SP_RF_MSG_SP_CHIP_MASK                            (0x00000FFF)

#define FEC_WECH_UPC_RACH_PRE_ST_RF_PRE_ST_SLOT_LSB                             (12)
#define FEC_WECH_UPC_RACH_PRE_ST_RF_PRE_ST_SLOT_WIDTH                           (4)
#define FEC_WECH_UPC_RACH_PRE_ST_RF_PRE_ST_SLOT_MASK                            (0x0000F000)

#define FEC_WECH_UPC_RACH_PRE_ST_RF_PRE_ST_CHIP_LSB                             (0)
#define FEC_WECH_UPC_RACH_PRE_ST_RF_PRE_ST_CHIP_WIDTH                           (12)
#define FEC_WECH_UPC_RACH_PRE_ST_RF_PRE_ST_CHIP_MASK                            (0x00000FFF)

#define FEC_WECH_UPC_RACH_PRE_SP_RF_PRE_SP_SLOT_LSB                             (12)
#define FEC_WECH_UPC_RACH_PRE_SP_RF_PRE_SP_SLOT_WIDTH                           (4)
#define FEC_WECH_UPC_RACH_PRE_SP_RF_PRE_SP_SLOT_MASK                            (0x0000F000)

#define FEC_WECH_UPC_RACH_PRE_SP_RF_PRE_SP_CHIP_LSB                             (0)
#define FEC_WECH_UPC_RACH_PRE_SP_RF_PRE_SP_CHIP_WIDTH                           (12)
#define FEC_WECH_UPC_RACH_PRE_SP_RF_PRE_SP_CHIP_MASK                            (0x00000FFF)

#define FEC_WECH_UPC_RACH_NORM_NORM_FAC_RACH_LSB                                (0)
#define FEC_WECH_UPC_RACH_NORM_NORM_FAC_RACH_WIDTH                              (16)
#define FEC_WECH_UPC_RACH_NORM_NORM_FAC_RACH_MASK                               (0x0000FFFF)

#define FEC_WECH_UPC_RACH_PWR_n_PA_n_IMM_LSB                                    (30)
#define FEC_WECH_UPC_RACH_PWR_n_PA_n_IMM_WIDTH                                  (2)
#define FEC_WECH_UPC_RACH_PWR_n_PA_n_IMM_MASK                                   (0xC0000000)

#define FEC_WECH_UPC_RACH_PWR_n_GVGABB_n_IMM_LSB                                (16)
#define FEC_WECH_UPC_RACH_PWR_n_GVGABB_n_IMM_WIDTH                              (13)
#define FEC_WECH_UPC_RACH_PWR_n_GVGABB_n_IMM_MASK                               (0x1FFF0000)

#define FEC_WECH_UPC_RACH_PWR_n_PA_n_OCT_IMM_LSB                                (13)
#define FEC_WECH_UPC_RACH_PWR_n_PA_n_OCT_IMM_WIDTH                              (3)
#define FEC_WECH_UPC_RACH_PWR_n_PA_n_OCT_IMM_MASK                               (0x0000E000)

#define FEC_WECH_UPC_RACH_PWR_n_VGA_n_IMM_LSB                                   (0)
#define FEC_WECH_UPC_RACH_PWR_n_VGA_n_IMM_WIDTH                                 (10)
#define FEC_WECH_UPC_RACH_PWR_n_VGA_n_IMM_MASK                                  (0x000003FF)

#define FEC_WECH_UPC_RACH_POW_n_ETON_n_IMM_LSB                                  (13)
#define FEC_WECH_UPC_RACH_POW_n_ETON_n_IMM_WIDTH                                (1)
#define FEC_WECH_UPC_RACH_POW_n_ETON_n_IMM_MASK                                 (0x00002000)
#define FEC_WECH_UPC_RACH_POW_n_ETON_n_IMM_BIT                                  (0x00002000)

#define FEC_WECH_UPC_RACH_POW_n_PTAR_n_IMM_LSB                                  (0)
#define FEC_WECH_UPC_RACH_POW_n_PTAR_n_IMM_WIDTH                                (13)
#define FEC_WECH_UPC_RACH_POW_n_PTAR_n_IMM_MASK                                 (0x00001FFF)

#define FEC_WECH_UPC_RACH_PGA_n_PGA_n_IMM_LSB                                   (0)
#define FEC_WECH_UPC_RACH_PGA_n_PGA_n_IMM_WIDTH                                 (32)
#define FEC_WECH_UPC_RACH_PGA_n_PGA_n_IMM_MASK                                  (0xFFFFFFFF)

#define FEC_WECH_UPC_RACH_PGA2_n_PGA_n_IMM_LSB                                  (0)
#define FEC_WECH_UPC_RACH_PGA2_n_PGA_n_IMM_WIDTH                                (32)
#define FEC_WECH_UPC_RACH_PGA2_n_PGA_n_IMM_MASK                                 (0xFFFFFFFF)

#define FEC_WECH_UPC_RACH_PGA_COMP_IDX_n_TXGAIN_LSB                             (0)
#define FEC_WECH_UPC_RACH_PGA_COMP_IDX_n_TXGAIN_WIDTH                           (3)
#define FEC_WECH_UPC_RACH_PGA_COMP_IDX_n_TXGAIN_MASK                            (0x00000007)

#define FEC_WECH_STA_RACH_MSG_LSB                                               (31)
#define FEC_WECH_STA_RACH_MSG_WIDTH                                             (1)
#define FEC_WECH_STA_RACH_MSG_MASK                                              (0x80000000)
#define FEC_WECH_STA_RACH_MSG_BIT                                               (0x80000000)

#define FEC_WECH_STA_RACH_PRE_LSB                                               (30)
#define FEC_WECH_STA_RACH_PRE_WIDTH                                             (1)
#define FEC_WECH_STA_RACH_PRE_MASK                                              (0x40000000)
#define FEC_WECH_STA_RACH_PRE_BIT                                               (0x40000000)

#define FEC_WECH_TXK_DELAY_SW_CFGn_ET_SW_LSB                                    (24)
#define FEC_WECH_TXK_DELAY_SW_CFGn_ET_SW_WIDTH                                  (7)
#define FEC_WECH_TXK_DELAY_SW_CFGn_ET_SW_MASK                                   (0x7F000000)

#define FEC_WECH_TXK_DELAY_SW_CFGn_ET_SWEN_LSB                                  (23)
#define FEC_WECH_TXK_DELAY_SW_CFGn_ET_SWEN_WIDTH                                (1)
#define FEC_WECH_TXK_DELAY_SW_CFGn_ET_SWEN_MASK                                 (0x00800000)
#define FEC_WECH_TXK_DELAY_SW_CFGn_ET_SWEN_BIT                                  (0x00800000)

#define FEC_WECH_TXK_DELAY_SW_CFGn_TXK_CG_SWEN_LSB                              (22)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TXK_CG_SWEN_WIDTH                            (1)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TXK_CG_SWEN_MASK                             (0x00400000)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TXK_CG_SWEN_BIT                              (0x00400000)

#define FEC_WECH_TXK_DELAY_SW_CFGn_TDI_SW_LSB                                   (18)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TDI_SW_WIDTH                                 (4)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TDI_SW_MASK                                  (0x003C0000)

#define FEC_WECH_TXK_DELAY_SW_CFGn_TDI_SWEN_LSB                                 (17)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TDI_SWEN_WIDTH                               (1)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TDI_SWEN_MASK                                (0x00020000)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TDI_SWEN_BIT                                 (0x00020000)

#define FEC_WECH_TXK_DELAY_SW_CFGn_U_SW_LSB                                     (9)
#define FEC_WECH_TXK_DELAY_SW_CFGn_U_SW_WIDTH                                   (8)
#define FEC_WECH_TXK_DELAY_SW_CFGn_U_SW_MASK                                    (0x0001FE00)

#define FEC_WECH_TXK_DELAY_SW_CFGn_U_SWEN_LSB                                   (8)
#define FEC_WECH_TXK_DELAY_SW_CFGn_U_SWEN_WIDTH                                 (1)
#define FEC_WECH_TXK_DELAY_SW_CFGn_U_SWEN_MASK                                  (0x00000100)
#define FEC_WECH_TXK_DELAY_SW_CFGn_U_SWEN_BIT                                   (0x00000100)

#define FEC_WECH_TXK_DELAY_SW_CFGn_TRI_SW_LSB                                   (1)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TRI_SW_WIDTH                                 (7)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TRI_SW_MASK                                  (0x000000FE)

#define FEC_WECH_TXK_DELAY_SW_CFGn_TRI_SWEN_LSB                                 (0)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TRI_SWEN_WIDTH                               (1)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TRI_SWEN_MASK                                (0x00000001)
#define FEC_WECH_TXK_DELAY_SW_CFGn_TRI_SWEN_BIT                                 (0x00000001)


#define FEC_HCH_HSDPCCH_CNFGEN_HSDPCCH_CNFGEN_LSB                               (0)
#define FEC_HCH_HSDPCCH_CNFGEN_HSDPCCH_CNFGEN_WIDTH                             (1)
#define FEC_HCH_HSDPCCH_CNFGEN_HSDPCCH_CNFGEN_MASK                              (0x00000001)
#define FEC_HCH_HSDPCCH_CNFGEN_HSDPCCH_CNFGEN_BIT                               (0x00000001)

#define FEC_HCH_HSDPCCH_SYM_OFFSET_HSDPCCH_SYM_OFFSET_LSB                       (0)
#define FEC_HCH_HSDPCCH_SYM_OFFSET_HSDPCCH_SYM_OFFSET_WIDTH                     (4)
#define FEC_HCH_HSDPCCH_SYM_OFFSET_HSDPCCH_SYM_OFFSET_MASK                      (0x0000000F)

#define FEC_HCH_HBETAn_BETA_HSQ_LSB                                             (16)
#define FEC_HCH_HBETAn_BETA_HSQ_WIDTH                                           (10)
#define FEC_HCH_HBETAn_BETA_HSQ_MASK                                            (0x03FF0000)

#define FEC_HCH_HBETAn_BETA_HSP_LSB                                             (0)
#define FEC_HCH_HBETAn_BETA_HSP_WIDTH                                           (10)
#define FEC_HCH_HBETAn_BETA_HSP_MASK                                            (0x000003FF)


#define FEC_WAGC_INI_TIME_P0_AGC_INI_TIME_P0_LSB                                (0)
#define FEC_WAGC_INI_TIME_P0_AGC_INI_TIME_P0_WIDTH                              (32)
#define FEC_WAGC_INI_TIME_P0_AGC_INI_TIME_P0_MASK                               (0xFFFFFFFF)

#define FEC_WAGC_END_TIME_P0_AGC_END_TIME_P0_LSB                                (0)
#define FEC_WAGC_END_TIME_P0_AGC_END_TIME_P0_WIDTH                              (32)
#define FEC_WAGC_END_TIME_P0_AGC_END_TIME_P0_MASK                               (0xFFFFFFFF)

#define FEC_WAGC_INI_TIME_P1_AGC_INI_TIME_P1_LSB                                (0)
#define FEC_WAGC_INI_TIME_P1_AGC_INI_TIME_P1_WIDTH                              (32)
#define FEC_WAGC_INI_TIME_P1_AGC_INI_TIME_P1_MASK                               (0xFFFFFFFF)

#define FEC_WAGC_END_TIME_P1_AGC_END_TIME_P1_LSB                                (0)
#define FEC_WAGC_END_TIME_P1_AGC_END_TIME_P1_WIDTH                              (32)
#define FEC_WAGC_END_TIME_P1_AGC_END_TIME_P1_MASK                               (0xFFFFFFFF)

#define FEC_WAGC_ANT_STA_P0_AGC_ANT_STA_P0_LSB                                  (0)
#define FEC_WAGC_ANT_STA_P0_AGC_ANT_STA_P0_WIDTH                                (2)
#define FEC_WAGC_ANT_STA_P0_AGC_ANT_STA_P0_MASK                                 (0x00000003)

#define FEC_WAGC_ANT_STA_P1_AGC_ANT_STA_P1_LSB                                  (0)
#define FEC_WAGC_ANT_STA_P1_AGC_ANT_STA_P1_WIDTH                                (2)
#define FEC_WAGC_ANT_STA_P1_AGC_ANT_STA_P1_MASK                                 (0x00000003)

#define FEC_WAGC_INI_STA_P0_ELNA_EN_A1_LSB                                      (21)
#define FEC_WAGC_INI_STA_P0_ELNA_EN_A1_WIDTH                                    (1)
#define FEC_WAGC_INI_STA_P0_ELNA_EN_A1_MASK                                     (0x00200000)
#define FEC_WAGC_INI_STA_P0_ELNA_EN_A1_BIT                                      (0x00200000)

#define FEC_WAGC_INI_STA_P0_ELNA_EN_A0_LSB                                      (20)
#define FEC_WAGC_INI_STA_P0_ELNA_EN_A0_WIDTH                                    (1)
#define FEC_WAGC_INI_STA_P0_ELNA_EN_A0_MASK                                     (0x00100000)
#define FEC_WAGC_INI_STA_P0_ELNA_EN_A0_BIT                                      (0x00100000)

#define FEC_WAGC_INI_STA_P0_RFIC_SEL_LSB                                        (19)
#define FEC_WAGC_INI_STA_P0_RFIC_SEL_WIDTH                                      (1)
#define FEC_WAGC_INI_STA_P0_RFIC_SEL_MASK                                       (0x00080000)
#define FEC_WAGC_INI_STA_P0_RFIC_SEL_BIT                                        (0x00080000)

#define FEC_WAGC_INI_STA_P0_C2_LSB                                              (18)
#define FEC_WAGC_INI_STA_P0_C2_WIDTH                                            (1)
#define FEC_WAGC_INI_STA_P0_C2_MASK                                             (0x00040000)
#define FEC_WAGC_INI_STA_P0_C2_BIT                                              (0x00040000)

#define FEC_WAGC_INI_STA_P0_C1_LSB                                              (17)
#define FEC_WAGC_INI_STA_P0_C1_WIDTH                                            (1)
#define FEC_WAGC_INI_STA_P0_C1_MASK                                             (0x00020000)
#define FEC_WAGC_INI_STA_P0_C1_BIT                                              (0x00020000)

#define FEC_WAGC_INI_STA_P0_C0_LSB                                              (16)
#define FEC_WAGC_INI_STA_P0_C0_WIDTH                                            (1)
#define FEC_WAGC_INI_STA_P0_C0_MASK                                             (0x00010000)
#define FEC_WAGC_INI_STA_P0_C0_BIT                                              (0x00010000)

#define FEC_WAGC_INI_STA_P0_AGC_FREQUENCY_INDEX_LSB                             (5)
#define FEC_WAGC_INI_STA_P0_AGC_FREQUENCY_INDEX_WIDTH                           (2)
#define FEC_WAGC_INI_STA_P0_AGC_FREQUENCY_INDEX_MASK                            (0x00000060)

#define FEC_WAGC_INI_STA_P0_AGC_INI_STA_DIV_LSB                                 (2)
#define FEC_WAGC_INI_STA_P0_AGC_INI_STA_DIV_WIDTH                               (2)
#define FEC_WAGC_INI_STA_P0_AGC_INI_STA_DIV_MASK                                (0x0000000C)

#define FEC_WAGC_INI_STA_P0_AGC_INI_STA_MAIN_LSB                                (0)
#define FEC_WAGC_INI_STA_P0_AGC_INI_STA_MAIN_WIDTH                              (2)
#define FEC_WAGC_INI_STA_P0_AGC_INI_STA_MAIN_MASK                               (0x00000003)

#define FEC_WAGC_INI_STA_P1_ELNA_EN_A1_LSB                                      (21)
#define FEC_WAGC_INI_STA_P1_ELNA_EN_A1_WIDTH                                    (1)
#define FEC_WAGC_INI_STA_P1_ELNA_EN_A1_MASK                                     (0x00200000)
#define FEC_WAGC_INI_STA_P1_ELNA_EN_A1_BIT                                      (0x00200000)

#define FEC_WAGC_INI_STA_P1_ELNA_EN_A0_LSB                                      (20)
#define FEC_WAGC_INI_STA_P1_ELNA_EN_A0_WIDTH                                    (1)
#define FEC_WAGC_INI_STA_P1_ELNA_EN_A0_MASK                                     (0x00100000)
#define FEC_WAGC_INI_STA_P1_ELNA_EN_A0_BIT                                      (0x00100000)

#define FEC_WAGC_INI_STA_P1_RFIC_SEL_LSB                                        (19)
#define FEC_WAGC_INI_STA_P1_RFIC_SEL_WIDTH                                      (1)
#define FEC_WAGC_INI_STA_P1_RFIC_SEL_MASK                                       (0x00080000)
#define FEC_WAGC_INI_STA_P1_RFIC_SEL_BIT                                        (0x00080000)

#define FEC_WAGC_INI_STA_P1_C2_LSB                                              (18)
#define FEC_WAGC_INI_STA_P1_C2_WIDTH                                            (1)
#define FEC_WAGC_INI_STA_P1_C2_MASK                                             (0x00040000)
#define FEC_WAGC_INI_STA_P1_C2_BIT                                              (0x00040000)

#define FEC_WAGC_INI_STA_P1_C1_LSB                                              (17)
#define FEC_WAGC_INI_STA_P1_C1_WIDTH                                            (1)
#define FEC_WAGC_INI_STA_P1_C1_MASK                                             (0x00020000)
#define FEC_WAGC_INI_STA_P1_C1_BIT                                              (0x00020000)

#define FEC_WAGC_INI_STA_P1_C0_LSB                                              (16)
#define FEC_WAGC_INI_STA_P1_C0_WIDTH                                            (1)
#define FEC_WAGC_INI_STA_P1_C0_MASK                                             (0x00010000)
#define FEC_WAGC_INI_STA_P1_C0_BIT                                              (0x00010000)

#define FEC_WAGC_INI_STA_P1_AGC_FREQUENCY_INDEX_LSB                             (5)
#define FEC_WAGC_INI_STA_P1_AGC_FREQUENCY_INDEX_WIDTH                           (2)
#define FEC_WAGC_INI_STA_P1_AGC_FREQUENCY_INDEX_MASK                            (0x00000060)

#define FEC_WAGC_INI_STA_P1_AGC_INI_STA_DIV_LSB                                 (2)
#define FEC_WAGC_INI_STA_P1_AGC_INI_STA_DIV_WIDTH                               (2)
#define FEC_WAGC_INI_STA_P1_AGC_INI_STA_DIV_MASK                                (0x0000000C)

#define FEC_WAGC_INI_STA_P1_AGC_INI_STA_MAIN_LSB                                (0)
#define FEC_WAGC_INI_STA_P1_AGC_INI_STA_MAIN_WIDTH                              (2)
#define FEC_WAGC_INI_STA_P1_AGC_INI_STA_MAIN_MASK                               (0x00000003)

#define FEC_WAGC_CC_MASK_P0_C2_LSB                                              (2)
#define FEC_WAGC_CC_MASK_P0_C2_WIDTH                                            (1)
#define FEC_WAGC_CC_MASK_P0_C2_MASK                                             (0x00000004)
#define FEC_WAGC_CC_MASK_P0_C2_BIT                                              (0x00000004)

#define FEC_WAGC_CC_MASK_P0_C1_LSB                                              (1)
#define FEC_WAGC_CC_MASK_P0_C1_WIDTH                                            (1)
#define FEC_WAGC_CC_MASK_P0_C1_MASK                                             (0x00000002)
#define FEC_WAGC_CC_MASK_P0_C1_BIT                                              (0x00000002)

#define FEC_WAGC_CC_MASK_P0_C0_LSB                                              (0)
#define FEC_WAGC_CC_MASK_P0_C0_WIDTH                                            (1)
#define FEC_WAGC_CC_MASK_P0_C0_MASK                                             (0x00000001)
#define FEC_WAGC_CC_MASK_P0_C0_BIT                                              (0x00000001)

#define FEC_WAGC_CC_MASK_P1_C2_LSB                                              (2)
#define FEC_WAGC_CC_MASK_P1_C2_WIDTH                                            (1)
#define FEC_WAGC_CC_MASK_P1_C2_MASK                                             (0x00000004)
#define FEC_WAGC_CC_MASK_P1_C2_BIT                                              (0x00000004)

#define FEC_WAGC_CC_MASK_P1_C1_LSB                                              (1)
#define FEC_WAGC_CC_MASK_P1_C1_WIDTH                                            (1)
#define FEC_WAGC_CC_MASK_P1_C1_MASK                                             (0x00000002)
#define FEC_WAGC_CC_MASK_P1_C1_BIT                                              (0x00000002)

#define FEC_WAGC_CC_MASK_P1_C0_LSB                                              (0)
#define FEC_WAGC_CC_MASK_P1_C0_WIDTH                                            (1)
#define FEC_WAGC_CC_MASK_P1_C0_MASK                                             (0x00000001)
#define FEC_WAGC_CC_MASK_P1_C0_BIT                                              (0x00000001)

#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_VALID_LSB                              (15)
#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_VALID_WIDTH                            (1)
#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_VALID_MASK                             (0x00008000)
#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_VALID_BIT                              (0x00008000)

#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_TIMING_EXTEND_RESET_LSB                (14)
#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_TIMING_EXTEND_RESET_WIDTH              (1)
#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_TIMING_EXTEND_RESET_MASK               (0x00004000)
#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_TIMING_EXTEND_RESET_BIT                (0x00004000)

#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_SYMBOL_OFFSET_LSB                      (0)
#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_SYMBOL_OFFSET_WIDTH                    (4)
#define FEC_WAGC_FEC_TIMER_TIMING_EXTEND_SYMBOL_OFFSET_MASK                     (0x0000000F)

#define FEC_WAGC_CON_NOT_CHANGE_STATE_A0_P0_LSB                                 (20)
#define FEC_WAGC_CON_NOT_CHANGE_STATE_A0_P0_WIDTH                               (1)
#define FEC_WAGC_CON_NOT_CHANGE_STATE_A0_P0_MASK                                (0x00100000)
#define FEC_WAGC_CON_NOT_CHANGE_STATE_A0_P0_BIT                                 (0x00100000)

#define FEC_WAGC_CON_STY_DIG_DC_EN_A0_P0_LSB                                    (19)
#define FEC_WAGC_CON_STY_DIG_DC_EN_A0_P0_WIDTH                                  (1)
#define FEC_WAGC_CON_STY_DIG_DC_EN_A0_P0_MASK                                   (0x00080000)
#define FEC_WAGC_CON_STY_DIG_DC_EN_A0_P0_BIT                                    (0x00080000)

#define FEC_WAGC_CON_STY_RF_DC_EN_A0_P0_LSB                                     (18)
#define FEC_WAGC_CON_STY_RF_DC_EN_A0_P0_WIDTH                                   (1)
#define FEC_WAGC_CON_STY_RF_DC_EN_A0_P0_MASK                                    (0x00040000)
#define FEC_WAGC_CON_STY_RF_DC_EN_A0_P0_BIT                                     (0x00040000)

#define FEC_WAGC_CON_STY_DIG_AGC_EN_A0_P0_LSB                                   (17)
#define FEC_WAGC_CON_STY_DIG_AGC_EN_A0_P0_WIDTH                                 (1)
#define FEC_WAGC_CON_STY_DIG_AGC_EN_A0_P0_MASK                                  (0x00020000)
#define FEC_WAGC_CON_STY_DIG_AGC_EN_A0_P0_BIT                                   (0x00020000)

#define FEC_WAGC_CON_STY_RF_AGC_EN_A0_P0_LSB                                    (16)
#define FEC_WAGC_CON_STY_RF_AGC_EN_A0_P0_WIDTH                                  (1)
#define FEC_WAGC_CON_STY_RF_AGC_EN_A0_P0_MASK                                   (0x00010000)
#define FEC_WAGC_CON_STY_RF_AGC_EN_A0_P0_BIT                                    (0x00010000)

#define FEC_WAGC_CON_DC_DIG_DC_EN_A0_P0_LSB                                     (11)
#define FEC_WAGC_CON_DC_DIG_DC_EN_A0_P0_WIDTH                                   (1)
#define FEC_WAGC_CON_DC_DIG_DC_EN_A0_P0_MASK                                    (0x00000800)
#define FEC_WAGC_CON_DC_DIG_DC_EN_A0_P0_BIT                                     (0x00000800)

#define FEC_WAGC_CON_DC_RF_DC_EN_A0_P0_LSB                                      (10)
#define FEC_WAGC_CON_DC_RF_DC_EN_A0_P0_WIDTH                                    (1)
#define FEC_WAGC_CON_DC_RF_DC_EN_A0_P0_MASK                                     (0x00000400)
#define FEC_WAGC_CON_DC_RF_DC_EN_A0_P0_BIT                                      (0x00000400)

#define FEC_WAGC_CON_INI_DIG_DC_EN_A0_P0_LSB                                    (3)
#define FEC_WAGC_CON_INI_DIG_DC_EN_A0_P0_WIDTH                                  (1)
#define FEC_WAGC_CON_INI_DIG_DC_EN_A0_P0_MASK                                   (0x00000008)
#define FEC_WAGC_CON_INI_DIG_DC_EN_A0_P0_BIT                                    (0x00000008)

#define FEC_WAGC_CON_INI_RF_DC_EN_A0_P0_LSB                                     (2)
#define FEC_WAGC_CON_INI_RF_DC_EN_A0_P0_WIDTH                                   (1)
#define FEC_WAGC_CON_INI_RF_DC_EN_A0_P0_MASK                                    (0x00000004)
#define FEC_WAGC_CON_INI_RF_DC_EN_A0_P0_BIT                                     (0x00000004)

#define FEC_WAGC_CON_IQ_SWAP_LSB                                                (3)
#define FEC_WAGC_CON_IQ_SWAP_WIDTH                                              (1)
#define FEC_WAGC_CON_IQ_SWAP_MASK                                               (0x00000008)
#define FEC_WAGC_CON_IQ_SWAP_BIT                                                (0x00000008)

#define FEC_WAGC_CON_IIP2_EN_LSB                                                (2)
#define FEC_WAGC_CON_IIP2_EN_WIDTH                                              (1)
#define FEC_WAGC_CON_IIP2_EN_MASK                                               (0x00000004)
#define FEC_WAGC_CON_IIP2_EN_BIT                                                (0x00000004)

#define FEC_WAGC_CON_INI_DIG_AGC_EN_A0_P0_LSB                                   (1)
#define FEC_WAGC_CON_INI_DIG_AGC_EN_A0_P0_WIDTH                                 (1)
#define FEC_WAGC_CON_INI_DIG_AGC_EN_A0_P0_MASK                                  (0x00000002)
#define FEC_WAGC_CON_INI_DIG_AGC_EN_A0_P0_BIT                                   (0x00000002)

#define FEC_WAGC_CON_EN_P1_LSB                                                  (1)
#define FEC_WAGC_CON_EN_P1_WIDTH                                                (1)
#define FEC_WAGC_CON_EN_P1_MASK                                                 (0x00000002)
#define FEC_WAGC_CON_EN_P1_BIT                                                  (0x00000002)

#define FEC_WAGC_CON_INI_RF_AGC_EN_A0_P0_LSB                                    (0)
#define FEC_WAGC_CON_INI_RF_AGC_EN_A0_P0_WIDTH                                  (1)
#define FEC_WAGC_CON_INI_RF_AGC_EN_A0_P0_MASK                                   (0x00000001)
#define FEC_WAGC_CON_INI_RF_AGC_EN_A0_P0_BIT                                    (0x00000001)

#define FEC_WAGC_CON_EN_P0_LSB                                                  (0)
#define FEC_WAGC_CON_EN_P0_WIDTH                                                (1)
#define FEC_WAGC_CON_EN_P0_MASK                                                 (0x00000001)
#define FEC_WAGC_CON_EN_P0_BIT                                                  (0x00000001)

#define FEC_WAGC_INI_WAGC_A0_P0_DC_TABLE_FORCE_UPDATE_A0_P0_LSB                 (27)
#define FEC_WAGC_INI_WAGC_A0_P0_DC_TABLE_FORCE_UPDATE_A0_P0_WIDTH               (1)
#define FEC_WAGC_INI_WAGC_A0_P0_DC_TABLE_FORCE_UPDATE_A0_P0_MASK                (0x08000000)
#define FEC_WAGC_INI_WAGC_A0_P0_DC_TABLE_FORCE_UPDATE_A0_P0_BIT                 (0x08000000)

#define FEC_WAGC_INI_WAGC_A0_P0_INI_LNA_STA_A0_P0_LSB                           (16)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_LNA_STA_A0_P0_WIDTH                         (2)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_LNA_STA_A0_P0_MASK                          (0x00030000)

#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_PGA_GAIN_A0_P0_INDEX_LSB                 (11)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_PGA_GAIN_A0_P0_INDEX_WIDTH               (5)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_PGA_GAIN_A0_P0_INDEX_MASK                (0x0000F800)

#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_IF_GAIN_A0_P0_LSB                        (6)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_IF_GAIN_A0_P0_WIDTH                      (4)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_IF_GAIN_A0_P0_MASK                       (0x000003C0)

#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_TIA_GAIN_A0_P0_LSB                       (3)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_TIA_GAIN_A0_P0_WIDTH                     (3)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_TIA_GAIN_A0_P0_MASK                      (0x00000038)

#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_LNA_GAIN_A0_P0_LSB                       (0)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_LNA_GAIN_A0_P0_WIDTH                     (3)
#define FEC_WAGC_INI_WAGC_A0_P0_INI_RF_LNA_GAIN_A0_P0_MASK                      (0x00000007)

#define FEC_WAGC_INI_WAGC_C0_A0_P0_INI_DIG_AGC_GAIN_C0_A0_P0_LSB                (19)
#define FEC_WAGC_INI_WAGC_C0_A0_P0_INI_DIG_AGC_GAIN_C0_A0_P0_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C0_A0_P0_INI_DIG_AGC_GAIN_C0_A0_P0_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C0_A0_P0_INI_DIG_AGC_GAIN_C0_A0_P0_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C0_A0_P0_INI_DIG_AGC_GAIN_C0_A0_P0_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C0_A0_P0_INI_DIG_AGC_GAIN_C0_A0_P0_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C0_A0_P0_INI_DIG_AGC_GAIN_C0_A0_P0_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C0_A0_P0_INI_DIG_AGC_GAIN_C0_A0_P0_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C0_A0_P0_INI_DIG_AGC_GAIN_C0_A0_P0_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_WAGC_C1_A0_P0_INI_DIG_AGC_GAIN_C1_A0_P0_LSB                (19)
#define FEC_WAGC_INI_WAGC_C1_A0_P0_INI_DIG_AGC_GAIN_C1_A0_P0_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C1_A0_P0_INI_DIG_AGC_GAIN_C1_A0_P0_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C1_A0_P0_INI_DIG_AGC_GAIN_C1_A0_P0_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C1_A0_P0_INI_DIG_AGC_GAIN_C1_A0_P0_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C1_A0_P0_INI_DIG_AGC_GAIN_C1_A0_P0_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C1_A0_P0_INI_DIG_AGC_GAIN_C1_A0_P0_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C1_A0_P0_INI_DIG_AGC_GAIN_C1_A0_P0_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C1_A0_P0_INI_DIG_AGC_GAIN_C1_A0_P0_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_WAGC_C2_A0_P0_INI_DIG_AGC_GAIN_C2_A0_P0_LSB                (19)
#define FEC_WAGC_INI_WAGC_C2_A0_P0_INI_DIG_AGC_GAIN_C2_A0_P0_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C2_A0_P0_INI_DIG_AGC_GAIN_C2_A0_P0_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C2_A0_P0_INI_DIG_AGC_GAIN_C2_A0_P0_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C2_A0_P0_INI_DIG_AGC_GAIN_C2_A0_P0_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C2_A0_P0_INI_DIG_AGC_GAIN_C2_A0_P0_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C2_A0_P0_INI_DIG_AGC_GAIN_C2_A0_P0_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C2_A0_P0_INI_DIG_AGC_GAIN_C2_A0_P0_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C2_A0_P0_INI_DIG_AGC_GAIN_C2_A0_P0_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_RF_DC_A0_P0_INI_RF_DC_I_A0_P0_LSB                          (6)
#define FEC_WAGC_INI_RF_DC_A0_P0_INI_RF_DC_I_A0_P0_WIDTH                        (6)
#define FEC_WAGC_INI_RF_DC_A0_P0_INI_RF_DC_I_A0_P0_MASK                         (0x00000FC0)

#define FEC_WAGC_INI_RF_DC_A0_P0_INI_RF_DC_Q_A0_P0_LSB                          (0)
#define FEC_WAGC_INI_RF_DC_A0_P0_INI_RF_DC_Q_A0_P0_WIDTH                        (6)
#define FEC_WAGC_INI_RF_DC_A0_P0_INI_RF_DC_Q_A0_P0_MASK                         (0x0000003F)

#define FEC_WAGC_INI_DIG_DC_A0_P0_INI_DIG_DC_I_A0_P0_LSB                        (16)
#define FEC_WAGC_INI_DIG_DC_A0_P0_INI_DIG_DC_I_A0_P0_WIDTH                      (15)
#define FEC_WAGC_INI_DIG_DC_A0_P0_INI_DIG_DC_I_A0_P0_MASK                       (0xFFFF0000)

#define FEC_WAGC_INI_DIG_DC_A0_P0_INI_DIG_DC_Q_A0_P0_LSB                        (0)
#define FEC_WAGC_INI_DIG_DC_A0_P0_INI_DIG_DC_Q_A0_P0_WIDTH                      (15)
#define FEC_WAGC_INI_DIG_DC_A0_P0_INI_DIG_DC_Q_A0_P0_MASK                       (0x0000FFFF)

#define FEC_WAGC_INI_NCO_C0_A0_P0_INI_NCO_C0_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C0_A0_P0_INI_NCO_C0_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C0_A0_P0_INI_NCO_C0_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_NCO_C1_A0_P0_INI_NCO_C1_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C1_A0_P0_INI_NCO_C1_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C1_A0_P0_INI_NCO_C1_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_NCO_C2_A0_P0_INI_NCO_C2_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C2_A0_P0_INI_NCO_C2_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C2_A0_P0_INI_NCO_C2_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_RSSI_C0_C1_A0_P0_INI_RSSI_C1_A0_LSB                        (16)
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P0_INI_RSSI_C1_A0_WIDTH                      (15)
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P0_INI_RSSI_C1_A0_MASK                       (0x7FFF0000)

#define FEC_WAGC_INI_RSSI_C0_C1_A0_P0_INI_RSSI_C0_A0_LSB                        (0)
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P0_INI_RSSI_C0_A0_WIDTH                      (15)
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P0_INI_RSSI_C0_A0_MASK                       (0x00007FFF)

#define FEC_WAGC_INI_RSSI_C2_A0_P0_INI_RSSI_C2_A0_LSB                           (0)
#define FEC_WAGC_INI_RSSI_C2_A0_P0_INI_RSSI_C2_A0_WIDTH                         (15)
#define FEC_WAGC_INI_RSSI_C2_A0_P0_INI_RSSI_C2_A0_MASK                          (0x00007FFF)

#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P0_INI_EQ_GAIN_C0_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P0_INI_EQ_GAIN_C0_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P0_INI_EQ_GAIN_C0_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P0_INI_EQ_GAIN_C0_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P0_INI_EQ_GAIN_C0_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P0_INI_EQ_GAIN_C0_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P0_INI_EQ_GAIN_C1_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P0_INI_EQ_GAIN_C1_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P0_INI_EQ_GAIN_C1_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P0_INI_EQ_GAIN_C1_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P0_INI_EQ_GAIN_C1_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P0_INI_EQ_GAIN_C1_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P0_INI_EQ_GAIN_C2_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P0_INI_EQ_GAIN_C2_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P0_INI_EQ_GAIN_C2_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P0_INI_EQ_GAIN_C2_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P0_INI_EQ_GAIN_C2_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P0_INI_EQ_GAIN_C2_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_CURR_WAGC_A0_P0_FSM_state_LSB                                  (19)
#define FEC_WAGC_CURR_WAGC_A0_P0_FSM_state_WIDTH                                (2)
#define FEC_WAGC_CURR_WAGC_A0_P0_FSM_state_MASK                                 (0x00180000)

#define FEC_WAGC_CURR_WAGC_A0_P0_LNA_STA_A0_P0_LSB                              (16)
#define FEC_WAGC_CURR_WAGC_A0_P0_LNA_STA_A0_P0_WIDTH                            (2)
#define FEC_WAGC_CURR_WAGC_A0_P0_LNA_STA_A0_P0_MASK                             (0x00030000)

#define FEC_WAGC_CURR_WAGC_A0_P0_RF_PGA_GAIN_A0_P0_INDEX_LSB                    (11)
#define FEC_WAGC_CURR_WAGC_A0_P0_RF_PGA_GAIN_A0_P0_INDEX_WIDTH                  (5)
#define FEC_WAGC_CURR_WAGC_A0_P0_RF_PGA_GAIN_A0_P0_INDEX_MASK                   (0x0000F800)

#define FEC_WAGC_CURR_WAGC_A0_P0_RF_IF_GAIN_A0_P0_LSB                           (6)
#define FEC_WAGC_CURR_WAGC_A0_P0_RF_IF_GAIN_A0_P0_WIDTH                         (4)
#define FEC_WAGC_CURR_WAGC_A0_P0_RF_IF_GAIN_A0_P0_MASK                          (0x000003C0)

#define FEC_WAGC_CURR_WAGC_A0_P0_RF_TIA_GAIN_A0_P0_LSB                          (3)
#define FEC_WAGC_CURR_WAGC_A0_P0_RF_TIA_GAIN_A0_P0_WIDTH                        (3)
#define FEC_WAGC_CURR_WAGC_A0_P0_RF_TIA_GAIN_A0_P0_MASK                         (0x00000038)

#define FEC_WAGC_CURR_WAGC_A0_P0_RF_LNA_GAIN_A0_P0_LSB                          (0)
#define FEC_WAGC_CURR_WAGC_A0_P0_RF_LNA_GAIN_A0_P0_WIDTH                        (3)
#define FEC_WAGC_CURR_WAGC_A0_P0_RF_LNA_GAIN_A0_P0_MASK                         (0x00000007)

#define FEC_WAGC_CURR_WAGC_C0_A0_P0_DIG_AGC_GAIN_C0_A0_P0_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C0_A0_P0_DIG_AGC_GAIN_C0_A0_P0_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C0_A0_P0_DIG_AGC_GAIN_C0_A0_P0_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C0_A0_P0_DIG_AGC_GAIN_C0_A0_P0_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C0_A0_P0_DIG_AGC_GAIN_C0_A0_P0_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C0_A0_P0_DIG_AGC_GAIN_C0_A0_P0_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C0_A0_P0_DIG_AGC_GAIN_C0_A0_P0_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C0_A0_P0_DIG_AGC_GAIN_C0_A0_P0_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C0_A0_P0_DIG_AGC_GAIN_C0_A0_P0_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_WAGC_C1_A0_P0_DIG_AGC_GAIN_C1_A0_P0_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C1_A0_P0_DIG_AGC_GAIN_C1_A0_P0_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C1_A0_P0_DIG_AGC_GAIN_C1_A0_P0_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C1_A0_P0_DIG_AGC_GAIN_C1_A0_P0_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C1_A0_P0_DIG_AGC_GAIN_C1_A0_P0_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C1_A0_P0_DIG_AGC_GAIN_C1_A0_P0_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C1_A0_P0_DIG_AGC_GAIN_C1_A0_P0_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C1_A0_P0_DIG_AGC_GAIN_C1_A0_P0_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C1_A0_P0_DIG_AGC_GAIN_C1_A0_P0_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_WAGC_C2_A0_P0_DIG_AGC_GAIN_C2_A0_P0_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C2_A0_P0_DIG_AGC_GAIN_C2_A0_P0_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C2_A0_P0_DIG_AGC_GAIN_C2_A0_P0_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C2_A0_P0_DIG_AGC_GAIN_C2_A0_P0_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C2_A0_P0_DIG_AGC_GAIN_C2_A0_P0_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C2_A0_P0_DIG_AGC_GAIN_C2_A0_P0_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C2_A0_P0_DIG_AGC_GAIN_C2_A0_P0_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C2_A0_P0_DIG_AGC_GAIN_C2_A0_P0_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C2_A0_P0_DIG_AGC_GAIN_C2_A0_P0_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_RF_DC_A0_P0_RF_DC_I_A0_P0_LSB                             (6)
#define FEC_WAGC_CURR_RF_DC_A0_P0_RF_DC_I_A0_P0_WIDTH                           (6)
#define FEC_WAGC_CURR_RF_DC_A0_P0_RF_DC_I_A0_P0_MASK                            (0x00000FC0)

#define FEC_WAGC_CURR_RF_DC_A0_P0_RF_DC_Q_A0_P0_LSB                             (0)
#define FEC_WAGC_CURR_RF_DC_A0_P0_RF_DC_Q_A0_P0_WIDTH                           (6)
#define FEC_WAGC_CURR_RF_DC_A0_P0_RF_DC_Q_A0_P0_MASK                            (0x0000003F)

#define FEC_WAGC_CURR_DIG_DC_A0_P0_DIG_DC_I_A0_P0_LSB                           (16)
#define FEC_WAGC_CURR_DIG_DC_A0_P0_DIG_DC_I_A0_P0_WIDTH                         (15)
#define FEC_WAGC_CURR_DIG_DC_A0_P0_DIG_DC_I_A0_P0_MASK                          (0xFFFF0000)

#define FEC_WAGC_CURR_DIG_DC_A0_P0_DIG_DC_Q_A0_P0_LSB                           (0)
#define FEC_WAGC_CURR_DIG_DC_A0_P0_DIG_DC_Q_A0_P0_WIDTH                         (15)
#define FEC_WAGC_CURR_DIG_DC_A0_P0_DIG_DC_Q_A0_P0_MASK                          (0x0000FFFF)

#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P0_RSSI_OUT_C1_LSB                          (16)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P0_RSSI_OUT_C1_WIDTH                        (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P0_RSSI_OUT_C1_MASK                         (0x7FFF0000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P0_RSSI_OUT_C0_LSB                          (0)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P0_RSSI_OUT_C0_WIDTH                        (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P0_RSSI_OUT_C0_MASK                         (0x00007FFF)

#define FEC_WAGC_CURR_RSSI_C2_A0_P0_RSSI_OUT_C2_LSB                             (0)
#define FEC_WAGC_CURR_RSSI_C2_A0_P0_RSSI_OUT_C2_WIDTH                           (15)
#define FEC_WAGC_CURR_RSSI_C2_A0_P0_RSSI_OUT_C2_MASK                            (0x00007FFF)

#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P0_EQ_GAIN_C0_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P0_EQ_GAIN_C0_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P0_EQ_GAIN_C0_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P0_EQ_GAIN_C0_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P0_EQ_GAIN_C0_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P0_EQ_GAIN_C0_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P0_EQ_GAIN_C1_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P0_EQ_GAIN_C1_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P0_EQ_GAIN_C1_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P0_EQ_GAIN_C1_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P0_EQ_GAIN_C1_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P0_EQ_GAIN_C1_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P0_EQ_GAIN_C2_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P0_EQ_GAIN_C2_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P0_EQ_GAIN_C2_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P0_EQ_GAIN_C2_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P0_EQ_GAIN_C2_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P0_EQ_GAIN_C2_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_DC_INIVALID0_A0_P0_DC_INIVALID0_LSB                            (0)
#define FEC_WAGC_DC_INIVALID0_A0_P0_DC_INIVALID0_WIDTH                          (32)
#define FEC_WAGC_DC_INIVALID0_A0_P0_DC_INIVALID0_MASK                           (0xFFFFFFFF)

#define FEC_WAGC_DC_INIVALID1_A0_P0_DC_INIVALID0_LSB                            (0)
#define FEC_WAGC_DC_INIVALID1_A0_P0_DC_INIVALID0_WIDTH                          (32)
#define FEC_WAGC_DC_INIVALID1_A0_P0_DC_INIVALID0_MASK                           (0xFFFFFFFF)

#define FEC_WAGC_DC_VALID0_A0_P0_DC_VALID0_LSB                                  (0)
#define FEC_WAGC_DC_VALID0_A0_P0_DC_VALID0_WIDTH                                (32)
#define FEC_WAGC_DC_VALID0_A0_P0_DC_VALID0_MASK                                 (0xFFFFFFFF)

#define FEC_WAGC_DC_VALID1_A0_P0_DC_VALID0_LSB                                  (0)
#define FEC_WAGC_DC_VALID1_A0_P0_DC_VALID0_WIDTH                                (32)
#define FEC_WAGC_DC_VALID1_A0_P0_DC_VALID0_MASK                                 (0xFFFFFFFF)

#define FEC_WAGC_CON_A1_P0_NOT_CHANGE_STATE_A1_P0_LSB                           (20)
#define FEC_WAGC_CON_A1_P0_NOT_CHANGE_STATE_A1_P0_WIDTH                         (1)
#define FEC_WAGC_CON_A1_P0_NOT_CHANGE_STATE_A1_P0_MASK                          (0x00100000)
#define FEC_WAGC_CON_A1_P0_NOT_CHANGE_STATE_A1_P0_BIT                           (0x00100000)

#define FEC_WAGC_CON_A1_P0_STY_DIG_DC_EN_A1_P0_LSB                              (19)
#define FEC_WAGC_CON_A1_P0_STY_DIG_DC_EN_A1_P0_WIDTH                            (1)
#define FEC_WAGC_CON_A1_P0_STY_DIG_DC_EN_A1_P0_MASK                             (0x00080000)
#define FEC_WAGC_CON_A1_P0_STY_DIG_DC_EN_A1_P0_BIT                              (0x00080000)

#define FEC_WAGC_CON_A1_P0_STY_RF_DC_EN_A1_P0_LSB                               (18)
#define FEC_WAGC_CON_A1_P0_STY_RF_DC_EN_A1_P0_WIDTH                             (1)
#define FEC_WAGC_CON_A1_P0_STY_RF_DC_EN_A1_P0_MASK                              (0x00040000)
#define FEC_WAGC_CON_A1_P0_STY_RF_DC_EN_A1_P0_BIT                               (0x00040000)

#define FEC_WAGC_CON_A1_P0_STY_DIG_AGC_EN_A1_P0_LSB                             (17)
#define FEC_WAGC_CON_A1_P0_STY_DIG_AGC_EN_A1_P0_WIDTH                           (1)
#define FEC_WAGC_CON_A1_P0_STY_DIG_AGC_EN_A1_P0_MASK                            (0x00020000)
#define FEC_WAGC_CON_A1_P0_STY_DIG_AGC_EN_A1_P0_BIT                             (0x00020000)

#define FEC_WAGC_CON_A1_P0_STY_RF_AGC_EN_A1_P0_LSB                              (16)
#define FEC_WAGC_CON_A1_P0_STY_RF_AGC_EN_A1_P0_WIDTH                            (1)
#define FEC_WAGC_CON_A1_P0_STY_RF_AGC_EN_A1_P0_MASK                             (0x00010000)
#define FEC_WAGC_CON_A1_P0_STY_RF_AGC_EN_A1_P0_BIT                              (0x00010000)

#define FEC_WAGC_CON_A1_P0_DC_DIG_DC_EN_A1_P0_LSB                               (11)
#define FEC_WAGC_CON_A1_P0_DC_DIG_DC_EN_A1_P0_WIDTH                             (1)
#define FEC_WAGC_CON_A1_P0_DC_DIG_DC_EN_A1_P0_MASK                              (0x00000800)
#define FEC_WAGC_CON_A1_P0_DC_DIG_DC_EN_A1_P0_BIT                               (0x00000800)

#define FEC_WAGC_CON_A1_P0_DC_RF_DC_EN_A1_P0_LSB                                (10)
#define FEC_WAGC_CON_A1_P0_DC_RF_DC_EN_A1_P0_WIDTH                              (1)
#define FEC_WAGC_CON_A1_P0_DC_RF_DC_EN_A1_P0_MASK                               (0x00000400)
#define FEC_WAGC_CON_A1_P0_DC_RF_DC_EN_A1_P0_BIT                                (0x00000400)

#define FEC_WAGC_CON_A1_P0_INI_DIG_DC_EN_A1_P0_LSB                              (3)
#define FEC_WAGC_CON_A1_P0_INI_DIG_DC_EN_A1_P0_WIDTH                            (1)
#define FEC_WAGC_CON_A1_P0_INI_DIG_DC_EN_A1_P0_MASK                             (0x00000008)
#define FEC_WAGC_CON_A1_P0_INI_DIG_DC_EN_A1_P0_BIT                              (0x00000008)

#define FEC_WAGC_CON_A1_P0_INI_RF_DC_EN_A1_P0_LSB                               (2)
#define FEC_WAGC_CON_A1_P0_INI_RF_DC_EN_A1_P0_WIDTH                             (1)
#define FEC_WAGC_CON_A1_P0_INI_RF_DC_EN_A1_P0_MASK                              (0x00000004)
#define FEC_WAGC_CON_A1_P0_INI_RF_DC_EN_A1_P0_BIT                               (0x00000004)

#define FEC_WAGC_CON_A1_P0_INI_DIG_AGC_EN_A1_P0_LSB                             (1)
#define FEC_WAGC_CON_A1_P0_INI_DIG_AGC_EN_A1_P0_WIDTH                           (1)
#define FEC_WAGC_CON_A1_P0_INI_DIG_AGC_EN_A1_P0_MASK                            (0x00000002)
#define FEC_WAGC_CON_A1_P0_INI_DIG_AGC_EN_A1_P0_BIT                             (0x00000002)

#define FEC_WAGC_CON_A1_P0_INI_RF_AGC_EN_A1_P0_LSB                              (0)
#define FEC_WAGC_CON_A1_P0_INI_RF_AGC_EN_A1_P0_WIDTH                            (1)
#define FEC_WAGC_CON_A1_P0_INI_RF_AGC_EN_A1_P0_MASK                             (0x00000001)
#define FEC_WAGC_CON_A1_P0_INI_RF_AGC_EN_A1_P0_BIT                              (0x00000001)

#define FEC_WAGC_INI_WAGC_A1_P0_DC_TABLE_FORCE_UPDATE_A1_P0_LSB                 (27)
#define FEC_WAGC_INI_WAGC_A1_P0_DC_TABLE_FORCE_UPDATE_A1_P0_WIDTH               (1)
#define FEC_WAGC_INI_WAGC_A1_P0_DC_TABLE_FORCE_UPDATE_A1_P0_MASK                (0x08000000)
#define FEC_WAGC_INI_WAGC_A1_P0_DC_TABLE_FORCE_UPDATE_A1_P0_BIT                 (0x08000000)

#define FEC_WAGC_INI_WAGC_A1_P0_INI_LNA_STA_A1_P0_LSB                           (16)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_LNA_STA_A1_P0_WIDTH                         (2)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_LNA_STA_A1_P0_MASK                          (0x00030000)

#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_PGA_GAIN_A1_P0_INDEX_LSB                 (11)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_PGA_GAIN_A1_P0_INDEX_WIDTH               (5)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_PGA_GAIN_A1_P0_INDEX_MASK                (0x0000F800)

#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_IF_GAIN_A1_P0_LSB                        (6)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_IF_GAIN_A1_P0_WIDTH                      (4)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_IF_GAIN_A1_P0_MASK                       (0x000003C0)

#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_TIA_GAIN_A1_P0_LSB                       (3)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_TIA_GAIN_A1_P0_WIDTH                     (3)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_TIA_GAIN_A1_P0_MASK                      (0x00000038)

#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_LNA_GAIN_A1_P0_LSB                       (0)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_LNA_GAIN_A1_P0_WIDTH                     (3)
#define FEC_WAGC_INI_WAGC_A1_P0_INI_RF_LNA_GAIN_A1_P0_MASK                      (0x00000007)

#define FEC_WAGC_INI_WAGC_C0_A1_P0_INI_DIG_AGC_GAIN_C0_A1_P0_LSB                (19)
#define FEC_WAGC_INI_WAGC_C0_A1_P0_INI_DIG_AGC_GAIN_C0_A1_P0_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C0_A1_P0_INI_DIG_AGC_GAIN_C0_A1_P0_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C0_A1_P0_INI_DIG_AGC_GAIN_C0_A1_P0_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C0_A1_P0_INI_DIG_AGC_GAIN_C0_A1_P0_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C0_A1_P0_INI_DIG_AGC_GAIN_C0_A1_P0_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C0_A1_P0_INI_DIG_AGC_GAIN_C0_A1_P0_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C0_A1_P0_INI_DIG_AGC_GAIN_C0_A1_P0_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C0_A1_P0_INI_DIG_AGC_GAIN_C0_A1_P0_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_WAGC_C1_A1_P0_INI_DIG_AGC_GAIN_C1_A1_P0_LSB                (19)
#define FEC_WAGC_INI_WAGC_C1_A1_P0_INI_DIG_AGC_GAIN_C1_A1_P0_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C1_A1_P0_INI_DIG_AGC_GAIN_C1_A1_P0_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C1_A1_P0_INI_DIG_AGC_GAIN_C1_A1_P0_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C1_A1_P0_INI_DIG_AGC_GAIN_C1_A1_P0_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C1_A1_P0_INI_DIG_AGC_GAIN_C1_A1_P0_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C1_A1_P0_INI_DIG_AGC_GAIN_C1_A1_P0_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C1_A1_P0_INI_DIG_AGC_GAIN_C1_A1_P0_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C1_A1_P0_INI_DIG_AGC_GAIN_C1_A1_P0_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_WAGC_C2_A1_P0_INI_DIG_AGC_GAIN_C2_A1_P0_LSB                (19)
#define FEC_WAGC_INI_WAGC_C2_A1_P0_INI_DIG_AGC_GAIN_C2_A1_P0_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C2_A1_P0_INI_DIG_AGC_GAIN_C2_A1_P0_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C2_A1_P0_INI_DIG_AGC_GAIN_C2_A1_P0_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C2_A1_P0_INI_DIG_AGC_GAIN_C2_A1_P0_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C2_A1_P0_INI_DIG_AGC_GAIN_C2_A1_P0_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C2_A1_P0_INI_DIG_AGC_GAIN_C2_A1_P0_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C2_A1_P0_INI_DIG_AGC_GAIN_C2_A1_P0_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C2_A1_P0_INI_DIG_AGC_GAIN_C2_A1_P0_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_RF_DC_A1_P0_INI_RF_DC_I_A1_P0_LSB                          (6)
#define FEC_WAGC_INI_RF_DC_A1_P0_INI_RF_DC_I_A1_P0_WIDTH                        (6)
#define FEC_WAGC_INI_RF_DC_A1_P0_INI_RF_DC_I_A1_P0_MASK                         (0x00000FC0)

#define FEC_WAGC_INI_RF_DC_A1_P0_INI_RF_DC_Q_A1_P0_LSB                          (0)
#define FEC_WAGC_INI_RF_DC_A1_P0_INI_RF_DC_Q_A1_P0_WIDTH                        (6)
#define FEC_WAGC_INI_RF_DC_A1_P0_INI_RF_DC_Q_A1_P0_MASK                         (0x0000003F)

#define FEC_WAGC_INI_DIG_DC_A1_P0_INI_DIG_DC_I_A1_P0_LSB                        (16)
#define FEC_WAGC_INI_DIG_DC_A1_P0_INI_DIG_DC_I_A1_P0_WIDTH                      (15)
#define FEC_WAGC_INI_DIG_DC_A1_P0_INI_DIG_DC_I_A1_P0_MASK                       (0xFFFF0000)

#define FEC_WAGC_INI_DIG_DC_A1_P0_INI_DIG_DC_Q_A1_P0_LSB                        (0)
#define FEC_WAGC_INI_DIG_DC_A1_P0_INI_DIG_DC_Q_A1_P0_WIDTH                      (15)
#define FEC_WAGC_INI_DIG_DC_A1_P0_INI_DIG_DC_Q_A1_P0_MASK                       (0x0000FFFF)

#define FEC_WAGC_INI_NCO_C0_A1_P0_INI_NCO_C0_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C0_A1_P0_INI_NCO_C0_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C0_A1_P0_INI_NCO_C0_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_NCO_C1_A1_P0_INI_NCO_C1_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C1_A1_P0_INI_NCO_C1_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C1_A1_P0_INI_NCO_C1_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_NCO_C2_A1_P0_INI_NCO_C2_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C2_A1_P0_INI_NCO_C2_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C2_A1_P0_INI_NCO_C2_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_RSSI_C0_C1_A1_P0_INI_RSSI_C1_A0_LSB                        (16)
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P0_INI_RSSI_C1_A0_WIDTH                      (15)
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P0_INI_RSSI_C1_A0_MASK                       (0x7FFF0000)

#define FEC_WAGC_INI_RSSI_C0_C1_A1_P0_INI_RSSI_C0_A0_LSB                        (0)
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P0_INI_RSSI_C0_A0_WIDTH                      (15)
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P0_INI_RSSI_C0_A0_MASK                       (0x00007FFF)

#define FEC_WAGC_INI_RSSI_C2_A1_P0_INI_RSSI_C2_A0_LSB                           (0)
#define FEC_WAGC_INI_RSSI_C2_A1_P0_INI_RSSI_C2_A0_WIDTH                         (15)
#define FEC_WAGC_INI_RSSI_C2_A1_P0_INI_RSSI_C2_A0_MASK                          (0x00007FFF)

#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P0_INI_EQ_GAIN_C0_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P0_INI_EQ_GAIN_C0_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P0_INI_EQ_GAIN_C0_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P0_INI_EQ_GAIN_C0_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P0_INI_EQ_GAIN_C0_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P0_INI_EQ_GAIN_C0_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P0_INI_EQ_GAIN_C1_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P0_INI_EQ_GAIN_C1_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P0_INI_EQ_GAIN_C1_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P0_INI_EQ_GAIN_C1_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P0_INI_EQ_GAIN_C1_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P0_INI_EQ_GAIN_C1_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P0_INI_EQ_GAIN_C2_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P0_INI_EQ_GAIN_C2_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P0_INI_EQ_GAIN_C2_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P0_INI_EQ_GAIN_C2_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P0_INI_EQ_GAIN_C2_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P0_INI_EQ_GAIN_C2_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_CURR_WAGC_A1_P0_FSM_state_LSB                                  (19)
#define FEC_WAGC_CURR_WAGC_A1_P0_FSM_state_WIDTH                                (2)
#define FEC_WAGC_CURR_WAGC_A1_P0_FSM_state_MASK                                 (0x00180000)

#define FEC_WAGC_CURR_WAGC_A1_P0_LNA_STA_A1_P0_LSB                              (16)
#define FEC_WAGC_CURR_WAGC_A1_P0_LNA_STA_A1_P0_WIDTH                            (2)
#define FEC_WAGC_CURR_WAGC_A1_P0_LNA_STA_A1_P0_MASK                             (0x00030000)

#define FEC_WAGC_CURR_WAGC_A1_P0_RF_PGA_GAIN_A1_P0_INDEX_LSB                    (11)
#define FEC_WAGC_CURR_WAGC_A1_P0_RF_PGA_GAIN_A1_P0_INDEX_WIDTH                  (5)
#define FEC_WAGC_CURR_WAGC_A1_P0_RF_PGA_GAIN_A1_P0_INDEX_MASK                   (0x0000F800)

#define FEC_WAGC_CURR_WAGC_A1_P0_RF_IF_GAIN_A1_P0_LSB                           (6)
#define FEC_WAGC_CURR_WAGC_A1_P0_RF_IF_GAIN_A1_P0_WIDTH                         (4)
#define FEC_WAGC_CURR_WAGC_A1_P0_RF_IF_GAIN_A1_P0_MASK                          (0x000003C0)

#define FEC_WAGC_CURR_WAGC_A1_P0_RF_TIA_GAIN_A1_P0_LSB                          (3)
#define FEC_WAGC_CURR_WAGC_A1_P0_RF_TIA_GAIN_A1_P0_WIDTH                        (3)
#define FEC_WAGC_CURR_WAGC_A1_P0_RF_TIA_GAIN_A1_P0_MASK                         (0x00000038)

#define FEC_WAGC_CURR_WAGC_A1_P0_RF_LNA_GAIN_A1_P0_LSB                          (0)
#define FEC_WAGC_CURR_WAGC_A1_P0_RF_LNA_GAIN_A1_P0_WIDTH                        (3)
#define FEC_WAGC_CURR_WAGC_A1_P0_RF_LNA_GAIN_A1_P0_MASK                         (0x00000007)

#define FEC_WAGC_CURR_WAGC_C0_A1_P0_DIG_AGC_GAIN_C0_A1_P0_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C0_A1_P0_DIG_AGC_GAIN_C0_A1_P0_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C0_A1_P0_DIG_AGC_GAIN_C0_A1_P0_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C0_A1_P0_DIG_AGC_GAIN_C0_A1_P0_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C0_A1_P0_DIG_AGC_GAIN_C0_A1_P0_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C0_A1_P0_DIG_AGC_GAIN_C0_A1_P0_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C0_A1_P0_DIG_AGC_GAIN_C0_A1_P0_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C0_A1_P0_DIG_AGC_GAIN_C0_A1_P0_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C0_A1_P0_DIG_AGC_GAIN_C0_A1_P0_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_WAGC_C1_A1_P0_DIG_AGC_GAIN_C1_A1_P0_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C1_A1_P0_DIG_AGC_GAIN_C1_A1_P0_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C1_A1_P0_DIG_AGC_GAIN_C1_A1_P0_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C1_A1_P0_DIG_AGC_GAIN_C1_A1_P0_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C1_A1_P0_DIG_AGC_GAIN_C1_A1_P0_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C1_A1_P0_DIG_AGC_GAIN_C1_A1_P0_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C1_A1_P0_DIG_AGC_GAIN_C1_A1_P0_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C1_A1_P0_DIG_AGC_GAIN_C1_A1_P0_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C1_A1_P0_DIG_AGC_GAIN_C1_A1_P0_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_WAGC_C2_A1_P0_DIG_AGC_GAIN_C2_A1_P0_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C2_A1_P0_DIG_AGC_GAIN_C2_A1_P0_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C2_A1_P0_DIG_AGC_GAIN_C2_A1_P0_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C2_A1_P0_DIG_AGC_GAIN_C2_A1_P0_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C2_A1_P0_DIG_AGC_GAIN_C2_A1_P0_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C2_A1_P0_DIG_AGC_GAIN_C2_A1_P0_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C2_A1_P0_DIG_AGC_GAIN_C2_A1_P0_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C2_A1_P0_DIG_AGC_GAIN_C2_A1_P0_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C2_A1_P0_DIG_AGC_GAIN_C2_A1_P0_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_RF_DC_A1_P0_RF_DC_I_A1_P0_LSB                             (6)
#define FEC_WAGC_CURR_RF_DC_A1_P0_RF_DC_I_A1_P0_WIDTH                           (6)
#define FEC_WAGC_CURR_RF_DC_A1_P0_RF_DC_I_A1_P0_MASK                            (0x00000FC0)

#define FEC_WAGC_CURR_RF_DC_A1_P0_RF_DC_Q_A1_P0_LSB                             (0)
#define FEC_WAGC_CURR_RF_DC_A1_P0_RF_DC_Q_A1_P0_WIDTH                           (6)
#define FEC_WAGC_CURR_RF_DC_A1_P0_RF_DC_Q_A1_P0_MASK                            (0x0000003F)

#define FEC_WAGC_CURR_DIG_DC_A1_P0_DIG_DC_I_A1_P0_LSB                           (16)
#define FEC_WAGC_CURR_DIG_DC_A1_P0_DIG_DC_I_A1_P0_WIDTH                         (15)
#define FEC_WAGC_CURR_DIG_DC_A1_P0_DIG_DC_I_A1_P0_MASK                          (0xFFFF0000)

#define FEC_WAGC_CURR_DIG_DC_A1_P0_DIG_DC_Q_A1_P0_LSB                           (0)
#define FEC_WAGC_CURR_DIG_DC_A1_P0_DIG_DC_Q_A1_P0_WIDTH                         (15)
#define FEC_WAGC_CURR_DIG_DC_A1_P0_DIG_DC_Q_A1_P0_MASK                          (0x0000FFFF)

#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P0_RSSI_OUT_C1_LSB                          (16)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P0_RSSI_OUT_C1_WIDTH                        (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P0_RSSI_OUT_C1_MASK                         (0x7FFF0000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P0_RSSI_OUT_C0_LSB                          (0)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P0_RSSI_OUT_C0_WIDTH                        (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P0_RSSI_OUT_C0_MASK                         (0x00007FFF)

#define FEC_WAGC_CURR_RSSI_C2_A1_P0_RSSI_OUT_C2_LSB                             (0)
#define FEC_WAGC_CURR_RSSI_C2_A1_P0_RSSI_OUT_C2_WIDTH                           (15)
#define FEC_WAGC_CURR_RSSI_C2_A1_P0_RSSI_OUT_C2_MASK                            (0x00007FFF)

#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P0_EQ_GAIN_C0_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P0_EQ_GAIN_C0_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P0_EQ_GAIN_C0_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P0_EQ_GAIN_C0_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P0_EQ_GAIN_C0_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P0_EQ_GAIN_C0_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P0_EQ_GAIN_C1_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P0_EQ_GAIN_C1_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P0_EQ_GAIN_C1_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P0_EQ_GAIN_C1_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P0_EQ_GAIN_C1_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P0_EQ_GAIN_C1_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P0_EQ_GAIN_C2_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P0_EQ_GAIN_C2_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P0_EQ_GAIN_C2_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P0_EQ_GAIN_C2_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P0_EQ_GAIN_C2_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P0_EQ_GAIN_C2_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_DC_INIVALID0_A1_P0_DC_INIVALID0_LSB                            (0)
#define FEC_WAGC_DC_INIVALID0_A1_P0_DC_INIVALID0_WIDTH                          (32)
#define FEC_WAGC_DC_INIVALID0_A1_P0_DC_INIVALID0_MASK                           (0xFFFFFFFF)

#define FEC_WAGC_DC_INIVALID1_A1_P0_DC_INIVALID0_LSB                            (0)
#define FEC_WAGC_DC_INIVALID1_A1_P0_DC_INIVALID0_WIDTH                          (32)
#define FEC_WAGC_DC_INIVALID1_A1_P0_DC_INIVALID0_MASK                           (0xFFFFFFFF)

#define FEC_WAGC_DC_VALID0_A1_P0_DC_VALID0_LSB                                  (0)
#define FEC_WAGC_DC_VALID0_A1_P0_DC_VALID0_WIDTH                                (32)
#define FEC_WAGC_DC_VALID0_A1_P0_DC_VALID0_MASK                                 (0xFFFFFFFF)

#define FEC_WAGC_DC_VALID1_A1_P0_DC_VALID0_LSB                                  (0)
#define FEC_WAGC_DC_VALID1_A1_P0_DC_VALID0_WIDTH                                (32)
#define FEC_WAGC_DC_VALID1_A1_P0_DC_VALID0_MASK                                 (0xFFFFFFFF)

#define FEC_WAGC_CON_A0_P1_NOT_CHANGE_STATE_A0_P1_LSB                           (20)
#define FEC_WAGC_CON_A0_P1_NOT_CHANGE_STATE_A0_P1_WIDTH                         (1)
#define FEC_WAGC_CON_A0_P1_NOT_CHANGE_STATE_A0_P1_MASK                          (0x00100000)
#define FEC_WAGC_CON_A0_P1_NOT_CHANGE_STATE_A0_P1_BIT                           (0x00100000)

#define FEC_WAGC_CON_A0_P1_STY_DIG_DC_EN_A0_P1_LSB                              (19)
#define FEC_WAGC_CON_A0_P1_STY_DIG_DC_EN_A0_P1_WIDTH                            (1)
#define FEC_WAGC_CON_A0_P1_STY_DIG_DC_EN_A0_P1_MASK                             (0x00080000)
#define FEC_WAGC_CON_A0_P1_STY_DIG_DC_EN_A0_P1_BIT                              (0x00080000)

#define FEC_WAGC_CON_A0_P1_STY_RF_DC_EN_A0_P1_LSB                               (18)
#define FEC_WAGC_CON_A0_P1_STY_RF_DC_EN_A0_P1_WIDTH                             (1)
#define FEC_WAGC_CON_A0_P1_STY_RF_DC_EN_A0_P1_MASK                              (0x00040000)
#define FEC_WAGC_CON_A0_P1_STY_RF_DC_EN_A0_P1_BIT                               (0x00040000)

#define FEC_WAGC_CON_A0_P1_STY_DIG_AGC_EN_A0_P1_LSB                             (17)
#define FEC_WAGC_CON_A0_P1_STY_DIG_AGC_EN_A0_P1_WIDTH                           (1)
#define FEC_WAGC_CON_A0_P1_STY_DIG_AGC_EN_A0_P1_MASK                            (0x00020000)
#define FEC_WAGC_CON_A0_P1_STY_DIG_AGC_EN_A0_P1_BIT                             (0x00020000)

#define FEC_WAGC_CON_A0_P1_STY_RF_AGC_EN_A0_P1_LSB                              (16)
#define FEC_WAGC_CON_A0_P1_STY_RF_AGC_EN_A0_P1_WIDTH                            (1)
#define FEC_WAGC_CON_A0_P1_STY_RF_AGC_EN_A0_P1_MASK                             (0x00010000)
#define FEC_WAGC_CON_A0_P1_STY_RF_AGC_EN_A0_P1_BIT                              (0x00010000)

#define FEC_WAGC_CON_A0_P1_DC_DIG_DC_EN_A0_P1_LSB                               (11)
#define FEC_WAGC_CON_A0_P1_DC_DIG_DC_EN_A0_P1_WIDTH                             (1)
#define FEC_WAGC_CON_A0_P1_DC_DIG_DC_EN_A0_P1_MASK                              (0x00000800)
#define FEC_WAGC_CON_A0_P1_DC_DIG_DC_EN_A0_P1_BIT                               (0x00000800)

#define FEC_WAGC_CON_A0_P1_DC_RF_DC_EN_A0_P1_LSB                                (10)
#define FEC_WAGC_CON_A0_P1_DC_RF_DC_EN_A0_P1_WIDTH                              (1)
#define FEC_WAGC_CON_A0_P1_DC_RF_DC_EN_A0_P1_MASK                               (0x00000400)
#define FEC_WAGC_CON_A0_P1_DC_RF_DC_EN_A0_P1_BIT                                (0x00000400)

#define FEC_WAGC_CON_A0_P1_INI_DIG_DC_EN_A0_P1_LSB                              (3)
#define FEC_WAGC_CON_A0_P1_INI_DIG_DC_EN_A0_P1_WIDTH                            (1)
#define FEC_WAGC_CON_A0_P1_INI_DIG_DC_EN_A0_P1_MASK                             (0x00000008)
#define FEC_WAGC_CON_A0_P1_INI_DIG_DC_EN_A0_P1_BIT                              (0x00000008)

#define FEC_WAGC_CON_A0_P1_INI_RF_DC_EN_A0_P1_LSB                               (2)
#define FEC_WAGC_CON_A0_P1_INI_RF_DC_EN_A0_P1_WIDTH                             (1)
#define FEC_WAGC_CON_A0_P1_INI_RF_DC_EN_A0_P1_MASK                              (0x00000004)
#define FEC_WAGC_CON_A0_P1_INI_RF_DC_EN_A0_P1_BIT                               (0x00000004)

#define FEC_WAGC_CON_A0_P1_INI_DIG_AGC_EN_A0_P1_LSB                             (1)
#define FEC_WAGC_CON_A0_P1_INI_DIG_AGC_EN_A0_P1_WIDTH                           (1)
#define FEC_WAGC_CON_A0_P1_INI_DIG_AGC_EN_A0_P1_MASK                            (0x00000002)
#define FEC_WAGC_CON_A0_P1_INI_DIG_AGC_EN_A0_P1_BIT                             (0x00000002)

#define FEC_WAGC_CON_A0_P1_INI_RF_AGC_EN_A0_P1_LSB                              (0)
#define FEC_WAGC_CON_A0_P1_INI_RF_AGC_EN_A0_P1_WIDTH                            (1)
#define FEC_WAGC_CON_A0_P1_INI_RF_AGC_EN_A0_P1_MASK                             (0x00000001)
#define FEC_WAGC_CON_A0_P1_INI_RF_AGC_EN_A0_P1_BIT                              (0x00000001)

#define FEC_WAGC_INI_WAGC_A0_P1_DC_TABLE_FORCE_UPDATE_A0_P1_LSB                 (27)
#define FEC_WAGC_INI_WAGC_A0_P1_DC_TABLE_FORCE_UPDATE_A0_P1_WIDTH               (1)
#define FEC_WAGC_INI_WAGC_A0_P1_DC_TABLE_FORCE_UPDATE_A0_P1_MASK                (0x08000000)
#define FEC_WAGC_INI_WAGC_A0_P1_DC_TABLE_FORCE_UPDATE_A0_P1_BIT                 (0x08000000)

#define FEC_WAGC_INI_WAGC_A0_P1_INI_LNA_STA_A0_P1_LSB                           (16)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_LNA_STA_A0_P1_WIDTH                         (2)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_LNA_STA_A0_P1_MASK                          (0x00030000)

#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_PGA_GAIN_A0_P1_INDEX_LSB                 (11)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_PGA_GAIN_A0_P1_INDEX_WIDTH               (5)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_PGA_GAIN_A0_P1_INDEX_MASK                (0x0000F800)

#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_IF_GAIN_A0_P1_LSB                        (6)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_IF_GAIN_A0_P1_WIDTH                      (4)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_IF_GAIN_A0_P1_MASK                       (0x000003C0)

#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_TIA_GAIN_A0_P1_LSB                       (3)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_TIA_GAIN_A0_P1_WIDTH                     (3)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_TIA_GAIN_A0_P1_MASK                      (0x00000038)

#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_LNA_GAIN_A0_P1_LSB                       (0)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_LNA_GAIN_A0_P1_WIDTH                     (3)
#define FEC_WAGC_INI_WAGC_A0_P1_INI_RF_LNA_GAIN_A0_P1_MASK                      (0x00000007)

#define FEC_WAGC_INI_WAGC_C0_A0_P1_INI_DIG_AGC_GAIN_C0_A0_P1_LSB                (19)
#define FEC_WAGC_INI_WAGC_C0_A0_P1_INI_DIG_AGC_GAIN_C0_A0_P1_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C0_A0_P1_INI_DIG_AGC_GAIN_C0_A0_P1_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C0_A0_P1_INI_DIG_AGC_GAIN_C0_A0_P1_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C0_A0_P1_INI_DIG_AGC_GAIN_C0_A0_P1_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C0_A0_P1_INI_DIG_AGC_GAIN_C0_A0_P1_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C0_A0_P1_INI_DIG_AGC_GAIN_C0_A0_P1_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C0_A0_P1_INI_DIG_AGC_GAIN_C0_A0_P1_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C0_A0_P1_INI_DIG_AGC_GAIN_C0_A0_P1_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_WAGC_C1_A0_P1_INI_DIG_AGC_GAIN_C1_A0_P1_LSB                (19)
#define FEC_WAGC_INI_WAGC_C1_A0_P1_INI_DIG_AGC_GAIN_C1_A0_P1_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C1_A0_P1_INI_DIG_AGC_GAIN_C1_A0_P1_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C1_A0_P1_INI_DIG_AGC_GAIN_C1_A0_P1_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C1_A0_P1_INI_DIG_AGC_GAIN_C1_A0_P1_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C1_A0_P1_INI_DIG_AGC_GAIN_C1_A0_P1_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C1_A0_P1_INI_DIG_AGC_GAIN_C1_A0_P1_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C1_A0_P1_INI_DIG_AGC_GAIN_C1_A0_P1_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C1_A0_P1_INI_DIG_AGC_GAIN_C1_A0_P1_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_WAGC_C2_A0_P1_INI_DIG_AGC_GAIN_C2_A0_P1_LSB                (19)
#define FEC_WAGC_INI_WAGC_C2_A0_P1_INI_DIG_AGC_GAIN_C2_A0_P1_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C2_A0_P1_INI_DIG_AGC_GAIN_C2_A0_P1_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C2_A0_P1_INI_DIG_AGC_GAIN_C2_A0_P1_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C2_A0_P1_INI_DIG_AGC_GAIN_C2_A0_P1_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C2_A0_P1_INI_DIG_AGC_GAIN_C2_A0_P1_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C2_A0_P1_INI_DIG_AGC_GAIN_C2_A0_P1_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C2_A0_P1_INI_DIG_AGC_GAIN_C2_A0_P1_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C2_A0_P1_INI_DIG_AGC_GAIN_C2_A0_P1_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_RF_DC_A0_P1_INI_RF_DC_I_A0_P1_LSB                          (6)
#define FEC_WAGC_INI_RF_DC_A0_P1_INI_RF_DC_I_A0_P1_WIDTH                        (6)
#define FEC_WAGC_INI_RF_DC_A0_P1_INI_RF_DC_I_A0_P1_MASK                         (0x00000FC0)

#define FEC_WAGC_INI_RF_DC_A0_P1_INI_RF_DC_Q_A0_P1_LSB                          (0)
#define FEC_WAGC_INI_RF_DC_A0_P1_INI_RF_DC_Q_A0_P1_WIDTH                        (6)
#define FEC_WAGC_INI_RF_DC_A0_P1_INI_RF_DC_Q_A0_P1_MASK                         (0x0000003F)

#define FEC_WAGC_INI_DIG_DC_A0_P1_INI_DIG_DC_I_A0_P1_LSB                        (16)
#define FEC_WAGC_INI_DIG_DC_A0_P1_INI_DIG_DC_I_A0_P1_WIDTH                      (15)
#define FEC_WAGC_INI_DIG_DC_A0_P1_INI_DIG_DC_I_A0_P1_MASK                       (0xFFFF0000)

#define FEC_WAGC_INI_DIG_DC_A0_P1_INI_DIG_DC_Q_A0_P1_LSB                        (0)
#define FEC_WAGC_INI_DIG_DC_A0_P1_INI_DIG_DC_Q_A0_P1_WIDTH                      (15)
#define FEC_WAGC_INI_DIG_DC_A0_P1_INI_DIG_DC_Q_A0_P1_MASK                       (0x0000FFFF)

#define FEC_WAGC_INI_NCO_C0_A0_P1_INI_NCO_C0_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C0_A0_P1_INI_NCO_C0_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C0_A0_P1_INI_NCO_C0_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_NCO_C1_A0_P1_INI_NCO_C1_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C1_A0_P1_INI_NCO_C1_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C1_A0_P1_INI_NCO_C1_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_NCO_C2_A0_P1_INI_NCO_C2_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C2_A0_P1_INI_NCO_C2_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C2_A0_P1_INI_NCO_C2_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_RSSI_C0_C1_A0_P1_INI_RSSI_C1_A0_LSB                        (16)
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P1_INI_RSSI_C1_A0_WIDTH                      (15)
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P1_INI_RSSI_C1_A0_MASK                       (0x7FFF0000)

#define FEC_WAGC_INI_RSSI_C0_C1_A0_P1_INI_RSSI_C0_A0_LSB                        (0)
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P1_INI_RSSI_C0_A0_WIDTH                      (15)
#define FEC_WAGC_INI_RSSI_C0_C1_A0_P1_INI_RSSI_C0_A0_MASK                       (0x00007FFF)

#define FEC_WAGC_INI_RSSI_C2_A0_P1_INI_RSSI_C2_A0_LSB                           (0)
#define FEC_WAGC_INI_RSSI_C2_A0_P1_INI_RSSI_C2_A0_WIDTH                         (15)
#define FEC_WAGC_INI_RSSI_C2_A0_P1_INI_RSSI_C2_A0_MASK                          (0x00007FFF)

#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P1_INI_EQ_GAIN_C0_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P1_INI_EQ_GAIN_C0_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P1_INI_EQ_GAIN_C0_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P1_INI_EQ_GAIN_C0_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P1_INI_EQ_GAIN_C0_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C0_A0_P1_INI_EQ_GAIN_C0_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P1_INI_EQ_GAIN_C1_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P1_INI_EQ_GAIN_C1_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P1_INI_EQ_GAIN_C1_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P1_INI_EQ_GAIN_C1_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P1_INI_EQ_GAIN_C1_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C1_A0_P1_INI_EQ_GAIN_C1_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P1_INI_EQ_GAIN_C2_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P1_INI_EQ_GAIN_C2_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P1_INI_EQ_GAIN_C2_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P1_INI_EQ_GAIN_C2_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P1_INI_EQ_GAIN_C2_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C2_A0_P1_INI_EQ_GAIN_C2_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_CURR_WAGC_A0_P1_FSM_state_LSB                                  (19)
#define FEC_WAGC_CURR_WAGC_A0_P1_FSM_state_WIDTH                                (2)
#define FEC_WAGC_CURR_WAGC_A0_P1_FSM_state_MASK                                 (0x00180000)

#define FEC_WAGC_CURR_WAGC_A0_P1_LNA_STA_A0_P1_LSB                              (16)
#define FEC_WAGC_CURR_WAGC_A0_P1_LNA_STA_A0_P1_WIDTH                            (2)
#define FEC_WAGC_CURR_WAGC_A0_P1_LNA_STA_A0_P1_MASK                             (0x00030000)

#define FEC_WAGC_CURR_WAGC_A0_P1_RF_PGA_GAIN_A0_P1_INDEX_LSB                    (11)
#define FEC_WAGC_CURR_WAGC_A0_P1_RF_PGA_GAIN_A0_P1_INDEX_WIDTH                  (5)
#define FEC_WAGC_CURR_WAGC_A0_P1_RF_PGA_GAIN_A0_P1_INDEX_MASK                   (0x0000F800)

#define FEC_WAGC_CURR_WAGC_A0_P1_RF_IF_GAIN_A0_P1_LSB                           (6)
#define FEC_WAGC_CURR_WAGC_A0_P1_RF_IF_GAIN_A0_P1_WIDTH                         (4)
#define FEC_WAGC_CURR_WAGC_A0_P1_RF_IF_GAIN_A0_P1_MASK                          (0x000003C0)

#define FEC_WAGC_CURR_WAGC_A0_P1_RF_TIA_GAIN_A0_P1_LSB                          (3)
#define FEC_WAGC_CURR_WAGC_A0_P1_RF_TIA_GAIN_A0_P1_WIDTH                        (3)
#define FEC_WAGC_CURR_WAGC_A0_P1_RF_TIA_GAIN_A0_P1_MASK                         (0x00000038)

#define FEC_WAGC_CURR_WAGC_A0_P1_RF_LNA_GAIN_A0_P1_LSB                          (0)
#define FEC_WAGC_CURR_WAGC_A0_P1_RF_LNA_GAIN_A0_P1_WIDTH                        (3)
#define FEC_WAGC_CURR_WAGC_A0_P1_RF_LNA_GAIN_A0_P1_MASK                         (0x00000007)

#define FEC_WAGC_CURR_WAGC_C0_A0_P1_DIG_AGC_GAIN_C0_A0_P1_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C0_A0_P1_DIG_AGC_GAIN_C0_A0_P1_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C0_A0_P1_DIG_AGC_GAIN_C0_A0_P1_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C0_A0_P1_DIG_AGC_GAIN_C0_A0_P1_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C0_A0_P1_DIG_AGC_GAIN_C0_A0_P1_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C0_A0_P1_DIG_AGC_GAIN_C0_A0_P1_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C0_A0_P1_DIG_AGC_GAIN_C0_A0_P1_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C0_A0_P1_DIG_AGC_GAIN_C0_A0_P1_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C0_A0_P1_DIG_AGC_GAIN_C0_A0_P1_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_WAGC_C1_A0_P1_DIG_AGC_GAIN_C1_A0_P1_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C1_A0_P1_DIG_AGC_GAIN_C1_A0_P1_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C1_A0_P1_DIG_AGC_GAIN_C1_A0_P1_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C1_A0_P1_DIG_AGC_GAIN_C1_A0_P1_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C1_A0_P1_DIG_AGC_GAIN_C1_A0_P1_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C1_A0_P1_DIG_AGC_GAIN_C1_A0_P1_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C1_A0_P1_DIG_AGC_GAIN_C1_A0_P1_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C1_A0_P1_DIG_AGC_GAIN_C1_A0_P1_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C1_A0_P1_DIG_AGC_GAIN_C1_A0_P1_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_WAGC_C2_A0_P1_DIG_AGC_GAIN_C2_A0_P1_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C2_A0_P1_DIG_AGC_GAIN_C2_A0_P1_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C2_A0_P1_DIG_AGC_GAIN_C2_A0_P1_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C2_A0_P1_DIG_AGC_GAIN_C2_A0_P1_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C2_A0_P1_DIG_AGC_GAIN_C2_A0_P1_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C2_A0_P1_DIG_AGC_GAIN_C2_A0_P1_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C2_A0_P1_DIG_AGC_GAIN_C2_A0_P1_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C2_A0_P1_DIG_AGC_GAIN_C2_A0_P1_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C2_A0_P1_DIG_AGC_GAIN_C2_A0_P1_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_RF_DC_A0_P1_RF_DC_I_A0_P1_LSB                             (6)
#define FEC_WAGC_CURR_RF_DC_A0_P1_RF_DC_I_A0_P1_WIDTH                           (6)
#define FEC_WAGC_CURR_RF_DC_A0_P1_RF_DC_I_A0_P1_MASK                            (0x00000FC0)

#define FEC_WAGC_CURR_RF_DC_A0_P1_RF_DC_Q_A0_P1_LSB                             (0)
#define FEC_WAGC_CURR_RF_DC_A0_P1_RF_DC_Q_A0_P1_WIDTH                           (6)
#define FEC_WAGC_CURR_RF_DC_A0_P1_RF_DC_Q_A0_P1_MASK                            (0x0000003F)

#define FEC_WAGC_CURR_DIG_DC_A0_P1_DIG_DC_I_A0_P1_LSB                           (16)
#define FEC_WAGC_CURR_DIG_DC_A0_P1_DIG_DC_I_A0_P1_WIDTH                         (15)
#define FEC_WAGC_CURR_DIG_DC_A0_P1_DIG_DC_I_A0_P1_MASK                          (0xFFFF0000)

#define FEC_WAGC_CURR_DIG_DC_A0_P1_DIG_DC_Q_A0_P1_LSB                           (0)
#define FEC_WAGC_CURR_DIG_DC_A0_P1_DIG_DC_Q_A0_P1_WIDTH                         (15)
#define FEC_WAGC_CURR_DIG_DC_A0_P1_DIG_DC_Q_A0_P1_MASK                          (0x0000FFFF)

#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P1_RSSI_OUT_C1_LSB                          (16)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P1_RSSI_OUT_C1_WIDTH                        (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P1_RSSI_OUT_C1_MASK                         (0x7FFF0000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P1_RSSI_OUT_C0_LSB                          (0)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P1_RSSI_OUT_C0_WIDTH                        (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_P1_RSSI_OUT_C0_MASK                         (0x00007FFF)

#define FEC_WAGC_CURR_RSSI_C2_A0_P1_RSSI_OUT_C2_LSB                             (0)
#define FEC_WAGC_CURR_RSSI_C2_A0_P1_RSSI_OUT_C2_WIDTH                           (15)
#define FEC_WAGC_CURR_RSSI_C2_A0_P1_RSSI_OUT_C2_MASK                            (0x00007FFF)

#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P1_EQ_GAIN_C0_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P1_EQ_GAIN_C0_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P1_EQ_GAIN_C0_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P1_EQ_GAIN_C0_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P1_EQ_GAIN_C0_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A0_P1_EQ_GAIN_C0_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P1_EQ_GAIN_C1_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P1_EQ_GAIN_C1_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P1_EQ_GAIN_C1_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P1_EQ_GAIN_C1_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P1_EQ_GAIN_C1_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A0_P1_EQ_GAIN_C1_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P1_EQ_GAIN_C2_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P1_EQ_GAIN_C2_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P1_EQ_GAIN_C2_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P1_EQ_GAIN_C2_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P1_EQ_GAIN_C2_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A0_P1_EQ_GAIN_C2_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_DC_INIVALID0_A0_P1_DC_INIVALID0_LSB                            (0)
#define FEC_WAGC_DC_INIVALID0_A0_P1_DC_INIVALID0_WIDTH                          (32)
#define FEC_WAGC_DC_INIVALID0_A0_P1_DC_INIVALID0_MASK                           (0xFFFFFFFF)

#define FEC_WAGC_DC_INIVALID1_A0_P1_DC_INIVALID0_LSB                            (0)
#define FEC_WAGC_DC_INIVALID1_A0_P1_DC_INIVALID0_WIDTH                          (32)
#define FEC_WAGC_DC_INIVALID1_A0_P1_DC_INIVALID0_MASK                           (0xFFFFFFFF)

#define FEC_WAGC_DC_VALID0_A0_P1_DC_VALID0_LSB                                  (0)
#define FEC_WAGC_DC_VALID0_A0_P1_DC_VALID0_WIDTH                                (32)
#define FEC_WAGC_DC_VALID0_A0_P1_DC_VALID0_MASK                                 (0xFFFFFFFF)

#define FEC_WAGC_DC_VALID1_A0_P1_DC_VALID0_LSB                                  (0)
#define FEC_WAGC_DC_VALID1_A0_P1_DC_VALID0_WIDTH                                (32)
#define FEC_WAGC_DC_VALID1_A0_P1_DC_VALID0_MASK                                 (0xFFFFFFFF)

#define FEC_WAGC_CON_A1_P1_NOT_CHANGE_STATE_A1_P1_LSB                           (20)
#define FEC_WAGC_CON_A1_P1_NOT_CHANGE_STATE_A1_P1_WIDTH                         (1)
#define FEC_WAGC_CON_A1_P1_NOT_CHANGE_STATE_A1_P1_MASK                          (0x00100000)
#define FEC_WAGC_CON_A1_P1_NOT_CHANGE_STATE_A1_P1_BIT                           (0x00100000)

#define FEC_WAGC_CON_A1_P1_STY_DIG_DC_EN_A1_P1_LSB                              (19)
#define FEC_WAGC_CON_A1_P1_STY_DIG_DC_EN_A1_P1_WIDTH                            (1)
#define FEC_WAGC_CON_A1_P1_STY_DIG_DC_EN_A1_P1_MASK                             (0x00080000)
#define FEC_WAGC_CON_A1_P1_STY_DIG_DC_EN_A1_P1_BIT                              (0x00080000)

#define FEC_WAGC_CON_A1_P1_STY_RF_DC_EN_A1_P1_LSB                               (18)
#define FEC_WAGC_CON_A1_P1_STY_RF_DC_EN_A1_P1_WIDTH                             (1)
#define FEC_WAGC_CON_A1_P1_STY_RF_DC_EN_A1_P1_MASK                              (0x00040000)
#define FEC_WAGC_CON_A1_P1_STY_RF_DC_EN_A1_P1_BIT                               (0x00040000)

#define FEC_WAGC_CON_A1_P1_STY_DIG_AGC_EN_A1_P1_LSB                             (17)
#define FEC_WAGC_CON_A1_P1_STY_DIG_AGC_EN_A1_P1_WIDTH                           (1)
#define FEC_WAGC_CON_A1_P1_STY_DIG_AGC_EN_A1_P1_MASK                            (0x00020000)
#define FEC_WAGC_CON_A1_P1_STY_DIG_AGC_EN_A1_P1_BIT                             (0x00020000)

#define FEC_WAGC_CON_A1_P1_STY_RF_AGC_EN_A1_P1_LSB                              (16)
#define FEC_WAGC_CON_A1_P1_STY_RF_AGC_EN_A1_P1_WIDTH                            (1)
#define FEC_WAGC_CON_A1_P1_STY_RF_AGC_EN_A1_P1_MASK                             (0x00010000)
#define FEC_WAGC_CON_A1_P1_STY_RF_AGC_EN_A1_P1_BIT                              (0x00010000)

#define FEC_WAGC_CON_A1_P1_DC_DIG_DC_EN_A1_P1_LSB                               (11)
#define FEC_WAGC_CON_A1_P1_DC_DIG_DC_EN_A1_P1_WIDTH                             (1)
#define FEC_WAGC_CON_A1_P1_DC_DIG_DC_EN_A1_P1_MASK                              (0x00000800)
#define FEC_WAGC_CON_A1_P1_DC_DIG_DC_EN_A1_P1_BIT                               (0x00000800)

#define FEC_WAGC_CON_A1_P1_DC_RF_DC_EN_A1_P1_LSB                                (10)
#define FEC_WAGC_CON_A1_P1_DC_RF_DC_EN_A1_P1_WIDTH                              (1)
#define FEC_WAGC_CON_A1_P1_DC_RF_DC_EN_A1_P1_MASK                               (0x00000400)
#define FEC_WAGC_CON_A1_P1_DC_RF_DC_EN_A1_P1_BIT                                (0x00000400)

#define FEC_WAGC_CON_A1_P1_INI_DIG_DC_EN_A1_P1_LSB                              (3)
#define FEC_WAGC_CON_A1_P1_INI_DIG_DC_EN_A1_P1_WIDTH                            (1)
#define FEC_WAGC_CON_A1_P1_INI_DIG_DC_EN_A1_P1_MASK                             (0x00000008)
#define FEC_WAGC_CON_A1_P1_INI_DIG_DC_EN_A1_P1_BIT                              (0x00000008)

#define FEC_WAGC_CON_A1_P1_INI_RF_DC_EN_A1_P1_LSB                               (2)
#define FEC_WAGC_CON_A1_P1_INI_RF_DC_EN_A1_P1_WIDTH                             (1)
#define FEC_WAGC_CON_A1_P1_INI_RF_DC_EN_A1_P1_MASK                              (0x00000004)
#define FEC_WAGC_CON_A1_P1_INI_RF_DC_EN_A1_P1_BIT                               (0x00000004)

#define FEC_WAGC_CON_A1_P1_INI_DIG_AGC_EN_A1_P1_LSB                             (1)
#define FEC_WAGC_CON_A1_P1_INI_DIG_AGC_EN_A1_P1_WIDTH                           (1)
#define FEC_WAGC_CON_A1_P1_INI_DIG_AGC_EN_A1_P1_MASK                            (0x00000002)
#define FEC_WAGC_CON_A1_P1_INI_DIG_AGC_EN_A1_P1_BIT                             (0x00000002)

#define FEC_WAGC_CON_A1_P1_INI_RF_AGC_EN_A1_P1_LSB                              (0)
#define FEC_WAGC_CON_A1_P1_INI_RF_AGC_EN_A1_P1_WIDTH                            (1)
#define FEC_WAGC_CON_A1_P1_INI_RF_AGC_EN_A1_P1_MASK                             (0x00000001)
#define FEC_WAGC_CON_A1_P1_INI_RF_AGC_EN_A1_P1_BIT                              (0x00000001)

#define FEC_WAGC_INI_WAGC_A1_P1_DC_TABLE_RESET_A1_P1_LSB                        (31)
#define FEC_WAGC_INI_WAGC_A1_P1_DC_TABLE_RESET_A1_P1_WIDTH                      (1)
#define FEC_WAGC_INI_WAGC_A1_P1_DC_TABLE_RESET_A1_P1_MASK                       (0x80000000)
#define FEC_WAGC_INI_WAGC_A1_P1_DC_TABLE_RESET_A1_P1_BIT                        (0x80000000)

#define FEC_WAGC_INI_WAGC_A1_P1_DC_TABLE_FORCE_UPDATE_A1_P1_LSB                 (27)
#define FEC_WAGC_INI_WAGC_A1_P1_DC_TABLE_FORCE_UPDATE_A1_P1_WIDTH               (1)
#define FEC_WAGC_INI_WAGC_A1_P1_DC_TABLE_FORCE_UPDATE_A1_P1_MASK                (0x08000000)
#define FEC_WAGC_INI_WAGC_A1_P1_DC_TABLE_FORCE_UPDATE_A1_P1_BIT                 (0x08000000)

#define FEC_WAGC_INI_WAGC_A1_P1_INI_LNA_STA_A1_P1_LSB                           (16)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_LNA_STA_A1_P1_WIDTH                         (2)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_LNA_STA_A1_P1_MASK                          (0x00030000)

#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_PGA_GAIN_A1_P1_INDEX_LSB                 (11)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_PGA_GAIN_A1_P1_INDEX_WIDTH               (5)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_PGA_GAIN_A1_P1_INDEX_MASK                (0x0000F800)

#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_IF_GAIN_A1_P1_LSB                        (6)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_IF_GAIN_A1_P1_WIDTH                      (4)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_IF_GAIN_A1_P1_MASK                       (0x000003C0)

#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_TIA_GAIN_A1_P1_LSB                       (3)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_TIA_GAIN_A1_P1_WIDTH                     (3)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_TIA_GAIN_A1_P1_MASK                      (0x00000038)

#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_LNA_GAIN_A1_P1_LSB                       (0)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_LNA_GAIN_A1_P1_WIDTH                     (3)
#define FEC_WAGC_INI_WAGC_A1_P1_INI_RF_LNA_GAIN_A1_P1_MASK                      (0x00000007)

#define FEC_WAGC_INI_WAGC_C0_A1_P1_INI_DIG_AGC_GAIN_C0_A1_P1_LSB                (19)
#define FEC_WAGC_INI_WAGC_C0_A1_P1_INI_DIG_AGC_GAIN_C0_A1_P1_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C0_A1_P1_INI_DIG_AGC_GAIN_C0_A1_P1_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C0_A1_P1_INI_DIG_AGC_GAIN_C0_A1_P1_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C0_A1_P1_INI_DIG_AGC_GAIN_C0_A1_P1_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C0_A1_P1_INI_DIG_AGC_GAIN_C0_A1_P1_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C0_A1_P1_INI_DIG_AGC_GAIN_C0_A1_P1_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C0_A1_P1_INI_DIG_AGC_GAIN_C0_A1_P1_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C0_A1_P1_INI_DIG_AGC_GAIN_C0_A1_P1_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_WAGC_C1_A1_P1_INI_DIG_AGC_GAIN_C1_A1_P1_LSB                (19)
#define FEC_WAGC_INI_WAGC_C1_A1_P1_INI_DIG_AGC_GAIN_C1_A1_P1_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C1_A1_P1_INI_DIG_AGC_GAIN_C1_A1_P1_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C1_A1_P1_INI_DIG_AGC_GAIN_C1_A1_P1_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C1_A1_P1_INI_DIG_AGC_GAIN_C1_A1_P1_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C1_A1_P1_INI_DIG_AGC_GAIN_C1_A1_P1_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C1_A1_P1_INI_DIG_AGC_GAIN_C1_A1_P1_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C1_A1_P1_INI_DIG_AGC_GAIN_C1_A1_P1_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C1_A1_P1_INI_DIG_AGC_GAIN_C1_A1_P1_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_WAGC_C2_A1_P1_INI_DIG_AGC_GAIN_C2_A1_P1_LSB                (19)
#define FEC_WAGC_INI_WAGC_C2_A1_P1_INI_DIG_AGC_GAIN_C2_A1_P1_WIDTH              (11)
#define FEC_WAGC_INI_WAGC_C2_A1_P1_INI_DIG_AGC_GAIN_C2_A1_P1_MASK               (0x3FF80000)

#define FEC_WAGC_INI_WAGC_C2_A1_P1_INI_DIG_AGC_GAIN_C2_A1_P1_EXP_LSB            (16)
#define FEC_WAGC_INI_WAGC_C2_A1_P1_INI_DIG_AGC_GAIN_C2_A1_P1_EXP_WIDTH          (3)
#define FEC_WAGC_INI_WAGC_C2_A1_P1_INI_DIG_AGC_GAIN_C2_A1_P1_EXP_MASK           (0x00070000)

#define FEC_WAGC_INI_WAGC_C2_A1_P1_INI_DIG_AGC_GAIN_C2_A1_P1_MAN_LSB            (0)
#define FEC_WAGC_INI_WAGC_C2_A1_P1_INI_DIG_AGC_GAIN_C2_A1_P1_MAN_WIDTH          (8)
#define FEC_WAGC_INI_WAGC_C2_A1_P1_INI_DIG_AGC_GAIN_C2_A1_P1_MAN_MASK           (0x000000FF)

#define FEC_WAGC_INI_RF_DC_A1_P1_INI_RF_DC_I_A1_P1_LSB                          (6)
#define FEC_WAGC_INI_RF_DC_A1_P1_INI_RF_DC_I_A1_P1_WIDTH                        (6)
#define FEC_WAGC_INI_RF_DC_A1_P1_INI_RF_DC_I_A1_P1_MASK                         (0x00000FC0)

#define FEC_WAGC_INI_RF_DC_A1_P1_INI_RF_DC_Q_A1_P1_LSB                          (0)
#define FEC_WAGC_INI_RF_DC_A1_P1_INI_RF_DC_Q_A1_P1_WIDTH                        (6)
#define FEC_WAGC_INI_RF_DC_A1_P1_INI_RF_DC_Q_A1_P1_MASK                         (0x0000003F)

#define FEC_WAGC_INI_DIG_DC_A1_P1_INI_DIG_DC_I_A1_P1_LSB                        (16)
#define FEC_WAGC_INI_DIG_DC_A1_P1_INI_DIG_DC_I_A1_P1_WIDTH                      (15)
#define FEC_WAGC_INI_DIG_DC_A1_P1_INI_DIG_DC_I_A1_P1_MASK                       (0xFFFF0000)

#define FEC_WAGC_INI_DIG_DC_A1_P1_INI_DIG_DC_Q_A1_P1_LSB                        (0)
#define FEC_WAGC_INI_DIG_DC_A1_P1_INI_DIG_DC_Q_A1_P1_WIDTH                      (15)
#define FEC_WAGC_INI_DIG_DC_A1_P1_INI_DIG_DC_Q_A1_P1_MASK                       (0x0000FFFF)

#define FEC_WAGC_INI_NCO_C0_A1_P1_INI_NCO_C0_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C0_A1_P1_INI_NCO_C0_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C0_A1_P1_INI_NCO_C0_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_NCO_C1_A1_P1_INI_NCO_C1_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C1_A1_P1_INI_NCO_C1_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C1_A1_P1_INI_NCO_C1_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_NCO_C2_A1_P1_INI_NCO_C2_A0_LSB                             (0)
#define FEC_WAGC_INI_NCO_C2_A1_P1_INI_NCO_C2_A0_WIDTH                           (27)
#define FEC_WAGC_INI_NCO_C2_A1_P1_INI_NCO_C2_A0_MASK                            (0x07FFFFFF)

#define FEC_WAGC_INI_RSSI_C0_C1_A1_P1_INI_RSSI_C1_A0_LSB                        (16)
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P1_INI_RSSI_C1_A0_WIDTH                      (15)
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P1_INI_RSSI_C1_A0_MASK                       (0x7FFF0000)

#define FEC_WAGC_INI_RSSI_C0_C1_A1_P1_INI_RSSI_C0_A0_LSB                        (0)
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P1_INI_RSSI_C0_A0_WIDTH                      (15)
#define FEC_WAGC_INI_RSSI_C0_C1_A1_P1_INI_RSSI_C0_A0_MASK                       (0x00007FFF)

#define FEC_WAGC_INI_RSSI_C2_A1_P1_INI_RSSI_C2_A0_LSB                           (0)
#define FEC_WAGC_INI_RSSI_C2_A1_P1_INI_RSSI_C2_A0_WIDTH                         (15)
#define FEC_WAGC_INI_RSSI_C2_A1_P1_INI_RSSI_C2_A0_MASK                          (0x00007FFF)

#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P1_INI_EQ_GAIN_C0_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P1_INI_EQ_GAIN_C0_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P1_INI_EQ_GAIN_C0_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P1_INI_EQ_GAIN_C0_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P1_INI_EQ_GAIN_C0_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C0_A1_P1_INI_EQ_GAIN_C0_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P1_INI_EQ_GAIN_C1_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P1_INI_EQ_GAIN_C1_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P1_INI_EQ_GAIN_C1_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P1_INI_EQ_GAIN_C1_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P1_INI_EQ_GAIN_C1_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C1_A1_P1_INI_EQ_GAIN_C1_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P1_INI_EQ_GAIN_C2_A0_RF_VAL_LSB              (16)
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P1_INI_EQ_GAIN_C2_A0_RF_VAL_WIDTH            (5)
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P1_INI_EQ_GAIN_C2_A0_RF_VAL_MASK             (0x001F0000)

#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P1_INI_EQ_GAIN_C2_A0_DIG_VAL_LSB             (0)
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P1_INI_EQ_GAIN_C2_A0_DIG_VAL_WIDTH           (10)
#define FEC_WAGC_INI_EQ_GAIN_C2_A1_P1_INI_EQ_GAIN_C2_A0_DIG_VAL_MASK            (0x000003FF)

#define FEC_WAGC_CURR_WAGC_A1_P1_FSM_state_LSB                                  (19)
#define FEC_WAGC_CURR_WAGC_A1_P1_FSM_state_WIDTH                                (2)
#define FEC_WAGC_CURR_WAGC_A1_P1_FSM_state_MASK                                 (0x00180000)

#define FEC_WAGC_CURR_WAGC_A1_P1_LNA_STA_A1_P1_LSB                              (16)
#define FEC_WAGC_CURR_WAGC_A1_P1_LNA_STA_A1_P1_WIDTH                            (2)
#define FEC_WAGC_CURR_WAGC_A1_P1_LNA_STA_A1_P1_MASK                             (0x00030000)

#define FEC_WAGC_CURR_WAGC_A1_P1_RF_PGA_GAIN_A1_P1_INDEX_LSB                    (11)
#define FEC_WAGC_CURR_WAGC_A1_P1_RF_PGA_GAIN_A1_P1_INDEX_WIDTH                  (5)
#define FEC_WAGC_CURR_WAGC_A1_P1_RF_PGA_GAIN_A1_P1_INDEX_MASK                   (0x0000F800)

#define FEC_WAGC_CURR_WAGC_A1_P1_RF_IF_GAIN_A1_P1_LSB                           (6)
#define FEC_WAGC_CURR_WAGC_A1_P1_RF_IF_GAIN_A1_P1_WIDTH                         (4)
#define FEC_WAGC_CURR_WAGC_A1_P1_RF_IF_GAIN_A1_P1_MASK                          (0x000003C0)

#define FEC_WAGC_CURR_WAGC_A1_P1_RF_TIA_GAIN_A1_P1_LSB                          (3)
#define FEC_WAGC_CURR_WAGC_A1_P1_RF_TIA_GAIN_A1_P1_WIDTH                        (3)
#define FEC_WAGC_CURR_WAGC_A1_P1_RF_TIA_GAIN_A1_P1_MASK                         (0x00000038)

#define FEC_WAGC_CURR_WAGC_A1_P1_RF_LNA_GAIN_A1_P1_LSB                          (0)
#define FEC_WAGC_CURR_WAGC_A1_P1_RF_LNA_GAIN_A1_P1_WIDTH                        (3)
#define FEC_WAGC_CURR_WAGC_A1_P1_RF_LNA_GAIN_A1_P1_MASK                         (0x00000007)

#define FEC_WAGC_CURR_WAGC_C0_A1_P1_DIG_AGC_GAIN_C0_A1_P1_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C0_A1_P1_DIG_AGC_GAIN_C0_A1_P1_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C0_A1_P1_DIG_AGC_GAIN_C0_A1_P1_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C0_A1_P1_DIG_AGC_GAIN_C0_A1_P1_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C0_A1_P1_DIG_AGC_GAIN_C0_A1_P1_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C0_A1_P1_DIG_AGC_GAIN_C0_A1_P1_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C0_A1_P1_DIG_AGC_GAIN_C0_A1_P1_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C0_A1_P1_DIG_AGC_GAIN_C0_A1_P1_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C0_A1_P1_DIG_AGC_GAIN_C0_A1_P1_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_WAGC_C1_A1_P1_DIG_AGC_GAIN_C1_A1_P1_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C1_A1_P1_DIG_AGC_GAIN_C1_A1_P1_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C1_A1_P1_DIG_AGC_GAIN_C1_A1_P1_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C1_A1_P1_DIG_AGC_GAIN_C1_A1_P1_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C1_A1_P1_DIG_AGC_GAIN_C1_A1_P1_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C1_A1_P1_DIG_AGC_GAIN_C1_A1_P1_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C1_A1_P1_DIG_AGC_GAIN_C1_A1_P1_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C1_A1_P1_DIG_AGC_GAIN_C1_A1_P1_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C1_A1_P1_DIG_AGC_GAIN_C1_A1_P1_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_WAGC_C2_A1_P1_DIG_AGC_GAIN_C2_A1_P1_LSB                   (19)
#define FEC_WAGC_CURR_WAGC_C2_A1_P1_DIG_AGC_GAIN_C2_A1_P1_WIDTH                 (11)
#define FEC_WAGC_CURR_WAGC_C2_A1_P1_DIG_AGC_GAIN_C2_A1_P1_MASK                  (0x3FF80000)

#define FEC_WAGC_CURR_WAGC_C2_A1_P1_DIG_AGC_GAIN_C2_A1_P1_EXP_LSB               (16)
#define FEC_WAGC_CURR_WAGC_C2_A1_P1_DIG_AGC_GAIN_C2_A1_P1_EXP_WIDTH             (3)
#define FEC_WAGC_CURR_WAGC_C2_A1_P1_DIG_AGC_GAIN_C2_A1_P1_EXP_MASK              (0x00070000)

#define FEC_WAGC_CURR_WAGC_C2_A1_P1_DIG_AGC_GAIN_C2_A1_P1_MAN_LSB               (0)
#define FEC_WAGC_CURR_WAGC_C2_A1_P1_DIG_AGC_GAIN_C2_A1_P1_MAN_WIDTH             (8)
#define FEC_WAGC_CURR_WAGC_C2_A1_P1_DIG_AGC_GAIN_C2_A1_P1_MAN_MASK              (0x000000FF)

#define FEC_WAGC_CURR_RF_DC_A1_P1_RF_DC_I_A1_P1_LSB                             (6)
#define FEC_WAGC_CURR_RF_DC_A1_P1_RF_DC_I_A1_P1_WIDTH                           (6)
#define FEC_WAGC_CURR_RF_DC_A1_P1_RF_DC_I_A1_P1_MASK                            (0x00000FC0)

#define FEC_WAGC_CURR_RF_DC_A1_P1_RF_DC_Q_A1_P1_LSB                             (0)
#define FEC_WAGC_CURR_RF_DC_A1_P1_RF_DC_Q_A1_P1_WIDTH                           (6)
#define FEC_WAGC_CURR_RF_DC_A1_P1_RF_DC_Q_A1_P1_MASK                            (0x0000003F)

#define FEC_WAGC_CURR_DIG_DC_A1_P1_DIG_DC_I_A1_P1_LSB                           (16)
#define FEC_WAGC_CURR_DIG_DC_A1_P1_DIG_DC_I_A1_P1_WIDTH                         (15)
#define FEC_WAGC_CURR_DIG_DC_A1_P1_DIG_DC_I_A1_P1_MASK                          (0xFFFF0000)

#define FEC_WAGC_CURR_DIG_DC_A1_P1_DIG_DC_Q_A1_P1_LSB                           (0)
#define FEC_WAGC_CURR_DIG_DC_A1_P1_DIG_DC_Q_A1_P1_WIDTH                         (15)
#define FEC_WAGC_CURR_DIG_DC_A1_P1_DIG_DC_Q_A1_P1_MASK                          (0x0000FFFF)

#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P1_RSSI_OUT_C1_LSB                          (16)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P1_RSSI_OUT_C1_WIDTH                        (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P1_RSSI_OUT_C1_MASK                         (0x7FFF0000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P1_RSSI_OUT_C0_LSB                          (0)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P1_RSSI_OUT_C0_WIDTH                        (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_P1_RSSI_OUT_C0_MASK                         (0x00007FFF)

#define FEC_WAGC_CURR_RSSI_C2_A1_P1_RSSI_OUT_C2_LSB                             (0)
#define FEC_WAGC_CURR_RSSI_C2_A1_P1_RSSI_OUT_C2_WIDTH                           (15)
#define FEC_WAGC_CURR_RSSI_C2_A1_P1_RSSI_OUT_C2_MASK                            (0x00007FFF)

#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P1_EQ_GAIN_C0_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P1_EQ_GAIN_C0_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P1_EQ_GAIN_C0_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P1_EQ_GAIN_C0_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P1_EQ_GAIN_C0_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C0_A1_P1_EQ_GAIN_C0_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P1_EQ_GAIN_C1_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P1_EQ_GAIN_C1_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P1_EQ_GAIN_C1_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P1_EQ_GAIN_C1_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P1_EQ_GAIN_C1_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C1_A1_P1_EQ_GAIN_C1_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P1_EQ_GAIN_C2_A0_RF_VAL_LSB                 (16)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P1_EQ_GAIN_C2_A0_RF_VAL_WIDTH               (5)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P1_EQ_GAIN_C2_A0_RF_VAL_MASK                (0x001F0000)

#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P1_EQ_GAIN_C2_A0_DIG_VAL_LSB                (0)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P1_EQ_GAIN_C2_A0_DIG_VAL_WIDTH              (10)
#define FEC_WAGC_CURR_EQ_GAIN_C2_A1_P1_EQ_GAIN_C2_A0_DIG_VAL_MASK               (0x000003FF)

#define FEC_WAGC_DC_INIVALID0_A1_P1_DC_INIVALID0_LSB                            (0)
#define FEC_WAGC_DC_INIVALID0_A1_P1_DC_INIVALID0_WIDTH                          (32)
#define FEC_WAGC_DC_INIVALID0_A1_P1_DC_INIVALID0_MASK                           (0xFFFFFFFF)

#define FEC_WAGC_DC_INIVALID1_A1_P1_DC_INIVALID0_LSB                            (0)
#define FEC_WAGC_DC_INIVALID1_A1_P1_DC_INIVALID0_WIDTH                          (32)
#define FEC_WAGC_DC_INIVALID1_A1_P1_DC_INIVALID0_MASK                           (0xFFFFFFFF)

#define FEC_WAGC_DC_VALID0_A1_P1_DC_VALID0_LSB                                  (0)
#define FEC_WAGC_DC_VALID0_A1_P1_DC_VALID0_WIDTH                                (32)
#define FEC_WAGC_DC_VALID0_A1_P1_DC_VALID0_MASK                                 (0xFFFFFFFF)

#define FEC_WAGC_DC_VALID1_A1_P1_DC_VALID0_LSB                                  (0)
#define FEC_WAGC_DC_VALID1_A1_P1_DC_VALID0_WIDTH                                (32)
#define FEC_WAGC_DC_VALID1_A1_P1_DC_VALID0_MASK                                 (0xFFFFFFFF)

#define FEC_WAGC_TEMP_INDEX_TEMP_IDX_LSB                                        (0)
#define FEC_WAGC_TEMP_INDEX_TEMP_IDX_WIDTH                                      (16)
#define FEC_WAGC_TEMP_INDEX_TEMP_IDX_MASK                                       (0x0000FFFF)

#define FEC_WAGC_SW_WAGC_A0_P0_MODE_SELECTION_LSB                               (31)
#define FEC_WAGC_SW_WAGC_A0_P0_MODE_SELECTION_WIDTH                             (1)
#define FEC_WAGC_SW_WAGC_A0_P0_MODE_SELECTION_MASK                              (0x80000000)
#define FEC_WAGC_SW_WAGC_A0_P0_MODE_SELECTION_BIT                               (0x80000000)

#define FEC_WAGC_SW_WAGC_A0_P0_SW_LNA_STA_A0_P0_LSB                             (16)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_LNA_STA_A0_P0_WIDTH                           (2)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_LNA_STA_A0_P0_MASK                            (0x00030000)

#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_PGA_GAIN_A0_P0_INDEX_LSB                   (11)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_PGA_GAIN_A0_P0_INDEX_WIDTH                 (5)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_PGA_GAIN_A0_P0_INDEX_MASK                  (0x0000F800)

#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_IF_GAIN_A0_P0_LSB                          (6)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_IF_GAIN_A0_P0_WIDTH                        (4)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_IF_GAIN_A0_P0_MASK                         (0x000003C0)

#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_TIA_GAIN_A0_P0_LSB                         (3)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_TIA_GAIN_A0_P0_WIDTH                       (3)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_TIA_GAIN_A0_P0_MASK                        (0x00000038)

#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_LNA_GAIN_A0_P0_LSB                         (0)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_LNA_GAIN_A0_P0_WIDTH                       (3)
#define FEC_WAGC_SW_WAGC_A0_P0_SW_RF_LNA_GAIN_A0_P0_MASK                        (0x00000007)

#define FEC_WAGC_SW_WAGC_C0_A0_P0_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C0_A0_P0_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C0_A0_P0_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C0_A0_P0_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C0_A0_P0_SW_DIG_AGC_GAIN_C0_A0_P0_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C0_A0_P0_SW_DIG_AGC_GAIN_C0_A0_P0_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C0_A0_P0_SW_DIG_AGC_GAIN_C0_A0_P0_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C0_A0_P0_SW_DIG_AGC_GAIN_C0_A0_P0_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C0_A0_P0_SW_DIG_AGC_GAIN_C0_A0_P0_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C0_A0_P0_SW_DIG_AGC_GAIN_C0_A0_P0_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_WAGC_C1_A0_P0_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C1_A0_P0_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C1_A0_P0_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C1_A0_P0_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C1_A0_P0_SW_DIG_AGC_GAIN_C1_A0_P0_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C1_A0_P0_SW_DIG_AGC_GAIN_C1_A0_P0_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C1_A0_P0_SW_DIG_AGC_GAIN_C1_A0_P0_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C1_A0_P0_SW_DIG_AGC_GAIN_C1_A0_P0_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C1_A0_P0_SW_DIG_AGC_GAIN_C1_A0_P0_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C1_A0_P0_SW_DIG_AGC_GAIN_C1_A0_P0_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_WAGC_C2_A0_P0_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C2_A0_P0_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C2_A0_P0_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C2_A0_P0_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C2_A0_P0_SW_DIG_AGC_GAIN_C2_A0_P0_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C2_A0_P0_SW_DIG_AGC_GAIN_C2_A0_P0_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C2_A0_P0_SW_DIG_AGC_GAIN_C2_A0_P0_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C2_A0_P0_SW_DIG_AGC_GAIN_C2_A0_P0_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C2_A0_P0_SW_DIG_AGC_GAIN_C2_A0_P0_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C2_A0_P0_SW_DIG_AGC_GAIN_C2_A0_P0_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_RF_DC_A0_P0_MODE_SELECTION_LSB                              (31)
#define FEC_WAGC_SW_RF_DC_A0_P0_MODE_SELECTION_WIDTH                            (1)
#define FEC_WAGC_SW_RF_DC_A0_P0_MODE_SELECTION_MASK                             (0x80000000)
#define FEC_WAGC_SW_RF_DC_A0_P0_MODE_SELECTION_BIT                              (0x80000000)

#define FEC_WAGC_SW_RF_DC_A0_P0_SW_RF_DC_I_A0_P0_LSB                            (6)
#define FEC_WAGC_SW_RF_DC_A0_P0_SW_RF_DC_I_A0_P0_WIDTH                          (6)
#define FEC_WAGC_SW_RF_DC_A0_P0_SW_RF_DC_I_A0_P0_MASK                           (0x00000FC0)

#define FEC_WAGC_SW_RF_DC_A0_P0_SW_RF_DC_Q_A0_P0_LSB                            (0)
#define FEC_WAGC_SW_RF_DC_A0_P0_SW_RF_DC_Q_A0_P0_WIDTH                          (6)
#define FEC_WAGC_SW_RF_DC_A0_P0_SW_RF_DC_Q_A0_P0_MASK                           (0x0000003F)

#define FEC_WAGC_SW_DIG_DC_A0_P0_MODE_SELECTION_LSB                             (31)
#define FEC_WAGC_SW_DIG_DC_A0_P0_MODE_SELECTION_WIDTH                           (1)
#define FEC_WAGC_SW_DIG_DC_A0_P0_MODE_SELECTION_MASK                            (0x80000000)
#define FEC_WAGC_SW_DIG_DC_A0_P0_MODE_SELECTION_BIT                             (0x80000000)

#define FEC_WAGC_SW_DIG_DC_A0_P0_SW_DIG_DC_I_A0_P0_LSB                          (16)
#define FEC_WAGC_SW_DIG_DC_A0_P0_SW_DIG_DC_I_A0_P0_WIDTH                        (15)
#define FEC_WAGC_SW_DIG_DC_A0_P0_SW_DIG_DC_I_A0_P0_MASK                         (0x7FFF0000)

#define FEC_WAGC_SW_DIG_DC_A0_P0_SW_DIG_DC_Q_A0_P0_LSB                          (0)
#define FEC_WAGC_SW_DIG_DC_A0_P0_SW_DIG_DC_Q_A0_P0_WIDTH                        (15)
#define FEC_WAGC_SW_DIG_DC_A0_P0_SW_DIG_DC_Q_A0_P0_MASK                         (0x00007FFF)

#define FEC_WAGC_SW_WAGC_A1_P0_MODE_SELECTION_LSB                               (31)
#define FEC_WAGC_SW_WAGC_A1_P0_MODE_SELECTION_WIDTH                             (1)
#define FEC_WAGC_SW_WAGC_A1_P0_MODE_SELECTION_MASK                              (0x80000000)
#define FEC_WAGC_SW_WAGC_A1_P0_MODE_SELECTION_BIT                               (0x80000000)

#define FEC_WAGC_SW_WAGC_A1_P0_SW_LNA_STA_A1_P0_LSB                             (16)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_LNA_STA_A1_P0_WIDTH                           (2)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_LNA_STA_A1_P0_MASK                            (0x00030000)

#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_PGA_GAIN_A1_P0_INDEX_LSB                   (11)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_PGA_GAIN_A1_P0_INDEX_WIDTH                 (5)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_PGA_GAIN_A1_P0_INDEX_MASK                  (0x0000F800)

#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_IF_GAIN_A1_P0_LSB                          (6)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_IF_GAIN_A1_P0_WIDTH                        (4)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_IF_GAIN_A1_P0_MASK                         (0x000003C0)

#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_TIA_GAIN_A1_P0_LSB                         (3)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_TIA_GAIN_A1_P0_WIDTH                       (3)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_TIA_GAIN_A1_P0_MASK                        (0x00000038)

#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_LNA_GAIN_A1_P0_LSB                         (0)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_LNA_GAIN_A1_P0_WIDTH                       (3)
#define FEC_WAGC_SW_WAGC_A1_P0_SW_RF_LNA_GAIN_A1_P0_MASK                        (0x00000007)

#define FEC_WAGC_SW_WAGC_C0_A1_P0_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C0_A1_P0_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C0_A1_P0_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C0_A1_P0_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C0_A1_P0_SW_DIG_AGC_GAIN_C0_A1_P0_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C0_A1_P0_SW_DIG_AGC_GAIN_C0_A1_P0_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C0_A1_P0_SW_DIG_AGC_GAIN_C0_A1_P0_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C0_A1_P0_SW_DIG_AGC_GAIN_C0_A1_P0_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C0_A1_P0_SW_DIG_AGC_GAIN_C0_A1_P0_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C0_A1_P0_SW_DIG_AGC_GAIN_C0_A1_P0_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_WAGC_C1_A1_P0_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C1_A1_P0_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C1_A1_P0_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C1_A1_P0_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C1_A1_P0_SW_DIG_AGC_GAIN_C1_A1_P0_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C1_A1_P0_SW_DIG_AGC_GAIN_C1_A1_P0_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C1_A1_P0_SW_DIG_AGC_GAIN_C1_A1_P0_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C1_A1_P0_SW_DIG_AGC_GAIN_C1_A1_P0_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C1_A1_P0_SW_DIG_AGC_GAIN_C1_A1_P0_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C1_A1_P0_SW_DIG_AGC_GAIN_C1_A1_P0_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_WAGC_C2_A1_P0_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C2_A1_P0_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C2_A1_P0_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C2_A1_P0_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C2_A1_P0_SW_DIG_AGC_GAIN_C2_A1_P0_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C2_A1_P0_SW_DIG_AGC_GAIN_C2_A1_P0_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C2_A1_P0_SW_DIG_AGC_GAIN_C2_A1_P0_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C2_A1_P0_SW_DIG_AGC_GAIN_C2_A1_P0_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C2_A1_P0_SW_DIG_AGC_GAIN_C2_A1_P0_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C2_A1_P0_SW_DIG_AGC_GAIN_C2_A1_P0_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_RF_DC_A1_P0_MODE_SELECTION_LSB                              (31)
#define FEC_WAGC_SW_RF_DC_A1_P0_MODE_SELECTION_WIDTH                            (1)
#define FEC_WAGC_SW_RF_DC_A1_P0_MODE_SELECTION_MASK                             (0x80000000)
#define FEC_WAGC_SW_RF_DC_A1_P0_MODE_SELECTION_BIT                              (0x80000000)

#define FEC_WAGC_SW_RF_DC_A1_P0_SW_RF_DC_I_A1_P0_LSB                            (6)
#define FEC_WAGC_SW_RF_DC_A1_P0_SW_RF_DC_I_A1_P0_WIDTH                          (6)
#define FEC_WAGC_SW_RF_DC_A1_P0_SW_RF_DC_I_A1_P0_MASK                           (0x00000FC0)

#define FEC_WAGC_SW_RF_DC_A1_P0_SW_RF_DC_Q_A1_P0_LSB                            (0)
#define FEC_WAGC_SW_RF_DC_A1_P0_SW_RF_DC_Q_A1_P0_WIDTH                          (6)
#define FEC_WAGC_SW_RF_DC_A1_P0_SW_RF_DC_Q_A1_P0_MASK                           (0x0000003F)

#define FEC_WAGC_SW_DIG_DC_A1_P0_MODE_SELECTION_LSB                             (31)
#define FEC_WAGC_SW_DIG_DC_A1_P0_MODE_SELECTION_WIDTH                           (1)
#define FEC_WAGC_SW_DIG_DC_A1_P0_MODE_SELECTION_MASK                            (0x80000000)
#define FEC_WAGC_SW_DIG_DC_A1_P0_MODE_SELECTION_BIT                             (0x80000000)

#define FEC_WAGC_SW_DIG_DC_A1_P0_SW_DIG_DC_I_A1_P0_LSB                          (16)
#define FEC_WAGC_SW_DIG_DC_A1_P0_SW_DIG_DC_I_A1_P0_WIDTH                        (15)
#define FEC_WAGC_SW_DIG_DC_A1_P0_SW_DIG_DC_I_A1_P0_MASK                         (0x7FFF0000)

#define FEC_WAGC_SW_DIG_DC_A1_P0_SW_DIG_DC_Q_A1_P0_LSB                          (0)
#define FEC_WAGC_SW_DIG_DC_A1_P0_SW_DIG_DC_Q_A1_P0_WIDTH                        (15)
#define FEC_WAGC_SW_DIG_DC_A1_P0_SW_DIG_DC_Q_A1_P0_MASK                         (0x00007FFF)

#define FEC_WAGC_SW_WAGC_A0_P1_MODE_SELECTION_LSB                               (31)
#define FEC_WAGC_SW_WAGC_A0_P1_MODE_SELECTION_WIDTH                             (1)
#define FEC_WAGC_SW_WAGC_A0_P1_MODE_SELECTION_MASK                              (0x80000000)
#define FEC_WAGC_SW_WAGC_A0_P1_MODE_SELECTION_BIT                               (0x80000000)

#define FEC_WAGC_SW_WAGC_A0_P1_SW_LNA_STA_A0_P1_LSB                             (16)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_LNA_STA_A0_P1_WIDTH                           (2)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_LNA_STA_A0_P1_MASK                            (0x00030000)

#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_PGA_GAIN_A0_P1_INDEX_LSB                   (11)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_PGA_GAIN_A0_P1_INDEX_WIDTH                 (5)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_PGA_GAIN_A0_P1_INDEX_MASK                  (0x0000F800)

#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_IF_GAIN_A0_P1_LSB                          (6)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_IF_GAIN_A0_P1_WIDTH                        (4)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_IF_GAIN_A0_P1_MASK                         (0x000003C0)

#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_TIA_GAIN_A0_P1_LSB                         (3)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_TIA_GAIN_A0_P1_WIDTH                       (3)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_TIA_GAIN_A0_P1_MASK                        (0x00000038)

#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_LNA_GAIN_A0_P1_LSB                         (0)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_LNA_GAIN_A0_P1_WIDTH                       (3)
#define FEC_WAGC_SW_WAGC_A0_P1_SW_RF_LNA_GAIN_A0_P1_MASK                        (0x00000007)

#define FEC_WAGC_SW_WAGC_C0_A0_P1_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C0_A0_P1_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C0_A0_P1_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C0_A0_P1_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C0_A0_P1_SW_DIG_AGC_GAIN_C0_A0_P1_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C0_A0_P1_SW_DIG_AGC_GAIN_C0_A0_P1_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C0_A0_P1_SW_DIG_AGC_GAIN_C0_A0_P1_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C0_A0_P1_SW_DIG_AGC_GAIN_C0_A0_P1_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C0_A0_P1_SW_DIG_AGC_GAIN_C0_A0_P1_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C0_A0_P1_SW_DIG_AGC_GAIN_C0_A0_P1_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_WAGC_C1_A0_P1_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C1_A0_P1_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C1_A0_P1_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C1_A0_P1_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C1_A0_P1_SW_DIG_AGC_GAIN_C1_A0_P1_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C1_A0_P1_SW_DIG_AGC_GAIN_C1_A0_P1_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C1_A0_P1_SW_DIG_AGC_GAIN_C1_A0_P1_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C1_A0_P1_SW_DIG_AGC_GAIN_C1_A0_P1_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C1_A0_P1_SW_DIG_AGC_GAIN_C1_A0_P1_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C1_A0_P1_SW_DIG_AGC_GAIN_C1_A0_P1_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_WAGC_C2_A0_P1_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C2_A0_P1_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C2_A0_P1_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C2_A0_P1_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C2_A0_P1_SW_DIG_AGC_GAIN_C2_A0_P1_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C2_A0_P1_SW_DIG_AGC_GAIN_C2_A0_P1_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C2_A0_P1_SW_DIG_AGC_GAIN_C2_A0_P1_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C2_A0_P1_SW_DIG_AGC_GAIN_C2_A0_P1_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C2_A0_P1_SW_DIG_AGC_GAIN_C2_A0_P1_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C2_A0_P1_SW_DIG_AGC_GAIN_C2_A0_P1_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_RF_DC_A0_P1_MODE_SELECTION_LSB                              (31)
#define FEC_WAGC_SW_RF_DC_A0_P1_MODE_SELECTION_WIDTH                            (1)
#define FEC_WAGC_SW_RF_DC_A0_P1_MODE_SELECTION_MASK                             (0x80000000)
#define FEC_WAGC_SW_RF_DC_A0_P1_MODE_SELECTION_BIT                              (0x80000000)

#define FEC_WAGC_SW_RF_DC_A0_P1_SW_RF_DC_I_A0_P1_LSB                            (6)
#define FEC_WAGC_SW_RF_DC_A0_P1_SW_RF_DC_I_A0_P1_WIDTH                          (6)
#define FEC_WAGC_SW_RF_DC_A0_P1_SW_RF_DC_I_A0_P1_MASK                           (0x00000FC0)

#define FEC_WAGC_SW_RF_DC_A0_P1_SW_RF_DC_Q_A0_P1_LSB                            (0)
#define FEC_WAGC_SW_RF_DC_A0_P1_SW_RF_DC_Q_A0_P1_WIDTH                          (6)
#define FEC_WAGC_SW_RF_DC_A0_P1_SW_RF_DC_Q_A0_P1_MASK                           (0x0000003F)

#define FEC_WAGC_SW_DIG_DC_A0_P1_MODE_SELECTION_LSB                             (31)
#define FEC_WAGC_SW_DIG_DC_A0_P1_MODE_SELECTION_WIDTH                           (1)
#define FEC_WAGC_SW_DIG_DC_A0_P1_MODE_SELECTION_MASK                            (0x80000000)
#define FEC_WAGC_SW_DIG_DC_A0_P1_MODE_SELECTION_BIT                             (0x80000000)

#define FEC_WAGC_SW_DIG_DC_A0_P1_SW_DIG_DC_I_A0_P1_LSB                          (16)
#define FEC_WAGC_SW_DIG_DC_A0_P1_SW_DIG_DC_I_A0_P1_WIDTH                        (15)
#define FEC_WAGC_SW_DIG_DC_A0_P1_SW_DIG_DC_I_A0_P1_MASK                         (0x7FFF0000)

#define FEC_WAGC_SW_DIG_DC_A0_P1_SW_DIG_DC_Q_A0_P1_LSB                          (0)
#define FEC_WAGC_SW_DIG_DC_A0_P1_SW_DIG_DC_Q_A0_P1_WIDTH                        (15)
#define FEC_WAGC_SW_DIG_DC_A0_P1_SW_DIG_DC_Q_A0_P1_MASK                         (0x00007FFF)

#define FEC_WAGC_SW_WAGC_A1_P1_MODE_SELECTION_LSB                               (31)
#define FEC_WAGC_SW_WAGC_A1_P1_MODE_SELECTION_WIDTH                             (1)
#define FEC_WAGC_SW_WAGC_A1_P1_MODE_SELECTION_MASK                              (0x80000000)
#define FEC_WAGC_SW_WAGC_A1_P1_MODE_SELECTION_BIT                               (0x80000000)

#define FEC_WAGC_SW_WAGC_A1_P1_SW_LNA_STA_A1_P1_LSB                             (16)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_LNA_STA_A1_P1_WIDTH                           (2)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_LNA_STA_A1_P1_MASK                            (0x00030000)

#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_PGA_GAIN_A1_P1_INDEX_LSB                   (11)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_PGA_GAIN_A1_P1_INDEX_WIDTH                 (5)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_PGA_GAIN_A1_P1_INDEX_MASK                  (0x0000F800)

#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_IF_GAIN_A1_P1_LSB                          (6)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_IF_GAIN_A1_P1_WIDTH                        (4)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_IF_GAIN_A1_P1_MASK                         (0x000003C0)

#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_TIA_GAIN_A1_P1_LSB                         (3)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_TIA_GAIN_A1_P1_WIDTH                       (3)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_TIA_GAIN_A1_P1_MASK                        (0x00000038)

#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_LNA_GAIN_A1_P1_LSB                         (0)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_LNA_GAIN_A1_P1_WIDTH                       (3)
#define FEC_WAGC_SW_WAGC_A1_P1_SW_RF_LNA_GAIN_A1_P1_MASK                        (0x00000007)

#define FEC_WAGC_SW_WAGC_C0_A1_P1_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C0_A1_P1_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C0_A1_P1_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C0_A1_P1_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C0_A1_P1_SW_DIG_AGC_GAIN_C0_A1_P1_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C0_A1_P1_SW_DIG_AGC_GAIN_C0_A1_P1_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C0_A1_P1_SW_DIG_AGC_GAIN_C0_A1_P1_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C0_A1_P1_SW_DIG_AGC_GAIN_C0_A1_P1_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C0_A1_P1_SW_DIG_AGC_GAIN_C0_A1_P1_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C0_A1_P1_SW_DIG_AGC_GAIN_C0_A1_P1_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_WAGC_C1_A1_P1_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C1_A1_P1_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C1_A1_P1_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C1_A1_P1_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C1_A1_P1_SW_DIG_AGC_GAIN_C1_A1_P1_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C1_A1_P1_SW_DIG_AGC_GAIN_C1_A1_P1_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C1_A1_P1_SW_DIG_AGC_GAIN_C1_A1_P1_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C1_A1_P1_SW_DIG_AGC_GAIN_C1_A1_P1_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C1_A1_P1_SW_DIG_AGC_GAIN_C1_A1_P1_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C1_A1_P1_SW_DIG_AGC_GAIN_C1_A1_P1_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_WAGC_C2_A1_P1_MODE_SELECTION_LSB                            (31)
#define FEC_WAGC_SW_WAGC_C2_A1_P1_MODE_SELECTION_WIDTH                          (1)
#define FEC_WAGC_SW_WAGC_C2_A1_P1_MODE_SELECTION_MASK                           (0x80000000)
#define FEC_WAGC_SW_WAGC_C2_A1_P1_MODE_SELECTION_BIT                            (0x80000000)

#define FEC_WAGC_SW_WAGC_C2_A1_P1_SW_DIG_AGC_GAIN_C2_A1_P1_EXP_LSB              (16)
#define FEC_WAGC_SW_WAGC_C2_A1_P1_SW_DIG_AGC_GAIN_C2_A1_P1_EXP_WIDTH            (3)
#define FEC_WAGC_SW_WAGC_C2_A1_P1_SW_DIG_AGC_GAIN_C2_A1_P1_EXP_MASK             (0x00070000)

#define FEC_WAGC_SW_WAGC_C2_A1_P1_SW_DIG_AGC_GAIN_C2_A1_P1_MAN_LSB              (0)
#define FEC_WAGC_SW_WAGC_C2_A1_P1_SW_DIG_AGC_GAIN_C2_A1_P1_MAN_WIDTH            (8)
#define FEC_WAGC_SW_WAGC_C2_A1_P1_SW_DIG_AGC_GAIN_C2_A1_P1_MAN_MASK             (0x000000FF)

#define FEC_WAGC_SW_RF_DC_A1_P1_MODE_SELECTION_LSB                              (31)
#define FEC_WAGC_SW_RF_DC_A1_P1_MODE_SELECTION_WIDTH                            (1)
#define FEC_WAGC_SW_RF_DC_A1_P1_MODE_SELECTION_MASK                             (0x80000000)
#define FEC_WAGC_SW_RF_DC_A1_P1_MODE_SELECTION_BIT                              (0x80000000)

#define FEC_WAGC_SW_RF_DC_A1_P1_SW_RF_DC_I_A1_P1_LSB                            (6)
#define FEC_WAGC_SW_RF_DC_A1_P1_SW_RF_DC_I_A1_P1_WIDTH                          (6)
#define FEC_WAGC_SW_RF_DC_A1_P1_SW_RF_DC_I_A1_P1_MASK                           (0x00000FC0)

#define FEC_WAGC_SW_RF_DC_A1_P1_SW_RF_DC_Q_A1_P1_LSB                            (0)
#define FEC_WAGC_SW_RF_DC_A1_P1_SW_RF_DC_Q_A1_P1_WIDTH                          (6)
#define FEC_WAGC_SW_RF_DC_A1_P1_SW_RF_DC_Q_A1_P1_MASK                           (0x0000003F)

#define FEC_WAGC_SW_DIG_DC_A1_P1_MODE_SELECTION_LSB                             (31)
#define FEC_WAGC_SW_DIG_DC_A1_P1_MODE_SELECTION_WIDTH                           (1)
#define FEC_WAGC_SW_DIG_DC_A1_P1_MODE_SELECTION_MASK                            (0x80000000)
#define FEC_WAGC_SW_DIG_DC_A1_P1_MODE_SELECTION_BIT                             (0x80000000)

#define FEC_WAGC_SW_DIG_DC_A1_P1_SW_DIG_DC_I_A1_P1_LSB                          (16)
#define FEC_WAGC_SW_DIG_DC_A1_P1_SW_DIG_DC_I_A1_P1_WIDTH                        (15)
#define FEC_WAGC_SW_DIG_DC_A1_P1_SW_DIG_DC_I_A1_P1_MASK                         (0x7FFF0000)

#define FEC_WAGC_SW_DIG_DC_A1_P1_SW_DIG_DC_Q_A1_P1_LSB                          (0)
#define FEC_WAGC_SW_DIG_DC_A1_P1_SW_DIG_DC_Q_A1_P1_WIDTH                        (15)
#define FEC_WAGC_SW_DIG_DC_A1_P1_SW_DIG_DC_Q_A1_P1_MASK                         (0x00007FFF)

#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C1_VALID_LSB                       (31)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C1_VALID_WIDTH                     (1)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C1_VALID_MASK                      (0x80000000)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C1_VALID_BIT                       (0x80000000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C1_LSB                             (16)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C1_WIDTH                           (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C1_MASK                            (0x7FFF0000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C0_VALID_LSB                       (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C0_VALID_WIDTH                     (1)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C0_VALID_MASK                      (0x00008000)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C0_VALID_BIT                       (0x00008000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C0_LSB                             (0)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C0_WIDTH                           (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A0_RSSI_OUT_C0_MASK                            (0x00007FFF)

#define FEC_WAGC_CURR_RSSI_C2_A0_RSSI_OUT_C2_VALID_LSB                          (15)
#define FEC_WAGC_CURR_RSSI_C2_A0_RSSI_OUT_C2_VALID_WIDTH                        (1)
#define FEC_WAGC_CURR_RSSI_C2_A0_RSSI_OUT_C2_VALID_MASK                         (0x00008000)
#define FEC_WAGC_CURR_RSSI_C2_A0_RSSI_OUT_C2_VALID_BIT                          (0x00008000)

#define FEC_WAGC_CURR_RSSI_C2_A0_RSSI_OUT_C2_LSB                                (0)
#define FEC_WAGC_CURR_RSSI_C2_A0_RSSI_OUT_C2_WIDTH                              (15)
#define FEC_WAGC_CURR_RSSI_C2_A0_RSSI_OUT_C2_MASK                               (0x00007FFF)

#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C1_VALID_LSB                       (31)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C1_VALID_WIDTH                     (1)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C1_VALID_MASK                      (0x80000000)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C1_VALID_BIT                       (0x80000000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C1_LSB                             (16)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C1_WIDTH                           (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C1_MASK                            (0x7FFF0000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C0_VALID_LSB                       (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C0_VALID_WIDTH                     (1)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C0_VALID_MASK                      (0x00008000)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C0_VALID_BIT                       (0x00008000)

#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C0_LSB                             (0)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C0_WIDTH                           (15)
#define FEC_WAGC_CURR_RSSI_C0_C1_A1_RSSI_OUT_C0_MASK                            (0x00007FFF)

#define FEC_WAGC_CURR_RSSI_C2_A1_RSSI_OUT_C2_VALID_LSB                          (15)
#define FEC_WAGC_CURR_RSSI_C2_A1_RSSI_OUT_C2_VALID_WIDTH                        (1)
#define FEC_WAGC_CURR_RSSI_C2_A1_RSSI_OUT_C2_VALID_MASK                         (0x00008000)
#define FEC_WAGC_CURR_RSSI_C2_A1_RSSI_OUT_C2_VALID_BIT                          (0x00008000)

#define FEC_WAGC_CURR_RSSI_C2_A1_RSSI_OUT_C2_LSB                                (0)
#define FEC_WAGC_CURR_RSSI_C2_A1_RSSI_OUT_C2_WIDTH                              (15)
#define FEC_WAGC_CURR_RSSI_C2_A1_RSSI_OUT_C2_MASK                               (0x00007FFF)

#define FEC_WAGC_CENTER_NCO_MASK_P0_Intra_3C_Center_NCO_LSB                     (0)
#define FEC_WAGC_CENTER_NCO_MASK_P0_Intra_3C_Center_NCO_WIDTH                   (2)
#define FEC_WAGC_CENTER_NCO_MASK_P0_Intra_3C_Center_NCO_MASK                    (0x00000003)

#define FEC_WAGC_CENTER_NCO_MASK_P1_Intra_3C_Center_NCO_LSB                     (0)
#define FEC_WAGC_CENTER_NCO_MASK_P1_Intra_3C_Center_NCO_WIDTH                   (2)
#define FEC_WAGC_CENTER_NCO_MASK_P1_Intra_3C_Center_NCO_MASK                    (0x00000003)

#define FEC_WAGC_CURR_STATUS_BUFFER_PTR_Current_Status_Buffer_Pointer_LSB       (0)
#define FEC_WAGC_CURR_STATUS_BUFFER_PTR_Current_Status_Buffer_Pointer_WIDTH     (1)
#define FEC_WAGC_CURR_STATUS_BUFFER_PTR_Current_Status_Buffer_Pointer_MASK      (0x00000001)
#define FEC_WAGC_CURR_STATUS_BUFFER_PTR_Current_Status_Buffer_Pointer_BIT       (0x00000001)

#define FEC_WAGC_PL_DATA_ADDR_A0_P0_ADDRESS_LSB                                 (0)
#define FEC_WAGC_PL_DATA_ADDR_A0_P0_ADDRESS_WIDTH                               (32)
#define FEC_WAGC_PL_DATA_ADDR_A0_P0_ADDRESS_MASK                                (0xFFFFFFFF)

#define FEC_WAGC_PL_DATA_ADDR_A1_P0_ADDRESS_LSB                                 (0)
#define FEC_WAGC_PL_DATA_ADDR_A1_P0_ADDRESS_WIDTH                               (32)
#define FEC_WAGC_PL_DATA_ADDR_A1_P0_ADDRESS_MASK                                (0xFFFFFFFF)

#define FEC_WAGC_PL_DATA_ADDR_A0_P1_ADDRESS_LSB                                 (0)
#define FEC_WAGC_PL_DATA_ADDR_A0_P1_ADDRESS_WIDTH                               (32)
#define FEC_WAGC_PL_DATA_ADDR_A0_P1_ADDRESS_MASK                                (0xFFFFFFFF)

#define FEC_WAGC_PL_DATA_ADDR_A1_P1_ADDRESS_LSB                                 (0)
#define FEC_WAGC_PL_DATA_ADDR_A1_P1_ADDRESS_WIDTH                               (32)
#define FEC_WAGC_PL_DATA_ADDR_A1_P1_ADDRESS_MASK                                (0xFFFFFFFF)

#define FEC_WAGC_PL_DATA_LENGTH_LENGTH_LSB                                      (0)
#define FEC_WAGC_PL_DATA_LENGTH_LENGTH_WIDTH                                    (32)
#define FEC_WAGC_PL_DATA_LENGTH_LENGTH_MASK                                     (0xFFFFFFFF)

#define FEC_WAGC_DC_TABLE_ADDR_P0_ADDRESS_LSB                                   (0)
#define FEC_WAGC_DC_TABLE_ADDR_P0_ADDRESS_WIDTH                                 (32)
#define FEC_WAGC_DC_TABLE_ADDR_P0_ADDRESS_MASK                                  (0xFFFFFFFF)

#define FEC_WAGC_DC_TABLE_ADDR_P1_ADDRESS_LSB                                   (0)
#define FEC_WAGC_DC_TABLE_ADDR_P1_ADDRESS_WIDTH                                 (32)
#define FEC_WAGC_DC_TABLE_ADDR_P1_ADDRESS_MASK                                  (0xFFFFFFFF)

#define FEC_WAGC_DC_TABLE_LENGTH_LENGTH_LSB                                     (0)
#define FEC_WAGC_DC_TABLE_LENGTH_LENGTH_WIDTH                                   (32)
#define FEC_WAGC_DC_TABLE_LENGTH_LENGTH_MASK                                    (0xFFFFFFFF)

#define FEC_WAGC_ADJUST_SETPOINT_C2_LSB                                         (2)
#define FEC_WAGC_ADJUST_SETPOINT_C2_WIDTH                                       (1)
#define FEC_WAGC_ADJUST_SETPOINT_C2_MASK                                        (0x00000004)
#define FEC_WAGC_ADJUST_SETPOINT_C2_BIT                                         (0x00000004)

#define FEC_WAGC_ADJUST_SETPOINT_C1_LSB                                         (1)
#define FEC_WAGC_ADJUST_SETPOINT_C1_WIDTH                                       (1)
#define FEC_WAGC_ADJUST_SETPOINT_C1_MASK                                        (0x00000002)
#define FEC_WAGC_ADJUST_SETPOINT_C1_BIT                                         (0x00000002)

#define FEC_WAGC_ADJUST_SETPOINT_C0_LSB                                         (0)
#define FEC_WAGC_ADJUST_SETPOINT_C0_WIDTH                                       (1)
#define FEC_WAGC_ADJUST_SETPOINT_C0_MASK                                        (0x00000001)
#define FEC_WAGC_ADJUST_SETPOINT_C0_BIT                                         (0x00000001)

#define FEC_WAGC_ARX_CON_LPM_MODE_LSB                                           (4)
#define FEC_WAGC_ARX_CON_LPM_MODE_WIDTH                                         (1)
#define FEC_WAGC_ARX_CON_LPM_MODE_MASK                                          (0x00000010)
#define FEC_WAGC_ARX_CON_LPM_MODE_BIT                                           (0x00000010)

#define FEC_WAGC_ARX_CON_LO_LPM_P1_EN_LSB                                       (3)
#define FEC_WAGC_ARX_CON_LO_LPM_P1_EN_WIDTH                                     (1)
#define FEC_WAGC_ARX_CON_LO_LPM_P1_EN_MASK                                      (0x00000008)
#define FEC_WAGC_ARX_CON_LO_LPM_P1_EN_BIT                                       (0x00000008)

#define FEC_WAGC_ARX_CON_LO_LPM_P0_EN_LSB                                       (2)
#define FEC_WAGC_ARX_CON_LO_LPM_P0_EN_WIDTH                                     (1)
#define FEC_WAGC_ARX_CON_LO_LPM_P0_EN_MASK                                      (0x00000004)
#define FEC_WAGC_ARX_CON_LO_LPM_P0_EN_BIT                                       (0x00000004)

#define FEC_WAGC_ARX_CON_GAIN_LPM_P1_EN_LSB                                     (1)
#define FEC_WAGC_ARX_CON_GAIN_LPM_P1_EN_WIDTH                                   (1)
#define FEC_WAGC_ARX_CON_GAIN_LPM_P1_EN_MASK                                    (0x00000002)
#define FEC_WAGC_ARX_CON_GAIN_LPM_P1_EN_BIT                                     (0x00000002)

#define FEC_WAGC_ARX_CON_GAIN_LPM_P0_EN_LSB                                     (0)
#define FEC_WAGC_ARX_CON_GAIN_LPM_P0_EN_WIDTH                                   (1)
#define FEC_WAGC_ARX_CON_GAIN_LPM_P0_EN_MASK                                    (0x00000001)
#define FEC_WAGC_ARX_CON_GAIN_LPM_P0_EN_BIT                                     (0x00000001)

#define FEC_WAGC_REPORT_WPD_VALID_P1_A1_VLD_LSB                                 (3)
#define FEC_WAGC_REPORT_WPD_VALID_P1_A1_VLD_WIDTH                               (1)
#define FEC_WAGC_REPORT_WPD_VALID_P1_A1_VLD_MASK                                (0x00000008)
#define FEC_WAGC_REPORT_WPD_VALID_P1_A1_VLD_BIT                                 (0x00000008)

#define FEC_WAGC_REPORT_WPD_VALID_P1_A0_VLD_LSB                                 (2)
#define FEC_WAGC_REPORT_WPD_VALID_P1_A0_VLD_WIDTH                               (1)
#define FEC_WAGC_REPORT_WPD_VALID_P1_A0_VLD_MASK                                (0x00000004)
#define FEC_WAGC_REPORT_WPD_VALID_P1_A0_VLD_BIT                                 (0x00000004)

#define FEC_WAGC_REPORT_WPD_VALID_P0_A1_VLD_LSB                                 (1)
#define FEC_WAGC_REPORT_WPD_VALID_P0_A1_VLD_WIDTH                               (1)
#define FEC_WAGC_REPORT_WPD_VALID_P0_A1_VLD_MASK                                (0x00000002)
#define FEC_WAGC_REPORT_WPD_VALID_P0_A1_VLD_BIT                                 (0x00000002)

#define FEC_WAGC_REPORT_WPD_VALID_P0_A0_VLD_LSB                                 (0)
#define FEC_WAGC_REPORT_WPD_VALID_P0_A0_VLD_WIDTH                               (1)
#define FEC_WAGC_REPORT_WPD_VALID_P0_A0_VLD_MASK                                (0x00000001)
#define FEC_WAGC_REPORT_WPD_VALID_P0_A0_VLD_BIT                                 (0x00000001)

#define FEC_WAGC_REPORT_AWPD_P1_A1_AWPD_LSB                                     (24)
#define FEC_WAGC_REPORT_AWPD_P1_A1_AWPD_WIDTH                                   (6)
#define FEC_WAGC_REPORT_AWPD_P1_A1_AWPD_MASK                                    (0x3F000000)

#define FEC_WAGC_REPORT_AWPD_P1_A0_AWPD_LSB                                     (16)
#define FEC_WAGC_REPORT_AWPD_P1_A0_AWPD_WIDTH                                   (6)
#define FEC_WAGC_REPORT_AWPD_P1_A0_AWPD_MASK                                    (0x003F0000)

#define FEC_WAGC_REPORT_AWPD_P0_A1_AWPD_LSB                                     (8)
#define FEC_WAGC_REPORT_AWPD_P0_A1_AWPD_WIDTH                                   (6)
#define FEC_WAGC_REPORT_AWPD_P0_A1_AWPD_MASK                                    (0x00003F00)

#define FEC_WAGC_REPORT_AWPD_P0_A0_AWPD_LSB                                     (0)
#define FEC_WAGC_REPORT_AWPD_P0_A0_AWPD_WIDTH                                   (6)
#define FEC_WAGC_REPORT_AWPD_P0_A0_AWPD_MASK                                    (0x0000003F)

#define FEC_WAGC_REPORT_DWPD_A0_P0_DWPD_LSB                                     (0)
#define FEC_WAGC_REPORT_DWPD_A0_P0_DWPD_WIDTH                                   (22)
#define FEC_WAGC_REPORT_DWPD_A0_P0_DWPD_MASK                                    (0x003FFFFF)

#define FEC_WAGC_REPORT_DWPD_A1_P0_DWPD_LSB                                     (0)
#define FEC_WAGC_REPORT_DWPD_A1_P0_DWPD_WIDTH                                   (22)
#define FEC_WAGC_REPORT_DWPD_A1_P0_DWPD_MASK                                    (0x003FFFFF)

#define FEC_WAGC_REPORT_DWPD_A0_P1_DWPD_LSB                                     (0)
#define FEC_WAGC_REPORT_DWPD_A0_P1_DWPD_WIDTH                                   (22)
#define FEC_WAGC_REPORT_DWPD_A0_P1_DWPD_MASK                                    (0x003FFFFF)

#define FEC_WAGC_REPORT_DWPD_A1_P1_DWPD_LSB                                     (0)
#define FEC_WAGC_REPORT_DWPD_A1_P1_DWPD_WIDTH                                   (22)
#define FEC_WAGC_REPORT_DWPD_A1_P1_DWPD_MASK                                    (0x003FFFFF)

#define FEC_WAGC_RX_RF_FREQUENCY_P0_FREQ_LSB                                    (0)
#define FEC_WAGC_RX_RF_FREQUENCY_P0_FREQ_WIDTH                                  (32)
#define FEC_WAGC_RX_RF_FREQUENCY_P0_FREQ_MASK                                   (0xFFFFFFFF)

#define FEC_WAGC_RX_RF_FREQUENCY_P1_FREQ_LSB                                    (0)
#define FEC_WAGC_RX_RF_FREQUENCY_P1_FREQ_WIDTH                                  (32)
#define FEC_WAGC_RX_RF_FREQUENCY_P1_FREQ_MASK                                   (0xFFFFFFFF)

#define FEC_WAGC_REPORT_OB_P0_A1_OB_PWR_LSB                                     (16)
#define FEC_WAGC_REPORT_OB_P0_A1_OB_PWR_WIDTH                                   (11)
#define FEC_WAGC_REPORT_OB_P0_A1_OB_PWR_MASK                                    (0x07FF0000)

#define FEC_WAGC_REPORT_OB_P0_A0_OB_PWR_LSB                                     (0)
#define FEC_WAGC_REPORT_OB_P0_A0_OB_PWR_WIDTH                                   (11)
#define FEC_WAGC_REPORT_OB_P0_A0_OB_PWR_MASK                                    (0x000007FF)

#define FEC_WAGC_REPORT_OB_P1_A1_OB_PWR_LSB                                     (16)
#define FEC_WAGC_REPORT_OB_P1_A1_OB_PWR_WIDTH                                   (11)
#define FEC_WAGC_REPORT_OB_P1_A1_OB_PWR_MASK                                    (0x07FF0000)

#define FEC_WAGC_REPORT_OB_P1_A0_OB_PWR_LSB                                     (0)
#define FEC_WAGC_REPORT_OB_P1_A0_OB_PWR_WIDTH                                   (11)
#define FEC_WAGC_REPORT_OB_P1_A0_OB_PWR_MASK                                    (0x000007FF)

#define FEC_WAGC_INI_WAGC_INI_RF_AGC_GAIN_LSB                                    FEC_WAGC_INI_WAGC_A0_P0_INI_RF_LNA_GAIN_A0_P0_LSB
#define FEC_WAGC_INI_WAGC_INI_RF_AGC_GAIN_WIDTH                                  (FEC_WAGC_INI_WAGC_A0_P0_INI_RF_LNA_GAIN_A0_P0_WIDTH+FEC_WAGC_INI_WAGC_A0_P0_INI_RF_TIA_GAIN_A0_P0_WIDTH+FEC_WAGC_INI_WAGC_A0_P0_INI_RF_IF_GAIN_A0_P0_WIDTH)
#define FEC_WAGC_INI_WAGC_INI_RF_AGC_GAIN_MASK                                   (FEC_WAGC_INI_WAGC_A0_P0_INI_RF_LNA_GAIN_A0_P0_MASK|FEC_WAGC_INI_WAGC_A0_P0_INI_RF_TIA_GAIN_A0_P0_MASK|FEC_WAGC_INI_WAGC_A0_P0_INI_RF_IF_GAIN_A0_P0_MASK)

#define FEC_WAGC_CURR_WAGC_RF_AGC_GAIN_LSB                                       FEC_WAGC_CURR_WAGC_A0_P0_RF_LNA_GAIN_A0_P0_LSB
#define FEC_WAGC_CURR_WAGC_RF_AGC_GAIN_WIDTH                                     (FEC_WAGC_CURR_WAGC_A0_P0_RF_LNA_GAIN_A0_P0_WIDTH+FEC_WAGC_CURR_WAGC_A0_P0_RF_TIA_GAIN_A0_P0_WIDTH+FEC_WAGC_CURR_WAGC_A0_P0_RF_IF_GAIN_A0_P0_WIDTH)
#define FEC_WAGC_CURR_WAGC_RF_AGC_GAIN_MASK                                      (FEC_WAGC_CURR_WAGC_A0_P0_RF_LNA_GAIN_A0_P0_MASK|FEC_WAGC_CURR_WAGC_A0_P0_RF_TIA_GAIN_A0_P0_MASK|FEC_WAGC_CURR_WAGC_A0_P0_RF_IF_GAIN_A0_P0_MASK)

#define FEC_WAGC_SW_RF_AGC_GAIN_LSB                                              FEC_WAGC_SW_WAGC_A0_P0_SW_RF_LNA_GAIN_A0_P0_LSB
#define FEC_WAGC_SW_RF_AGC_GAIN_WIDTH                                            (FEC_WAGC_SW_WAGC_A0_P0_SW_RF_LNA_GAIN_A0_P0_WIDTH+FEC_WAGC_SW_WAGC_A0_P0_SW_RF_TIA_GAIN_A0_P0_WIDTH+FEC_WAGC_SW_WAGC_A0_P0_SW_RF_IF_GAIN_A0_P0_WIDTH)
#define FEC_WAGC_SW_RF_AGC_GAIN_MASK                                             (FEC_WAGC_SW_WAGC_A0_P0_SW_RF_LNA_GAIN_A0_P0_MASK|FEC_WAGC_SW_WAGC_A0_P0_SW_RF_TIA_GAIN_A0_P0_MASK|FEC_WAGC_SW_WAGC_A0_P0_SW_RF_IF_GAIN_A0_P0_MASK)



#define FEC_LTPC_TX_CC_PARAM_tx_cp_type_LSB                                     (24)
#define FEC_LTPC_TX_CC_PARAM_tx_cp_type_WIDTH                                   (1)
#define FEC_LTPC_TX_CC_PARAM_tx_cp_type_MASK                                    (0x01000000)
#define FEC_LTPC_TX_CC_PARAM_tx_cp_type_BIT                                     (0x01000000)

#define FEC_LTPC_TX_CC_PARAM_rfic_port_LSB                                      (16)
#define FEC_LTPC_TX_CC_PARAM_rfic_port_WIDTH                                    (8)
#define FEC_LTPC_TX_CC_PARAM_rfic_port_MASK                                     (0x00FF0000)

#define FEC_LTPC_TX_CC_PARAM_rfic_selection_LSB                                 (8)
#define FEC_LTPC_TX_CC_PARAM_rfic_selection_WIDTH                               (8)
#define FEC_LTPC_TX_CC_PARAM_rfic_selection_MASK                                (0x0000FF00)

#define FEC_LTPC_TX_CC_PARAM_tx_carrier_type_LSB                                (0)
#define FEC_LTPC_TX_CC_PARAM_tx_carrier_type_WIDTH                              (8)
#define FEC_LTPC_TX_CC_PARAM_tx_carrier_type_MASK                               (0x000000FF)

#define FEC_LTPC_TX_FREQ_tx_band_LSB                                            (24)
#define FEC_LTPC_TX_FREQ_tx_band_WIDTH                                          (8)
#define FEC_LTPC_TX_FREQ_tx_band_MASK                                           (0xFF000000)

#define FEC_LTPC_TX_FREQ_tx_cbw_LSB                                             (16)
#define FEC_LTPC_TX_FREQ_tx_cbw_WIDTH                                           (4)
#define FEC_LTPC_TX_FREQ_tx_cbw_MASK                                            (0x000F0000)

#define FEC_LTPC_TX_FREQ_tx_freq_LSB                                            (0)
#define FEC_LTPC_TX_FREQ_tx_freq_WIDTH                                          (16)
#define FEC_LTPC_TX_FREQ_tx_freq_MASK                                           (0x0000FFFF)

#define FEC_LTPC_TX_FREQ_CC1_tx_band_LSB                                        (24)
#define FEC_LTPC_TX_FREQ_CC1_tx_band_WIDTH                                      (8)
#define FEC_LTPC_TX_FREQ_CC1_tx_band_MASK                                       (0xFF000000)

#define FEC_LTPC_TX_FREQ_CC1_tx_cbw_LSB                                         (16)
#define FEC_LTPC_TX_FREQ_CC1_tx_cbw_WIDTH                                       (4)
#define FEC_LTPC_TX_FREQ_CC1_tx_cbw_MASK                                        (0x000F0000)

#define FEC_LTPC_TX_FREQ_CC1_tx_freq_LSB                                        (0)
#define FEC_LTPC_TX_FREQ_CC1_tx_freq_WIDTH                                      (16)
#define FEC_LTPC_TX_FREQ_CC1_tx_freq_MASK                                       (0x0000FFFF)

#define FEC_LTPC_TX_FREQ_CENTRAL_tx_cbw_LSB                                     (16)
#define FEC_LTPC_TX_FREQ_CENTRAL_tx_cbw_WIDTH                                   (4)
#define FEC_LTPC_TX_FREQ_CENTRAL_tx_cbw_MASK                                    (0x000F0000)

#define FEC_LTPC_TX_FREQ_CENTRAL_tx_freq_LSB                                    (0)
#define FEC_LTPC_TX_FREQ_CENTRAL_tx_freq_WIDTH                                  (16)
#define FEC_LTPC_TX_FREQ_CENTRAL_tx_freq_MASK                                   (0x0000FFFF)

#define FEC_LTPC_SET_PUCCH_RB_START_IDX_set_pucch_rb_start_idx_LSB              (0)
#define FEC_LTPC_SET_PUCCH_RB_START_IDX_set_pucch_rb_start_idx_WIDTH            (2)
#define FEC_LTPC_SET_PUCCH_RB_START_IDX_set_pucch_rb_start_idx_MASK             (0x00000003)

#define FEC_LTPC_TEMP_IDX_nor_temp_idx_LSB                                      (16)
#define FEC_LTPC_TEMP_IDX_nor_temp_idx_WIDTH                                    (8)
#define FEC_LTPC_TEMP_IDX_nor_temp_idx_MASK                                     (0x00FF0000)

#define FEC_LTPC_TEMP_IDX_temp_idx_LSB                                          (0)
#define FEC_LTPC_TEMP_IDX_temp_idx_WIDTH                                        (3)
#define FEC_LTPC_TEMP_IDX_temp_idx_MASK                                         (0x00000007)

#define FEC_LTPC_DFE_SFBDY_DIFF_dfe_sfbdy_diff_cc1_LSB                          (16)
#define FEC_LTPC_DFE_SFBDY_DIFF_dfe_sfbdy_diff_cc1_WIDTH                        (16)
#define FEC_LTPC_DFE_SFBDY_DIFF_dfe_sfbdy_diff_cc1_MASK                         (0xFFFF0000)

#define FEC_LTPC_DFE_SFBDY_DIFF_dfe_sfbdy_diff_cc0_LSB                          (0)
#define FEC_LTPC_DFE_SFBDY_DIFF_dfe_sfbdy_diff_cc0_WIDTH                        (16)
#define FEC_LTPC_DFE_SFBDY_DIFF_dfe_sfbdy_diff_cc0_MASK                         (0x0000FFFF)

#define FEC_LTPC_DFE_SFBDY_DIFF_PRACH_dfe_sfbdy_diff_fmt4_LSB                   (16)
#define FEC_LTPC_DFE_SFBDY_DIFF_PRACH_dfe_sfbdy_diff_fmt4_WIDTH                 (16)
#define FEC_LTPC_DFE_SFBDY_DIFF_PRACH_dfe_sfbdy_diff_fmt4_MASK                  (0xFFFF0000)

#define FEC_LTPC_DFE_SFBDY_DIFF_PRACH_dfe_sfbdy_diff_fmt0_3_LSB                 (0)
#define FEC_LTPC_DFE_SFBDY_DIFF_PRACH_dfe_sfbdy_diff_fmt0_3_WIDTH               (16)
#define FEC_LTPC_DFE_SFBDY_DIFF_PRACH_dfe_sfbdy_diff_fmt0_3_MASK                (0x0000FFFF)

#define FEC_LTPC_L0_TPC_MODE_l1_dpd_fac_cal_LSB                                 (3)
#define FEC_LTPC_L0_TPC_MODE_l1_dpd_fac_cal_WIDTH                               (1)
#define FEC_LTPC_L0_TPC_MODE_l1_dpd_fac_cal_MASK                                (0x00000008)
#define FEC_LTPC_L0_TPC_MODE_l1_dpd_fac_cal_BIT                                 (0x00000008)

#define FEC_LTPC_L0_TPC_MODE_l0_mode_LSB                                        (1)
#define FEC_LTPC_L0_TPC_MODE_l0_mode_WIDTH                                      (2)
#define FEC_LTPC_L0_TPC_MODE_l0_mode_MASK                                       (0x00000006)

#define FEC_LTPC_L0_TPC_MODE_l0_close_loop_dis_LSB                              (0)
#define FEC_LTPC_L0_TPC_MODE_l0_close_loop_dis_WIDTH                            (1)
#define FEC_LTPC_L0_TPC_MODE_l0_close_loop_dis_MASK                             (0x00000001)
#define FEC_LTPC_L0_TPC_MODE_l0_close_loop_dis_BIT                              (0x00000001)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tpc_req_bmp_LSB                             (16)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tpc_req_bmp_WIDTH                           (16)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tpc_req_bmp_MASK                            (0xFFFF0000)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_subframe_LSB                             (8)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_subframe_WIDTH                           (4)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_subframe_MASK                            (0x00000F00)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_mcs_LSB                                     (4)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_mcs_WIDTH                                   (4)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_mcs_MASK                                    (0x000000F0)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_is_special_sf_LSB                           (3)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_is_special_sf_WIDTH                         (1)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_is_special_sf_MASK                          (0x00000008)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_is_special_sf_BIT                           (0x00000008)

#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_1st_LSB                                  (0)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_1st_WIDTH                                (1)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_1st_MASK                                 (0x00000001)
#define FEC_LTPC_L0_TX_SF_PARAMS_l0_tx_1st_BIT                                  (0x00000001)

#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tpc_req_bmp_LSB                          (16)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tpc_req_bmp_WIDTH                        (16)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tpc_req_bmp_MASK                         (0xFFFF0000)

#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tx_subframe_LSB                          (8)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tx_subframe_WIDTH                        (4)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tx_subframe_MASK                         (0x00000F00)

#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_mcs_LSB                                  (4)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_mcs_WIDTH                                (4)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_mcs_MASK                                 (0x000000F0)

#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_is_special_sf_LSB                        (3)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_is_special_sf_WIDTH                      (1)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_is_special_sf_MASK                       (0x00000008)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_is_special_sf_BIT                        (0x00000008)

#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tx_1st_LSB                               (0)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tx_1st_WIDTH                             (1)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tx_1st_MASK                              (0x00000001)
#define FEC_LTPC_L0_TX_SF_PARAM_CC1_l0_tx_1st_BIT                               (0x00000001)

#define FEC_LTPC_L0_TX_SFBDY_l0_tx_sfbdy_LSB                                    (0)
#define FEC_LTPC_L0_TX_SFBDY_l0_tx_sfbdy_WIDTH                                  (20)
#define FEC_LTPC_L0_TX_SFBDY_l0_tx_sfbdy_MASK                                   (0x000FFFFF)

#define FEC_LTPC_L0_TPC_ON_TIME_l0_tpc_on_time_LSB                              (0)
#define FEC_LTPC_L0_TPC_ON_TIME_l0_tpc_on_time_WIDTH                            (32)
#define FEC_LTPC_L0_TPC_ON_TIME_l0_tpc_on_time_MASK                             (0xFFFFFFFF)

#define FEC_LTPC_L0_SRS_TPC_ON_TIME_l0_srs_tpc_on_time_LSB                      (0)
#define FEC_LTPC_L0_SRS_TPC_ON_TIME_l0_srs_tpc_on_time_WIDTH                    (32)
#define FEC_LTPC_L0_SRS_TPC_ON_TIME_l0_srs_tpc_on_time_MASK                     (0xFFFFFFFF)

#define FEC_LTPC_L0_TPC_ON_TIME_OFFSET_l0_tpc_on_time_offset_LSB                (0)
#define FEC_LTPC_L0_TPC_ON_TIME_OFFSET_l0_tpc_on_time_offset_WIDTH              (32)
#define FEC_LTPC_L0_TPC_ON_TIME_OFFSET_l0_tpc_on_time_offset_MASK               (0xFFFFFFFF)

#define FEC_LTPC_L0_TX_CC_MASK_l0_cc1_en_LSB                                    (17)
#define FEC_LTPC_L0_TX_CC_MASK_l0_cc1_en_WIDTH                                  (1)
#define FEC_LTPC_L0_TX_CC_MASK_l0_cc1_en_MASK                                   (0x00020000)
#define FEC_LTPC_L0_TX_CC_MASK_l0_cc1_en_BIT                                    (0x00020000)

#define FEC_LTPC_L0_TX_CC_MASK_l0_cc0_en_LSB                                    (16)
#define FEC_LTPC_L0_TX_CC_MASK_l0_cc0_en_WIDTH                                  (1)
#define FEC_LTPC_L0_TX_CC_MASK_l0_cc0_en_MASK                                   (0x00010000)
#define FEC_LTPC_L0_TX_CC_MASK_l0_cc0_en_BIT                                    (0x00010000)

#define FEC_LTPC_L0_SYNC_ID_l0_sync_id_LSB                                      (0)
#define FEC_LTPC_L0_SYNC_ID_l0_sync_id_WIDTH                                    (32)
#define FEC_LTPC_L0_SYNC_ID_l0_sync_id_MASK                                     (0xFFFFFFFF)

#define FEC_LTPC_L0_RESET_ERROR_l0_reset_error_LSB                              (0)
#define FEC_LTPC_L0_RESET_ERROR_l0_reset_error_WIDTH                            (1)
#define FEC_LTPC_L0_RESET_ERROR_l0_reset_error_MASK                             (0x00000001)
#define FEC_LTPC_L0_RESET_ERROR_l0_reset_error_BIT                              (0x00000001)

#define FEC_LTPC_L0_CANCELREQUEST_l0_ul_cc_index_LSB                            (16)
#define FEC_LTPC_L0_CANCELREQUEST_l0_ul_cc_index_WIDTH                          (2)
#define FEC_LTPC_L0_CANCELREQUEST_l0_ul_cc_index_MASK                           (0x00030000)

#define FEC_LTPC_L0_CANCELREQUEST_l0_cancelrequest_LSB                          (0)
#define FEC_LTPC_L0_CANCELREQUEST_l0_cancelrequest_WIDTH                        (9)
#define FEC_LTPC_L0_CANCELREQUEST_l0_cancelrequest_MASK                         (0x000001FF)

#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_bmp_LSB    (8)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_bmp_WIDTH  (2)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_bmp_MASK   (0x00000300)

#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_cnt_LSB    (0)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_cnt_WIDTH  (8)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_l0_srs_params_srs_sym_cnt_MASK   (0x000000FF)

#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l0_srs_params_srs_sym_bmp_LSB (8)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l0_srs_params_srs_sym_bmp_WIDTH (2)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l0_srs_params_srs_sym_bmp_MASK (0x00000300)

#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l0_srs_params_srs_sym_cnt_LSB (0)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l0_srs_params_srs_sym_cnt_WIDTH (8)
#define FEC_LTPC_L0_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l0_srs_params_srs_sym_cnt_MASK (0x000000FF)

#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym1_LSB         (16)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym1_WIDTH       (7)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym1_MASK        (0x007F0000)

#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym0_LSB         (0)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym0_WIDTH       (7)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_l0_srs_params_rb_start_sym0_MASK        (0x0000007F)

#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_num_db_LSB            (16)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_num_db_WIDTH          (13)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_num_db_MASK           (0x1FFF0000)

#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_len_LSB               (0)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_len_WIDTH             (7)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_l0_srs_params_rb_len_MASK              (0x0000007F)

#define FEC_LTPC_L0_SRS_PARAMS_RB_START_CC1_l0_srs_params_rb_start_sym1_LSB     (16)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_CC1_l0_srs_params_rb_start_sym1_WIDTH   (7)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_CC1_l0_srs_params_rb_start_sym1_MASK    (0x007F0000)

#define FEC_LTPC_L0_SRS_PARAMS_RB_START_CC1_l0_srs_params_rb_start_sym0_LSB     (0)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_CC1_l0_srs_params_rb_start_sym0_WIDTH   (7)
#define FEC_LTPC_L0_SRS_PARAMS_RB_START_CC1_l0_srs_params_rb_start_sym0_MASK    (0x0000007F)

#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_CC1_l0_srs_params_rb_num_db_LSB        (16)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_CC1_l0_srs_params_rb_num_db_WIDTH      (13)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_CC1_l0_srs_params_rb_num_db_MASK       (0x1FFF0000)

#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_CC1_l0_srs_params_rb_len_LSB           (0)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_CC1_l0_srs_params_rb_len_WIDTH         (7)
#define FEC_LTPC_L0_SRS_PARAMS_RB_LEN_DB_CC1_l0_srs_params_rb_len_MASK          (0x0000007F)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_1_LSB     (24)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_1_WIDTH   (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_1_MASK    (0x7F000000)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_0_LSB     (16)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_0_WIDTH   (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s1_0_MASK    (0x007F0000)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_1_LSB     (8)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_1_WIDTH   (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_1_MASK    (0x00007F00)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_0_LSB     (0)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_0_WIDTH   (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_l0_pusch_params_rb_start_s0_0_MASK    (0x0000007F)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_1_LSB            (8)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_1_WIDTH          (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_1_MASK           (0x00007F00)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_0_LSB            (0)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_0_WIDTH          (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_l0_pusch_params_rb_len_0_MASK           (0x0000007F)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db1_LSB       (16)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db1_WIDTH     (13)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db1_MASK      (0x1FFF0000)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db0_LSB       (0)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db0_WIDTH     (13)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_l0_pusch_params_rb_num_db0_MASK      (0x00001FFF)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s1_1_LSB (24)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s1_1_WIDTH (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s1_1_MASK (0x7F000000)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s1_0_LSB (16)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s1_0_WIDTH (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s1_0_MASK (0x007F0000)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s0_1_LSB (8)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s0_1_WIDTH (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s0_1_MASK (0x00007F00)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s0_0_LSB (0)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s0_0_WIDTH (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_START_CC1_l0_pusch_params_rb_start_s0_0_MASK (0x0000007F)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_CC1_l0_pusch_params_rb_len_1_LSB        (8)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_CC1_l0_pusch_params_rb_len_1_WIDTH      (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_CC1_l0_pusch_params_rb_len_1_MASK       (0x00007F00)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_CC1_l0_pusch_params_rb_len_0_LSB        (0)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_CC1_l0_pusch_params_rb_len_0_WIDTH      (7)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_LEN_CC1_l0_pusch_params_rb_len_0_MASK       (0x0000007F)

#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_CC1_l0_pusch_params_rb_num_db0_LSB   (0)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_CC1_l0_pusch_params_rb_num_db0_WIDTH (13)
#define FEC_LTPC_L0_PUSCH_PARAMS_RB_NUM_DB_CC1_l0_pusch_params_rb_num_db0_MASK  (0x00001FFF)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_3_LSB  (24)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_3_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_3_MASK (0x7F000000)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_2_LSB  (16)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_2_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_2_MASK (0x007F0000)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_1_LSB  (8)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_1_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_1_MASK (0x00007F00)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_0_LSB  (0)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_0_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S0_l0_pucch_params_rb_start_s0_0_MASK (0x0000007F)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_3_LSB  (24)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_3_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_3_MASK (0x7F000000)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_2_LSB  (16)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_2_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_2_MASK (0x007F0000)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_1_LSB  (8)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_1_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_1_MASK (0x00007F00)

#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_0_LSB  (0)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_0_WIDTH (7)
#define FEC_LTPC_L0_PUCCH_PARAMS_RB_START_S1_l0_pucch_params_rb_start_s1_0_MASK (0x0000007F)

#define FEC_LTPC_L0_SRS_POWER_pa_vcc_idx_LSB                                    (28)
#define FEC_LTPC_L0_SRS_POWER_pa_vcc_idx_WIDTH                                  (4)
#define FEC_LTPC_L0_SRS_POWER_pa_vcc_idx_MASK                                   (0xF0000000)

#define FEC_LTPC_L0_SRS_POWER_pa_gain_mode_idx_LSB                              (24)
#define FEC_LTPC_L0_SRS_POWER_pa_gain_mode_idx_WIDTH                            (3)
#define FEC_LTPC_L0_SRS_POWER_pa_gain_mode_idx_MASK                             (0x07000000)

#define FEC_LTPC_L0_SRS_POWER_p_out_LSB                                         (0)
#define FEC_LTPC_L0_SRS_POWER_p_out_WIDTH                                       (17)
#define FEC_LTPC_L0_SRS_POWER_p_out_MASK                                        (0x0001FFFF)

#define FEC_LTPC_L0_SRS_POWER_SHARING_power_sharing_cc1_LSB                     (16)
#define FEC_LTPC_L0_SRS_POWER_SHARING_power_sharing_cc1_WIDTH                   (16)
#define FEC_LTPC_L0_SRS_POWER_SHARING_power_sharing_cc1_MASK                    (0xFFFF0000)

#define FEC_LTPC_L0_SRS_POWER_SHARING_power_sharing_cc0_LSB                     (0)
#define FEC_LTPC_L0_SRS_POWER_SHARING_power_sharing_cc0_WIDTH                   (16)
#define FEC_LTPC_L0_SRS_POWER_SHARING_power_sharing_cc0_MASK                    (0x0000FFFF)

#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_l0_srs_cpl_gain_db_LSB               (16)
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_l0_srs_cpl_gain_db_WIDTH             (16)
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_l0_srs_cpl_gain_db_MASK              (0xFFFF0000)

#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_pa_nominal_gain_db_LSB               (0)
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_pa_nominal_gain_db_WIDTH             (16)
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_pa_nominal_gain_db_MASK              (0x0000FFFF)

#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_CC1_l0_srs_cpl_gain_db_cc1_LSB       (16)
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_CC1_l0_srs_cpl_gain_db_cc1_WIDTH     (16)
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_CC1_l0_srs_cpl_gain_db_cc1_MASK      (0xFFFF0000)

#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_CC1_pa_nominal_gain_db_LSB           (0)
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_CC1_pa_nominal_gain_db_WIDTH         (16)
#define FEC_LTPC_L0_SRS_PA_NOMINAL_GAIN_DB_CC1_pa_nominal_gain_db_MASK          (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_POWER_l0_slot0_pa_vcc_idx_LSB                         (28)
#define FEC_LTPC_L0_SLOT0_POWER_l0_slot0_pa_vcc_idx_WIDTH                       (4)
#define FEC_LTPC_L0_SLOT0_POWER_l0_slot0_pa_vcc_idx_MASK                        (0xF0000000)

#define FEC_LTPC_L0_SLOT0_POWER_l0_slot0_pa_gain_mode_idx_LSB                   (24)
#define FEC_LTPC_L0_SLOT0_POWER_l0_slot0_pa_gain_mode_idx_WIDTH                 (3)
#define FEC_LTPC_L0_SLOT0_POWER_l0_slot0_pa_gain_mode_idx_MASK                  (0x07000000)

#define FEC_LTPC_L0_SLOT0_POWER_l0_slot0_p_out_LSB                              (0)
#define FEC_LTPC_L0_SLOT0_POWER_l0_slot0_p_out_WIDTH                            (17)
#define FEC_LTPC_L0_SLOT0_POWER_l0_slot0_p_out_MASK                             (0x0001FFFF)

#define FEC_LTPC_L0_SLOT0_POWER_SHARING_power_sharing_cc1_LSB                   (16)
#define FEC_LTPC_L0_SLOT0_POWER_SHARING_power_sharing_cc1_WIDTH                 (16)
#define FEC_LTPC_L0_SLOT0_POWER_SHARING_power_sharing_cc1_MASK                  (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_POWER_SHARING_power_sharing_cc0_LSB                   (0)
#define FEC_LTPC_L0_SLOT0_POWER_SHARING_power_sharing_cc0_WIDTH                 (16)
#define FEC_LTPC_L0_SLOT0_POWER_SHARING_power_sharing_cc0_MASK                  (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0_l0_slot0_cpl_gain_db_0_LSB       (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0_l0_slot0_cpl_gain_db_0_WIDTH     (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0_l0_slot0_cpl_gain_db_0_MASK      (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0_l0_slot0_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0_l0_slot0_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_0_l0_slot0_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1_l0_slot0_cpl_gain_db_1_LSB       (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1_l0_slot0_cpl_gain_db_1_WIDTH     (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1_l0_slot0_cpl_gain_db_1_MASK      (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1_l0_slot0_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1_l0_slot0_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_1_l0_slot0_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2_l0_slot0_cpl_gain_db_2_LSB       (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2_l0_slot0_cpl_gain_db_2_WIDTH     (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2_l0_slot0_cpl_gain_db_2_MASK      (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2_l0_slot0_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2_l0_slot0_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_2_l0_slot0_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3_l0_slot0_cpl_gain_db_3_LSB       (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3_l0_slot0_cpl_gain_db_3_WIDTH     (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3_l0_slot0_cpl_gain_db_3_MASK      (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3_l0_slot0_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3_l0_slot0_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_3_l0_slot0_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0_l0_slot1_cpl_gain_db_0_LSB       (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0_l0_slot1_cpl_gain_db_0_WIDTH     (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0_l0_slot1_cpl_gain_db_0_MASK      (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0_l0_slot1_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0_l0_slot1_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_0_l0_slot1_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1_l0_slot1_cpl_gain_db_1_LSB       (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1_l0_slot1_cpl_gain_db_1_WIDTH     (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1_l0_slot1_cpl_gain_db_1_MASK      (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1_l0_slot1_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1_l0_slot1_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_1_l0_slot1_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2_l0_slot1_cpl_gain_db_2_LSB       (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2_l0_slot1_cpl_gain_db_2_WIDTH     (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2_l0_slot1_cpl_gain_db_2_MASK      (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2_l0_slot1_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2_l0_slot1_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_2_l0_slot1_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3_l0_slot1_cpl_gain_db_3_LSB       (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3_l0_slot1_cpl_gain_db_3_WIDTH     (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3_l0_slot1_cpl_gain_db_3_MASK      (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3_l0_slot1_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3_l0_slot1_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_3_l0_slot1_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L0_PRACH_PARAMS_RB_START_zc_num_db_LSB                         (16)
#define FEC_LTPC_L0_PRACH_PARAMS_RB_START_zc_num_db_WIDTH                       (13)
#define FEC_LTPC_L0_PRACH_PARAMS_RB_START_zc_num_db_MASK                        (0x1FFF0000)

#define FEC_LTPC_L0_PRACH_PARAMS_RB_START_rb_start_LSB                          (0)
#define FEC_LTPC_L0_PRACH_PARAMS_RB_START_rb_start_WIDTH                        (7)
#define FEC_LTPC_L0_PRACH_PARAMS_RB_START_rb_start_MASK                         (0x0000007F)

#define FEC_LTPC_L0_PRACH_PA_NOMINAL_GAIN_DB_0_l0_prach_cpl_gain_db_LSB         (16)
#define FEC_LTPC_L0_PRACH_PA_NOMINAL_GAIN_DB_0_l0_prach_cpl_gain_db_WIDTH       (16)
#define FEC_LTPC_L0_PRACH_PA_NOMINAL_GAIN_DB_0_l0_prach_cpl_gain_db_MASK        (0xFFFF0000)

#define FEC_LTPC_L0_PRACH_PA_NOMINAL_GAIN_DB_0_l0_prach_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L0_PRACH_PA_NOMINAL_GAIN_DB_0_l0_prach_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L0_PRACH_PA_NOMINAL_GAIN_DB_0_l0_prach_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L0_PRACH_ANTI_DROOPING_l0_prach_accu_anti_droop_analog_db_0_LSB (16)
#define FEC_LTPC_L0_PRACH_ANTI_DROOPING_l0_prach_accu_anti_droop_analog_db_0_WIDTH (16)
#define FEC_LTPC_L0_PRACH_ANTI_DROOPING_l0_prach_accu_anti_droop_analog_db_0_MASK (0xFFFF0000)

#define FEC_LTPC_L0_PRACH_ANTI_DROOPING_l0_prach_g_nor_anti_drooping_0_LSB      (0)
#define FEC_LTPC_L0_PRACH_ANTI_DROOPING_l0_prach_g_nor_anti_drooping_0_WIDTH    (16)
#define FEC_LTPC_L0_PRACH_ANTI_DROOPING_l0_prach_g_nor_anti_drooping_0_MASK     (0x0000FFFF)

#define FEC_LTPC_L0_PRACH_PARAMS_FORMAT_l0_format_LSB                           (0)
#define FEC_LTPC_L0_PRACH_PARAMS_FORMAT_l0_format_WIDTH                         (3)
#define FEC_LTPC_L0_PRACH_PARAMS_FORMAT_l0_format_MASK                          (0x00000007)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_pga_table_LSB                          (31)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_pga_table_WIDTH                        (1)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_pga_table_MASK                         (0x80000000)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_pga_table_BIT                          (0x80000000)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_gain_idx_LSB                           (24)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_gain_idx_WIDTH                         (7)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_rf_gain_idx_MASK                          (0x7F000000)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_det_gain_idx_LSB                          (16)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_det_gain_idx_WIDTH                        (8)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_det_gain_idx_MASK                         (0x00FF0000)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_mode_LSB                               (12)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_mode_WIDTH                             (2)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_mode_MASK                              (0x00003000)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm1_LSB                                   (9)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm1_WIDTH                                 (1)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm1_MASK                                  (0x00000200)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm1_BIT                                   (0x00000200)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm0_LSB                                   (8)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm0_WIDTH                                 (1)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm0_MASK                                  (0x00000100)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_vm0_BIT                                   (0x00000100)

#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_vcc_idx_LSB                            (0)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_vcc_idx_WIDTH                          (8)
#define FEC_LTPC_L0_FOR_TPC_HW_VAL_l0_pa_vcc_idx_MASK                           (0x000000FF)

#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_lna_code_LSB                            (24)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_lna_code_WIDTH                          (8)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_lna_code_MASK                           (0xFF000000)

#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_pga_code_LSB                            (16)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_pga_code_WIDTH                          (8)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_pga_code_MASK                           (0x00FF0000)

#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_bb_backoff_LSB                          (0)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_bb_backoff_WIDTH                        (16)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_l0_bb_backoff_MASK                         (0x0000FFFF)

#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1_l0_lna_code_LSB                        (24)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1_l0_lna_code_WIDTH                      (8)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1_l0_lna_code_MASK                       (0xFF000000)

#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1_l0_pga_code_LSB                        (16)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1_l0_pga_code_WIDTH                      (8)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1_l0_pga_code_MASK                       (0x00FF0000)

#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1_l0_bb_backoff_cc1_LSB                  (0)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1_l0_bb_backoff_cc1_WIDTH                (16)
#define FEC_LTPC_L0_FORCE_BB_BACKOFF_CC1_l0_bb_backoff_cc1_MASK                 (0x0000FFFF)

#define FEC_LTPC_L0_COUPLER_LOSS_l0_coupler_loss_LSB                            (0)
#define FEC_LTPC_L0_COUPLER_LOSS_l0_coupler_loss_WIDTH                          (16)
#define FEC_LTPC_L0_COUPLER_LOSS_l0_coupler_loss_MASK                           (0x0000FFFF)

#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_rf_pga_table_LSB                      (31)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_rf_pga_table_WIDTH                    (1)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_rf_pga_table_MASK                     (0x80000000)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_rf_pga_table_BIT                      (0x80000000)

#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_rf_gain_idx_LSB                       (24)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_rf_gain_idx_WIDTH                     (7)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_rf_gain_idx_MASK                      (0x7F000000)

#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_det_gain_idx_LSB                      (16)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_det_gain_idx_WIDTH                    (8)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_det_gain_idx_MASK                     (0x00FF0000)

#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_pa_mode_LSB                           (12)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_pa_mode_WIDTH                         (2)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_pa_mode_MASK                          (0x00003000)

#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_vm1_LSB                               (9)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_vm1_WIDTH                             (1)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_vm1_MASK                              (0x00000200)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_vm1_BIT                               (0x00000200)

#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_vm0_LSB                               (8)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_vm0_WIDTH                             (1)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_vm0_MASK                              (0x00000100)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_vm0_BIT                               (0x00000100)

#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_pa_vcc_idx_LSB                        (0)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_pa_vcc_idx_WIDTH                      (8)
#define FEC_LTPC_L0_FOR_TPC_SRS_HW_VAL_l0_pa_vcc_idx_MASK                       (0x000000FF)

#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_l0_lna_code_LSB                        (24)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_l0_lna_code_WIDTH                      (8)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_l0_lna_code_MASK                       (0xFF000000)

#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_l0_pga_code_LSB                        (16)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_l0_pga_code_WIDTH                      (8)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_l0_pga_code_MASK                       (0x00FF0000)

#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_l0_bb_backoff_LSB                      (0)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_l0_bb_backoff_WIDTH                    (16)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_l0_bb_backoff_MASK                     (0x0000FFFF)

#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1_l0_lna_code_LSB                    (24)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1_l0_lna_code_WIDTH                  (8)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1_l0_lna_code_MASK                   (0xFF000000)

#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1_l0_pga_code_LSB                    (16)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1_l0_pga_code_WIDTH                  (8)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1_l0_pga_code_MASK                   (0x00FF0000)

#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1_l0_bb_backoff_cc1_LSB              (0)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1_l0_bb_backoff_cc1_WIDTH            (16)
#define FEC_LTPC_L0_FORCE_SRS_BB_BACKOFF_CC1_l0_bb_backoff_cc1_MASK             (0x0000FFFF)

#define FEC_LTPC_L0_COUPLER_LOSS_SRS0_l0_coupler_loss_LSB                       (0)
#define FEC_LTPC_L0_COUPLER_LOSS_SRS0_l0_coupler_loss_WIDTH                     (16)
#define FEC_LTPC_L0_COUPLER_LOSS_SRS0_l0_coupler_loss_MASK                      (0x0000FFFF)

#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_rf_pga_table_LSB                     (31)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_rf_pga_table_WIDTH                   (1)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_rf_pga_table_MASK                    (0x80000000)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_rf_pga_table_BIT                     (0x80000000)

#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_rf_gain_idx_LSB                      (24)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_rf_gain_idx_WIDTH                    (7)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_rf_gain_idx_MASK                     (0x7F000000)

#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_det_gain_idx_LSB                     (16)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_det_gain_idx_WIDTH                   (8)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_det_gain_idx_MASK                    (0x00FF0000)

#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_pa_mode_LSB                          (12)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_pa_mode_WIDTH                        (2)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_pa_mode_MASK                         (0x00003000)

#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_vm1_LSB                              (9)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_vm1_WIDTH                            (1)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_vm1_MASK                             (0x00000200)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_vm1_BIT                              (0x00000200)

#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_vm0_LSB                              (8)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_vm0_WIDTH                            (1)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_vm0_MASK                             (0x00000100)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_vm0_BIT                              (0x00000100)

#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_pa_vcc_idx_LSB                       (0)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_pa_vcc_idx_WIDTH                     (8)
#define FEC_LTPC_L0_FOR_TPC_SRS1_HW_VAL_l0_pa_vcc_idx_MASK                      (0x000000FF)

#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_l0_lna_code_LSB                       (24)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_l0_lna_code_WIDTH                     (8)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_l0_lna_code_MASK                      (0xFF000000)

#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_l0_pga_code_LSB                       (16)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_l0_pga_code_WIDTH                     (8)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_l0_pga_code_MASK                      (0x00FF0000)

#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_l0_bb_backoff_LSB                     (0)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_l0_bb_backoff_WIDTH                   (16)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_l0_bb_backoff_MASK                    (0x0000FFFF)

#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1_l0_lna_code_LSB                   (24)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1_l0_lna_code_WIDTH                 (8)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1_l0_lna_code_MASK                  (0xFF000000)

#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1_l0_pga_code_LSB                   (16)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1_l0_pga_code_WIDTH                 (8)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1_l0_pga_code_MASK                  (0x00FF0000)

#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1_l0_bb_backoff_cc1_LSB             (0)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1_l0_bb_backoff_cc1_WIDTH           (16)
#define FEC_LTPC_L0_FORCE_SRS1_BB_BACKOFF_CC1_l0_bb_backoff_cc1_MASK            (0x0000FFFF)

#define FEC_LTPC_L0_COUPLER_LOSS_SRS1_l0_coupler_loss_LSB                       (0)
#define FEC_LTPC_L0_COUPLER_LOSS_SRS1_l0_coupler_loss_WIDTH                     (16)
#define FEC_LTPC_L0_COUPLER_LOSS_SRS1_l0_coupler_loss_MASK                      (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot0_cpl_gain_db_0_LSB   (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot0_cpl_gain_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot0_cpl_gain_db_0_MASK  (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot0_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot0_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot0_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot0_cpl_gain_db_1_LSB   (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot0_cpl_gain_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot0_cpl_gain_db_1_MASK  (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot0_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot0_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot0_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot0_cpl_gain_db_2_LSB   (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot0_cpl_gain_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot0_cpl_gain_db_2_MASK  (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot0_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot0_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot0_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot0_cpl_gain_db_3_LSB   (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot0_cpl_gain_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot0_cpl_gain_db_3_MASK  (0xFFFF0000)

#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot0_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot0_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot0_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot1_cpl_gain_db_0_LSB   (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot1_cpl_gain_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot1_cpl_gain_db_0_MASK  (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot1_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot1_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l0_slot1_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot1_cpl_gain_db_1_LSB   (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot1_cpl_gain_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot1_cpl_gain_db_1_MASK  (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot1_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot1_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l0_slot1_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot1_cpl_gain_db_2_LSB   (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot1_cpl_gain_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot1_cpl_gain_db_2_MASK  (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot1_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot1_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l0_slot1_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot1_cpl_gain_db_3_LSB   (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot1_cpl_gain_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot1_cpl_gain_db_3_MASK  (0xFFFF0000)

#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot1_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot1_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L0_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l0_slot1_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L1_TPC_MODE_l1_dpd_fac_cal_LSB                                 (3)
#define FEC_LTPC_L1_TPC_MODE_l1_dpd_fac_cal_WIDTH                               (1)
#define FEC_LTPC_L1_TPC_MODE_l1_dpd_fac_cal_MASK                                (0x00000008)
#define FEC_LTPC_L1_TPC_MODE_l1_dpd_fac_cal_BIT                                 (0x00000008)

#define FEC_LTPC_L1_TPC_MODE_l1_mode_LSB                                        (1)
#define FEC_LTPC_L1_TPC_MODE_l1_mode_WIDTH                                      (2)
#define FEC_LTPC_L1_TPC_MODE_l1_mode_MASK                                       (0x00000006)

#define FEC_LTPC_L1_TPC_MODE_l1_close_loop_dis_LSB                              (0)
#define FEC_LTPC_L1_TPC_MODE_l1_close_loop_dis_WIDTH                            (1)
#define FEC_LTPC_L1_TPC_MODE_l1_close_loop_dis_MASK                             (0x00000001)
#define FEC_LTPC_L1_TPC_MODE_l1_close_loop_dis_BIT                              (0x00000001)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tpc_req_bmp_LSB                             (16)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tpc_req_bmp_WIDTH                           (16)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tpc_req_bmp_MASK                            (0xFFFF0000)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_subframe_LSB                             (8)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_subframe_WIDTH                           (4)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_subframe_MASK                            (0x00000F00)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_mcs_LSB                                     (4)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_mcs_WIDTH                                   (4)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_mcs_MASK                                    (0x000000F0)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_is_special_sf_LSB                           (3)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_is_special_sf_WIDTH                         (1)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_is_special_sf_MASK                          (0x00000008)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_is_special_sf_BIT                           (0x00000008)

#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_1st_LSB                                  (0)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_1st_WIDTH                                (1)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_1st_MASK                                 (0x00000001)
#define FEC_LTPC_L1_TX_SF_PARAMS_l1_tx_1st_BIT                                  (0x00000001)

#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tpc_req_bmp_LSB                          (16)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tpc_req_bmp_WIDTH                        (16)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tpc_req_bmp_MASK                         (0xFFFF0000)

#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tx_subframe_LSB                          (8)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tx_subframe_WIDTH                        (4)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tx_subframe_MASK                         (0x00000F00)

#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_mcs_LSB                                  (4)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_mcs_WIDTH                                (4)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_mcs_MASK                                 (0x000000F0)

#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_is_special_sf_LSB                        (3)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_is_special_sf_WIDTH                      (1)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_is_special_sf_MASK                       (0x00000008)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_is_special_sf_BIT                        (0x00000008)

#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tx_1st_LSB                               (0)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tx_1st_WIDTH                             (1)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tx_1st_MASK                              (0x00000001)
#define FEC_LTPC_L1_TX_SF_PARAM_CC1_l1_tx_1st_BIT                               (0x00000001)

#define FEC_LTPC_L1_TX_SFBDY_l1_tx_sfbdy_LSB                                    (0)
#define FEC_LTPC_L1_TX_SFBDY_l1_tx_sfbdy_WIDTH                                  (20)
#define FEC_LTPC_L1_TX_SFBDY_l1_tx_sfbdy_MASK                                   (0x000FFFFF)

#define FEC_LTPC_L1_TPC_ON_TIME_l1_tpc_on_time_LSB                              (0)
#define FEC_LTPC_L1_TPC_ON_TIME_l1_tpc_on_time_WIDTH                            (32)
#define FEC_LTPC_L1_TPC_ON_TIME_l1_tpc_on_time_MASK                             (0xFFFFFFFF)

#define FEC_LTPC_L1_SRS_TPC_ON_TIME_l1_srs_tpc_on_time_LSB                      (0)
#define FEC_LTPC_L1_SRS_TPC_ON_TIME_l1_srs_tpc_on_time_WIDTH                    (32)
#define FEC_LTPC_L1_SRS_TPC_ON_TIME_l1_srs_tpc_on_time_MASK                     (0xFFFFFFFF)

#define FEC_LTPC_L1_TPC_ON_TIME_OFFSET_l1_tpc_on_time_offset_LSB                (0)
#define FEC_LTPC_L1_TPC_ON_TIME_OFFSET_l1_tpc_on_time_offset_WIDTH              (32)
#define FEC_LTPC_L1_TPC_ON_TIME_OFFSET_l1_tpc_on_time_offset_MASK               (0xFFFFFFFF)

#define FEC_LTPC_L1_TX_CC_MASK_l1_cc1_en_LSB                                    (17)
#define FEC_LTPC_L1_TX_CC_MASK_l1_cc1_en_WIDTH                                  (1)
#define FEC_LTPC_L1_TX_CC_MASK_l1_cc1_en_MASK                                   (0x00020000)
#define FEC_LTPC_L1_TX_CC_MASK_l1_cc1_en_BIT                                    (0x00020000)

#define FEC_LTPC_L1_TX_CC_MASK_l1_cc0_en_LSB                                    (16)
#define FEC_LTPC_L1_TX_CC_MASK_l1_cc0_en_WIDTH                                  (1)
#define FEC_LTPC_L1_TX_CC_MASK_l1_cc0_en_MASK                                   (0x00010000)
#define FEC_LTPC_L1_TX_CC_MASK_l1_cc0_en_BIT                                    (0x00010000)

#define FEC_LTPC_L1_SYNC_ID_l1_sync_id_LSB                                      (0)
#define FEC_LTPC_L1_SYNC_ID_l1_sync_id_WIDTH                                    (32)
#define FEC_LTPC_L1_SYNC_ID_l1_sync_id_MASK                                     (0xFFFFFFFF)

#define FEC_LTPC_L1_RESET_ERROR_l1_reset_error_LSB                              (0)
#define FEC_LTPC_L1_RESET_ERROR_l1_reset_error_WIDTH                            (1)
#define FEC_LTPC_L1_RESET_ERROR_l1_reset_error_MASK                             (0x00000001)
#define FEC_LTPC_L1_RESET_ERROR_l1_reset_error_BIT                              (0x00000001)

#define FEC_LTPC_L1_CANCELREQUEST_l1_ul_cc_index_LSB                            (16)
#define FEC_LTPC_L1_CANCELREQUEST_l1_ul_cc_index_WIDTH                          (2)
#define FEC_LTPC_L1_CANCELREQUEST_l1_ul_cc_index_MASK                           (0x00030000)

#define FEC_LTPC_L1_CANCELREQUEST_l1_cancelrequest_LSB                          (0)
#define FEC_LTPC_L1_CANCELREQUEST_l1_cancelrequest_WIDTH                        (9)
#define FEC_LTPC_L1_CANCELREQUEST_l1_cancelrequest_MASK                         (0x000001FF)

#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_bmp_LSB    (8)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_bmp_WIDTH  (2)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_bmp_MASK   (0x00000300)

#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_cnt_LSB    (0)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_cnt_WIDTH  (8)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_l1_srs_params_srs_sym_cnt_MASK   (0x000000FF)

#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l1_srs_params_srs_sym_bmp_LSB (8)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l1_srs_params_srs_sym_bmp_WIDTH (2)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l1_srs_params_srs_sym_bmp_MASK (0x00000300)

#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l1_srs_params_srs_sym_cnt_LSB (0)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l1_srs_params_srs_sym_cnt_WIDTH (8)
#define FEC_LTPC_L1_SRS_PARAMS_SRS_SYM_CNT_BMP_CC1_l1_srs_params_srs_sym_cnt_MASK (0x000000FF)

#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym1_LSB         (16)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym1_WIDTH       (7)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym1_MASK        (0x007F0000)

#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym0_LSB         (0)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym0_WIDTH       (7)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_l1_srs_params_rb_start_sym0_MASK        (0x0000007F)

#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_num_db_LSB            (16)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_num_db_WIDTH          (13)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_num_db_MASK           (0x1FFF0000)

#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_len_LSB               (0)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_len_WIDTH             (7)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_l1_srs_params_rb_len_MASK              (0x0000007F)

#define FEC_LTPC_L1_SRS_PARAMS_RB_START_CC1_l1_srs_params_rb_start_sym1_LSB     (16)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_CC1_l1_srs_params_rb_start_sym1_WIDTH   (7)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_CC1_l1_srs_params_rb_start_sym1_MASK    (0x007F0000)

#define FEC_LTPC_L1_SRS_PARAMS_RB_START_CC1_l1_srs_params_rb_start_sym0_LSB     (0)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_CC1_l1_srs_params_rb_start_sym0_WIDTH   (7)
#define FEC_LTPC_L1_SRS_PARAMS_RB_START_CC1_l1_srs_params_rb_start_sym0_MASK    (0x0000007F)

#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_CC1_l1_srs_params_rb_num_db_LSB        (16)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_CC1_l1_srs_params_rb_num_db_WIDTH      (13)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_CC1_l1_srs_params_rb_num_db_MASK       (0x1FFF0000)

#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_CC1_l1_srs_params_rb_len_LSB           (0)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_CC1_l1_srs_params_rb_len_WIDTH         (7)
#define FEC_LTPC_L1_SRS_PARAMS_RB_LEN_DB_CC1_l1_srs_params_rb_len_MASK          (0x0000007F)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_1_LSB     (24)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_1_WIDTH   (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_1_MASK    (0x7F000000)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_0_LSB     (16)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_0_WIDTH   (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s1_0_MASK    (0x007F0000)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_1_LSB     (8)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_1_WIDTH   (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_1_MASK    (0x00007F00)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_0_LSB     (0)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_0_WIDTH   (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_l1_pusch_params_rb_start_s0_0_MASK    (0x0000007F)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_1_LSB            (8)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_1_WIDTH          (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_1_MASK           (0x00007F00)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_0_LSB            (0)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_0_WIDTH          (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_l1_pusch_params_rb_len_0_MASK           (0x0000007F)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db1_LSB       (16)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db1_WIDTH     (13)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db1_MASK      (0x1FFF0000)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db0_LSB       (0)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db0_WIDTH     (13)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_l1_pusch_params_rb_num_db0_MASK      (0x00001FFF)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s1_1_LSB (24)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s1_1_WIDTH (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s1_1_MASK (0x7F000000)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s1_0_LSB (16)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s1_0_WIDTH (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s1_0_MASK (0x007F0000)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s0_1_LSB (8)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s0_1_WIDTH (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s0_1_MASK (0x00007F00)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s0_0_LSB (0)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s0_0_WIDTH (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_START_CC1_l1_pusch_params_rb_start_s0_0_MASK (0x0000007F)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_CC1_l1_pusch_params_rb_len_1_LSB        (8)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_CC1_l1_pusch_params_rb_len_1_WIDTH      (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_CC1_l1_pusch_params_rb_len_1_MASK       (0x00007F00)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_CC1_l1_pusch_params_rb_len_0_LSB        (0)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_CC1_l1_pusch_params_rb_len_0_WIDTH      (7)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_LEN_CC1_l1_pusch_params_rb_len_0_MASK       (0x0000007F)

#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_CC1_l1_pusch_params_rb_num_db0_LSB   (0)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_CC1_l1_pusch_params_rb_num_db0_WIDTH (13)
#define FEC_LTPC_L1_PUSCH_PARAMS_RB_NUM_DB_CC1_l1_pusch_params_rb_num_db0_MASK  (0x00001FFF)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_3_LSB  (24)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_3_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_3_MASK (0x7F000000)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_2_LSB  (16)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_2_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_2_MASK (0x007F0000)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_1_LSB  (8)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_1_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_1_MASK (0x00007F00)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_0_LSB  (0)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_0_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S0_l1_pucch_params_rb_start_s0_0_MASK (0x0000007F)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_3_LSB  (24)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_3_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_3_MASK (0x7F000000)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_2_LSB  (16)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_2_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_2_MASK (0x007F0000)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_1_LSB  (8)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_1_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_1_MASK (0x00007F00)

#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_0_LSB  (0)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_0_WIDTH (7)
#define FEC_LTPC_L1_PUCCH_PARAMS_RB_START_S1_l1_pucch_params_rb_start_s1_0_MASK (0x0000007F)

#define FEC_LTPC_L1_SRS_POWER_pa_vcc_idx_LSB                                    (28)
#define FEC_LTPC_L1_SRS_POWER_pa_vcc_idx_WIDTH                                  (4)
#define FEC_LTPC_L1_SRS_POWER_pa_vcc_idx_MASK                                   (0xF0000000)

#define FEC_LTPC_L1_SRS_POWER_pa_gain_mode_idx_LSB                              (24)
#define FEC_LTPC_L1_SRS_POWER_pa_gain_mode_idx_WIDTH                            (3)
#define FEC_LTPC_L1_SRS_POWER_pa_gain_mode_idx_MASK                             (0x07000000)

#define FEC_LTPC_L1_SRS_POWER_p_out_LSB                                         (0)
#define FEC_LTPC_L1_SRS_POWER_p_out_WIDTH                                       (17)
#define FEC_LTPC_L1_SRS_POWER_p_out_MASK                                        (0x0001FFFF)

#define FEC_LTPC_L1_SRS_POWER_SHARING_power_sharing_cc1_LSB                     (16)
#define FEC_LTPC_L1_SRS_POWER_SHARING_power_sharing_cc1_WIDTH                   (16)
#define FEC_LTPC_L1_SRS_POWER_SHARING_power_sharing_cc1_MASK                    (0xFFFF0000)

#define FEC_LTPC_L1_SRS_POWER_SHARING_power_sharing_cc0_LSB                     (0)
#define FEC_LTPC_L1_SRS_POWER_SHARING_power_sharing_cc0_WIDTH                   (16)
#define FEC_LTPC_L1_SRS_POWER_SHARING_power_sharing_cc0_MASK                    (0x0000FFFF)

#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_l1_srs_cpl_gain_db_LSB               (16)
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_l1_srs_cpl_gain_db_WIDTH             (16)
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_l1_srs_cpl_gain_db_MASK              (0xFFFF0000)

#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_pa_nominal_gain_db_LSB               (0)
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_pa_nominal_gain_db_WIDTH             (16)
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_pa_nominal_gain_db_MASK              (0x0000FFFF)

#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_CC1_l1_srs_cpl_gain_db_cc1_LSB       (16)
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_CC1_l1_srs_cpl_gain_db_cc1_WIDTH     (16)
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_CC1_l1_srs_cpl_gain_db_cc1_MASK      (0xFFFF0000)

#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_CC1_pa_nominal_gain_db_LSB           (0)
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_CC1_pa_nominal_gain_db_WIDTH         (16)
#define FEC_LTPC_L1_SRS_PA_NOMINAL_GAIN_DB_CC1_pa_nominal_gain_db_MASK          (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_POWER_l1_slot0_pa_vcc_idx_LSB                         (28)
#define FEC_LTPC_L1_SLOT0_POWER_l1_slot0_pa_vcc_idx_WIDTH                       (4)
#define FEC_LTPC_L1_SLOT0_POWER_l1_slot0_pa_vcc_idx_MASK                        (0xF0000000)

#define FEC_LTPC_L1_SLOT0_POWER_l1_slot0_pa_gain_mode_idx_LSB                   (24)
#define FEC_LTPC_L1_SLOT0_POWER_l1_slot0_pa_gain_mode_idx_WIDTH                 (3)
#define FEC_LTPC_L1_SLOT0_POWER_l1_slot0_pa_gain_mode_idx_MASK                  (0x07000000)

#define FEC_LTPC_L1_SLOT0_POWER_l1_slot0_p_out_LSB                              (0)
#define FEC_LTPC_L1_SLOT0_POWER_l1_slot0_p_out_WIDTH                            (17)
#define FEC_LTPC_L1_SLOT0_POWER_l1_slot0_p_out_MASK                             (0x0001FFFF)

#define FEC_LTPC_L1_SLOT0_POWER_SHARING_power_sharing_cc1_LSB                   (16)
#define FEC_LTPC_L1_SLOT0_POWER_SHARING_power_sharing_cc1_WIDTH                 (16)
#define FEC_LTPC_L1_SLOT0_POWER_SHARING_power_sharing_cc1_MASK                  (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_POWER_SHARING_power_sharing_cc0_LSB                   (0)
#define FEC_LTPC_L1_SLOT0_POWER_SHARING_power_sharing_cc0_WIDTH                 (16)
#define FEC_LTPC_L1_SLOT0_POWER_SHARING_power_sharing_cc0_MASK                  (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0_l1_slot0_cpl_gain_db_0_LSB       (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0_l1_slot0_cpl_gain_db_0_WIDTH     (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0_l1_slot0_cpl_gain_db_0_MASK      (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0_l1_slot0_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0_l1_slot0_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_0_l1_slot0_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1_l1_slot0_cpl_gain_db_1_LSB       (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1_l1_slot0_cpl_gain_db_1_WIDTH     (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1_l1_slot0_cpl_gain_db_1_MASK      (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1_l1_slot0_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1_l1_slot0_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_1_l1_slot0_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2_l1_slot0_cpl_gain_db_2_LSB       (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2_l1_slot0_cpl_gain_db_2_WIDTH     (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2_l1_slot0_cpl_gain_db_2_MASK      (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2_l1_slot0_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2_l1_slot0_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_2_l1_slot0_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3_l1_slot0_cpl_gain_db_3_LSB       (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3_l1_slot0_cpl_gain_db_3_WIDTH     (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3_l1_slot0_cpl_gain_db_3_MASK      (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3_l1_slot0_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3_l1_slot0_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_3_l1_slot0_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0_l1_slot1_cpl_gain_db_0_LSB       (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0_l1_slot1_cpl_gain_db_0_WIDTH     (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0_l1_slot1_cpl_gain_db_0_MASK      (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0_l1_slot1_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0_l1_slot1_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_0_l1_slot1_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1_l1_slot1_cpl_gain_db_1_LSB       (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1_l1_slot1_cpl_gain_db_1_WIDTH     (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1_l1_slot1_cpl_gain_db_1_MASK      (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1_l1_slot1_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1_l1_slot1_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_1_l1_slot1_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2_l1_slot1_cpl_gain_db_2_LSB       (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2_l1_slot1_cpl_gain_db_2_WIDTH     (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2_l1_slot1_cpl_gain_db_2_MASK      (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2_l1_slot1_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2_l1_slot1_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_2_l1_slot1_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3_l1_slot1_cpl_gain_db_3_LSB       (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3_l1_slot1_cpl_gain_db_3_WIDTH     (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3_l1_slot1_cpl_gain_db_3_MASK      (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3_l1_slot1_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3_l1_slot1_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_3_l1_slot1_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L1_PRACH_PARAMS_RB_START_zc_num_db_LSB                         (16)
#define FEC_LTPC_L1_PRACH_PARAMS_RB_START_zc_num_db_WIDTH                       (13)
#define FEC_LTPC_L1_PRACH_PARAMS_RB_START_zc_num_db_MASK                        (0x1FFF0000)

#define FEC_LTPC_L1_PRACH_PARAMS_RB_START_rb_start_LSB                          (0)
#define FEC_LTPC_L1_PRACH_PARAMS_RB_START_rb_start_WIDTH                        (7)
#define FEC_LTPC_L1_PRACH_PARAMS_RB_START_rb_start_MASK                         (0x0000007F)

#define FEC_LTPC_L1_PRACH_PA_NOMINAL_GAIN_DB_0_l1_prach_cpl_gain_db_LSB         (16)
#define FEC_LTPC_L1_PRACH_PA_NOMINAL_GAIN_DB_0_l1_prach_cpl_gain_db_WIDTH       (16)
#define FEC_LTPC_L1_PRACH_PA_NOMINAL_GAIN_DB_0_l1_prach_cpl_gain_db_MASK        (0xFFFF0000)

#define FEC_LTPC_L1_PRACH_PA_NOMINAL_GAIN_DB_0_l1_prach_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L1_PRACH_PA_NOMINAL_GAIN_DB_0_l1_prach_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L1_PRACH_PA_NOMINAL_GAIN_DB_0_l1_prach_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L1_PRACH_ANTI_DROOPING_l1_prach_accu_anti_droop_analog_db_0_LSB (16)
#define FEC_LTPC_L1_PRACH_ANTI_DROOPING_l1_prach_accu_anti_droop_analog_db_0_WIDTH (16)
#define FEC_LTPC_L1_PRACH_ANTI_DROOPING_l1_prach_accu_anti_droop_analog_db_0_MASK (0xFFFF0000)

#define FEC_LTPC_L1_PRACH_ANTI_DROOPING_l1_prach_g_nor_anti_drooping_0_LSB      (0)
#define FEC_LTPC_L1_PRACH_ANTI_DROOPING_l1_prach_g_nor_anti_drooping_0_WIDTH    (16)
#define FEC_LTPC_L1_PRACH_ANTI_DROOPING_l1_prach_g_nor_anti_drooping_0_MASK     (0x0000FFFF)

#define FEC_LTPC_L1_PRACH_PARAMS_FORMAT_l1_format_LSB                           (0)
#define FEC_LTPC_L1_PRACH_PARAMS_FORMAT_l1_format_WIDTH                         (3)
#define FEC_LTPC_L1_PRACH_PARAMS_FORMAT_l1_format_MASK                          (0x00000007)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_pga_table_LSB                          (31)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_pga_table_WIDTH                        (1)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_pga_table_MASK                         (0x80000000)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_pga_table_BIT                          (0x80000000)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_gain_idx_LSB                           (24)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_gain_idx_WIDTH                         (7)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_rf_gain_idx_MASK                          (0x7F000000)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_det_gain_idx_LSB                          (16)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_det_gain_idx_WIDTH                        (8)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_det_gain_idx_MASK                         (0x00FF0000)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_mode_LSB                               (12)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_mode_WIDTH                             (2)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_mode_MASK                              (0x00003000)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm1_LSB                                   (9)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm1_WIDTH                                 (1)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm1_MASK                                  (0x00000200)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm1_BIT                                   (0x00000200)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm0_LSB                                   (8)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm0_WIDTH                                 (1)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm0_MASK                                  (0x00000100)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_vm0_BIT                                   (0x00000100)

#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_vcc_idx_LSB                            (0)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_vcc_idx_WIDTH                          (8)
#define FEC_LTPC_L1_FOR_TPC_HW_VAL_l1_pa_vcc_idx_MASK                           (0x000000FF)

#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_lna_code_LSB                            (24)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_lna_code_WIDTH                          (8)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_lna_code_MASK                           (0xFF000000)

#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_pga_code_LSB                            (16)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_pga_code_WIDTH                          (8)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_pga_code_MASK                           (0x00FF0000)

#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_bb_backoff_LSB                          (0)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_bb_backoff_WIDTH                        (16)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_l1_bb_backoff_MASK                         (0x0000FFFF)

#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1_l1_lna_code_LSB                        (24)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1_l1_lna_code_WIDTH                      (8)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1_l1_lna_code_MASK                       (0xFF000000)

#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1_l1_pga_code_LSB                        (16)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1_l1_pga_code_WIDTH                      (8)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1_l1_pga_code_MASK                       (0x00FF0000)

#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1_l1_bb_backoff_cc1_LSB                  (0)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1_l1_bb_backoff_cc1_WIDTH                (16)
#define FEC_LTPC_L1_FORCE_BB_BACKOFF_CC1_l1_bb_backoff_cc1_MASK                 (0x0000FFFF)

#define FEC_LTPC_L1_COUPLER_LOSS_l1_coupler_loss_LSB                            (0)
#define FEC_LTPC_L1_COUPLER_LOSS_l1_coupler_loss_WIDTH                          (16)
#define FEC_LTPC_L1_COUPLER_LOSS_l1_coupler_loss_MASK                           (0x0000FFFF)

#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_rf_pga_table_LSB                      (31)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_rf_pga_table_WIDTH                    (1)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_rf_pga_table_MASK                     (0x80000000)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_rf_pga_table_BIT                      (0x80000000)

#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_rf_gain_idx_LSB                       (24)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_rf_gain_idx_WIDTH                     (7)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_rf_gain_idx_MASK                      (0x7F000000)

#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_det_gain_idx_LSB                      (16)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_det_gain_idx_WIDTH                    (8)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_det_gain_idx_MASK                     (0x00FF0000)

#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_pa_mode_LSB                           (12)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_pa_mode_WIDTH                         (2)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_pa_mode_MASK                          (0x00003000)

#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_vm1_LSB                               (9)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_vm1_WIDTH                             (1)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_vm1_MASK                              (0x00000200)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_vm1_BIT                               (0x00000200)

#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_vm0_LSB                               (8)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_vm0_WIDTH                             (1)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_vm0_MASK                              (0x00000100)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_vm0_BIT                               (0x00000100)

#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_pa_vcc_idx_LSB                        (0)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_pa_vcc_idx_WIDTH                      (8)
#define FEC_LTPC_L1_FOR_TPC_SRS_HW_VAL_l1_pa_vcc_idx_MASK                       (0x000000FF)

#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_l1_lna_code_LSB                        (24)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_l1_lna_code_WIDTH                      (8)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_l1_lna_code_MASK                       (0xFF000000)

#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_l1_pga_code_LSB                        (16)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_l1_pga_code_WIDTH                      (8)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_l1_pga_code_MASK                       (0x00FF0000)

#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_l1_bb_backoff_LSB                      (0)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_l1_bb_backoff_WIDTH                    (16)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_l1_bb_backoff_MASK                     (0x0000FFFF)

#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1_l1_lna_code_LSB                    (24)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1_l1_lna_code_WIDTH                  (8)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1_l1_lna_code_MASK                   (0xFF000000)

#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1_l1_pga_code_LSB                    (16)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1_l1_pga_code_WIDTH                  (8)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1_l1_pga_code_MASK                   (0x00FF0000)

#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1_l1_bb_backoff_cc1_LSB              (0)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1_l1_bb_backoff_cc1_WIDTH            (16)
#define FEC_LTPC_L1_FORCE_SRS_BB_BACKOFF_CC1_l1_bb_backoff_cc1_MASK             (0x0000FFFF)

#define FEC_LTPC_L1_COUPLER_LOSS_SRS0_l1_coupler_loss_LSB                       (0)
#define FEC_LTPC_L1_COUPLER_LOSS_SRS0_l1_coupler_loss_WIDTH                     (16)
#define FEC_LTPC_L1_COUPLER_LOSS_SRS0_l1_coupler_loss_MASK                      (0x0000FFFF)

#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_rf_pga_table_LSB                     (31)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_rf_pga_table_WIDTH                   (1)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_rf_pga_table_MASK                    (0x80000000)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_rf_pga_table_BIT                     (0x80000000)

#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_rf_gain_idx_LSB                      (24)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_rf_gain_idx_WIDTH                    (7)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_rf_gain_idx_MASK                     (0x7F000000)

#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_det_gain_idx_LSB                     (16)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_det_gain_idx_WIDTH                   (8)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_det_gain_idx_MASK                    (0x00FF0000)

#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_pa_mode_LSB                          (12)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_pa_mode_WIDTH                        (2)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_pa_mode_MASK                         (0x00003000)

#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_vm1_LSB                              (9)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_vm1_WIDTH                            (1)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_vm1_MASK                             (0x00000200)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_vm1_BIT                              (0x00000200)

#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_vm0_LSB                              (8)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_vm0_WIDTH                            (1)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_vm0_MASK                             (0x00000100)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_vm0_BIT                              (0x00000100)

#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_pa_vcc_idx_LSB                       (0)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_pa_vcc_idx_WIDTH                     (8)
#define FEC_LTPC_L1_FOR_TPC_SRS1_HW_VAL_l1_pa_vcc_idx_MASK                      (0x000000FF)

#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_l1_lna_code_LSB                       (24)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_l1_lna_code_WIDTH                     (8)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_l1_lna_code_MASK                      (0xFF000000)

#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_l1_pga_code_LSB                       (16)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_l1_pga_code_WIDTH                     (8)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_l1_pga_code_MASK                      (0x00FF0000)

#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_l1_bb_backoff_LSB                     (0)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_l1_bb_backoff_WIDTH                   (16)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_l1_bb_backoff_MASK                    (0x0000FFFF)

#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1_l1_lna_code_LSB                   (24)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1_l1_lna_code_WIDTH                 (8)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1_l1_lna_code_MASK                  (0xFF000000)

#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1_l1_pga_code_LSB                   (16)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1_l1_pga_code_WIDTH                 (8)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1_l1_pga_code_MASK                  (0x00FF0000)

#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1_l1_bb_backoff_cc1_LSB             (0)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1_l1_bb_backoff_cc1_WIDTH           (16)
#define FEC_LTPC_L1_FORCE_SRS1_BB_BACKOFF_CC1_l1_bb_backoff_cc1_MASK            (0x0000FFFF)

#define FEC_LTPC_L1_COUPLER_LOSS_SRS1_l1_coupler_loss_LSB                       (0)
#define FEC_LTPC_L1_COUPLER_LOSS_SRS1_l1_coupler_loss_WIDTH                     (16)
#define FEC_LTPC_L1_COUPLER_LOSS_SRS1_l1_coupler_loss_MASK                      (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot0_cpl_gain_db_0_LSB   (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot0_cpl_gain_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot0_cpl_gain_db_0_MASK  (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot0_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot0_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot0_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot0_cpl_gain_db_1_LSB   (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot0_cpl_gain_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot0_cpl_gain_db_1_MASK  (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot0_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot0_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot0_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot0_cpl_gain_db_2_LSB   (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot0_cpl_gain_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot0_cpl_gain_db_2_MASK  (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot0_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot0_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot0_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot0_cpl_gain_db_3_LSB   (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot0_cpl_gain_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot0_cpl_gain_db_3_MASK  (0xFFFF0000)

#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot0_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot0_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT0_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot0_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot1_cpl_gain_db_0_LSB   (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot1_cpl_gain_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot1_cpl_gain_db_0_MASK  (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot1_pa_nominal_gain_db_0_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot1_pa_nominal_gain_db_0_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_0_l1_slot1_pa_nominal_gain_db_0_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot1_cpl_gain_db_1_LSB   (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot1_cpl_gain_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot1_cpl_gain_db_1_MASK  (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot1_pa_nominal_gain_db_1_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot1_pa_nominal_gain_db_1_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_1_l1_slot1_pa_nominal_gain_db_1_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot1_cpl_gain_db_2_LSB   (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot1_cpl_gain_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot1_cpl_gain_db_2_MASK  (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot1_pa_nominal_gain_db_2_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot1_pa_nominal_gain_db_2_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_2_l1_slot1_pa_nominal_gain_db_2_MASK (0x0000FFFF)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot1_cpl_gain_db_3_LSB   (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot1_cpl_gain_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot1_cpl_gain_db_3_MASK  (0xFFFF0000)

#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot1_pa_nominal_gain_db_3_LSB (0)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot1_pa_nominal_gain_db_3_WIDTH (16)
#define FEC_LTPC_L1_SLOT1_PA_NOMINAL_GAIN_DB_CC1_3_l1_slot1_pa_nominal_gain_db_3_MASK (0x0000FFFF)

#define FEC_LTPC_L0_DDPC_RPT0_slot0_pow_cc1_LSB                                 (16)
#define FEC_LTPC_L0_DDPC_RPT0_slot0_pow_cc1_WIDTH                               (16)
#define FEC_LTPC_L0_DDPC_RPT0_slot0_pow_cc1_MASK                                (0xFFFF0000)

#define FEC_LTPC_L0_DDPC_RPT0_slot0_pow_LSB                                     (0)
#define FEC_LTPC_L0_DDPC_RPT0_slot0_pow_WIDTH                                   (16)
#define FEC_LTPC_L0_DDPC_RPT0_slot0_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L0_DDPC_RPT1_slot1_pow_cc1_LSB                                 (16)
#define FEC_LTPC_L0_DDPC_RPT1_slot1_pow_cc1_WIDTH                               (16)
#define FEC_LTPC_L0_DDPC_RPT1_slot1_pow_cc1_MASK                                (0xFFFF0000)

#define FEC_LTPC_L0_DDPC_RPT1_slot1_pow_LSB                                     (0)
#define FEC_LTPC_L0_DDPC_RPT1_slot1_pow_WIDTH                                   (16)
#define FEC_LTPC_L0_DDPC_RPT1_slot1_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L0_DDPC_RPT2_srs_pow_cc1_LSB                                   (16)
#define FEC_LTPC_L0_DDPC_RPT2_srs_pow_cc1_WIDTH                                 (16)
#define FEC_LTPC_L0_DDPC_RPT2_srs_pow_cc1_MASK                                  (0xFFFF0000)

#define FEC_LTPC_L0_DDPC_RPT2_srs_pow_LSB                                       (0)
#define FEC_LTPC_L0_DDPC_RPT2_srs_pow_WIDTH                                     (16)
#define FEC_LTPC_L0_DDPC_RPT2_srs_pow_MASK                                      (0x0000FFFF)

#define FEC_LTPC_L0_DDPC_RPT3_srs_pow_cc1_LSB                                   (16)
#define FEC_LTPC_L0_DDPC_RPT3_srs_pow_cc1_WIDTH                                 (16)
#define FEC_LTPC_L0_DDPC_RPT3_srs_pow_cc1_MASK                                  (0xFFFF0000)

#define FEC_LTPC_L0_DDPC_RPT3_srs_pow_LSB                                       (0)
#define FEC_LTPC_L0_DDPC_RPT3_srs_pow_WIDTH                                     (16)
#define FEC_LTPC_L0_DDPC_RPT3_srs_pow_MASK                                      (0x0000FFFF)

#define FEC_LTPC_L0_DDPC_RPT4_prach_pow_LSB                                     (0)
#define FEC_LTPC_L0_DDPC_RPT4_prach_pow_WIDTH                                   (16)
#define FEC_LTPC_L0_DDPC_RPT4_prach_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT0_slot0_pow_cc1_LSB                                 (16)
#define FEC_LTPC_L1_DDPC_RPT0_slot0_pow_cc1_WIDTH                               (16)
#define FEC_LTPC_L1_DDPC_RPT0_slot0_pow_cc1_MASK                                (0xFFFF0000)

#define FEC_LTPC_L1_DDPC_RPT0_slot0_pow_LSB                                     (0)
#define FEC_LTPC_L1_DDPC_RPT0_slot0_pow_WIDTH                                   (16)
#define FEC_LTPC_L1_DDPC_RPT0_slot0_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT1_slot1_pow_cc1_LSB                                 (16)
#define FEC_LTPC_L1_DDPC_RPT1_slot1_pow_cc1_WIDTH                               (16)
#define FEC_LTPC_L1_DDPC_RPT1_slot1_pow_cc1_MASK                                (0xFFFF0000)

#define FEC_LTPC_L1_DDPC_RPT1_slot1_pow_LSB                                     (0)
#define FEC_LTPC_L1_DDPC_RPT1_slot1_pow_WIDTH                                   (16)
#define FEC_LTPC_L1_DDPC_RPT1_slot1_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT2_srs_pow_cc1_LSB                                   (16)
#define FEC_LTPC_L1_DDPC_RPT2_srs_pow_cc1_WIDTH                                 (16)
#define FEC_LTPC_L1_DDPC_RPT2_srs_pow_cc1_MASK                                  (0xFFFF0000)

#define FEC_LTPC_L1_DDPC_RPT2_srs_pow_LSB                                       (0)
#define FEC_LTPC_L1_DDPC_RPT2_srs_pow_WIDTH                                     (16)
#define FEC_LTPC_L1_DDPC_RPT2_srs_pow_MASK                                      (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT3_srs_pow_cc1_LSB                                   (16)
#define FEC_LTPC_L1_DDPC_RPT3_srs_pow_cc1_WIDTH                                 (16)
#define FEC_LTPC_L1_DDPC_RPT3_srs_pow_cc1_MASK                                  (0xFFFF0000)

#define FEC_LTPC_L1_DDPC_RPT3_srs_pow_LSB                                       (0)
#define FEC_LTPC_L1_DDPC_RPT3_srs_pow_WIDTH                                     (16)
#define FEC_LTPC_L1_DDPC_RPT3_srs_pow_MASK                                      (0x0000FFFF)

#define FEC_LTPC_L1_DDPC_RPT4_prach_pow_LSB                                     (0)
#define FEC_LTPC_L1_DDPC_RPT4_prach_pow_WIDTH                                   (16)
#define FEC_LTPC_L1_DDPC_RPT4_prach_pow_MASK                                    (0x0000FFFF)

#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_DAT_LSB                                 (16)
#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_DAT_WIDTH                               (4)
#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_DAT_MASK                                (0x000F0000)

#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_OFS_LSB                                 (0)
#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_OFS_WIDTH                               (15)
#define FEC_LTPC_DDPC_DETBPI_CON_DETBPI_OFS_MASK                                (0x00007FFF)

#define FEC_LTPC_DDPC_RFDET_CON_MEAS_SEL_LSB                                    (16)
#define FEC_LTPC_DDPC_RFDET_CON_MEAS_SEL_WIDTH                                  (3)
#define FEC_LTPC_DDPC_RFDET_CON_MEAS_SEL_MASK                                   (0x00070000)

#define FEC_LTPC_DDPC_RFDET_CON_RF_DET_OFS_LSB                                  (0)
#define FEC_LTPC_DDPC_RFDET_CON_RF_DET_OFS_WIDTH                                (15)
#define FEC_LTPC_DDPC_RFDET_CON_RF_DET_OFS_MASK                                 (0x00007FFF)

#define FEC_LTPC_DDPC_ADC_CON_ADC_OFF_LSB                                       (16)
#define FEC_LTPC_DDPC_ADC_CON_ADC_OFF_WIDTH                                     (15)
#define FEC_LTPC_DDPC_ADC_CON_ADC_OFF_MASK                                      (0x7FFF0000)

#define FEC_LTPC_DDPC_ADC_CON_ADC_ON_LSB                                        (0)
#define FEC_LTPC_DDPC_ADC_CON_ADC_ON_WIDTH                                      (15)
#define FEC_LTPC_DDPC_ADC_CON_ADC_ON_MASK                                       (0x00007FFF)

#define FEC_LTPC_DDPC_OFS_DDPC_OFS_LSB                                          (0)
#define FEC_LTPC_DDPC_OFS_DDPC_OFS_WIDTH                                        (15)
#define FEC_LTPC_DDPC_OFS_DDPC_OFS_MASK                                         (0x00007FFF)

#define FEC_LTPC_DDPC_SAMPLE_WAIT_SAMPLE_LSB                                    (19)
#define FEC_LTPC_DDPC_SAMPLE_WAIT_SAMPLE_WIDTH                                  (9)
#define FEC_LTPC_DDPC_SAMPLE_WAIT_SAMPLE_MASK                                   (0x0FF80000)

#define FEC_LTPC_DDPC_SAMPLE_LEAD_BIT_LSB                                       (15)
#define FEC_LTPC_DDPC_SAMPLE_LEAD_BIT_WIDTH                                     (4)
#define FEC_LTPC_DDPC_SAMPLE_LEAD_BIT_MASK                                      (0x00078000)

#define FEC_LTPC_DDPC_SAMPLE_MEAS_SAMPLE_LSB                                    (0)
#define FEC_LTPC_DDPC_SAMPLE_MEAS_SAMPLE_WIDTH                                  (15)
#define FEC_LTPC_DDPC_SAMPLE_MEAS_SAMPLE_MASK                                   (0x00007FFF)

#define FEC_LTPC_DDPC_SAMPLE_CC1_WAIT_SAMPLE_LSB                                (19)
#define FEC_LTPC_DDPC_SAMPLE_CC1_WAIT_SAMPLE_WIDTH                              (9)
#define FEC_LTPC_DDPC_SAMPLE_CC1_WAIT_SAMPLE_MASK                               (0x0FF80000)

#define FEC_LTPC_DDPC_SAMPLE_CC1_LEAD_BIT_LSB                                   (15)
#define FEC_LTPC_DDPC_SAMPLE_CC1_LEAD_BIT_WIDTH                                 (4)
#define FEC_LTPC_DDPC_SAMPLE_CC1_LEAD_BIT_MASK                                  (0x00078000)

#define FEC_LTPC_DDPC_SAMPLE_CC1_MEAS_SAMPLE_LSB                                (0)
#define FEC_LTPC_DDPC_SAMPLE_CC1_MEAS_SAMPLE_WIDTH                              (15)
#define FEC_LTPC_DDPC_SAMPLE_CC1_MEAS_SAMPLE_MASK                               (0x00007FFF)

#define FEC_LTPC_AT_RFDET_CON_MEAS_SEL_LSB                                      (16)
#define FEC_LTPC_AT_RFDET_CON_MEAS_SEL_WIDTH                                    (3)
#define FEC_LTPC_AT_RFDET_CON_MEAS_SEL_MASK                                     (0x00070000)

#define FEC_LTPC_AT_RFDET_CON_RF_DET_OFS_LSB                                    (0)
#define FEC_LTPC_AT_RFDET_CON_RF_DET_OFS_WIDTH                                  (15)
#define FEC_LTPC_AT_RFDET_CON_RF_DET_OFS_MASK                                   (0x00007FFF)

#define FEC_LTPC_AT_ADC_CON_ADC_OFF_LSB                                         (16)
#define FEC_LTPC_AT_ADC_CON_ADC_OFF_WIDTH                                       (15)
#define FEC_LTPC_AT_ADC_CON_ADC_OFF_MASK                                        (0x7FFF0000)

#define FEC_LTPC_AT_ADC_CON_ADC_ON_LSB                                          (0)
#define FEC_LTPC_AT_ADC_CON_ADC_ON_WIDTH                                        (15)
#define FEC_LTPC_AT_ADC_CON_ADC_ON_MASK                                         (0x00007FFF)

#define FEC_LTPC_AT_MEAS0_CON0_AT0_PAR_LSB                                      (28)
#define FEC_LTPC_AT_MEAS0_CON0_AT0_PAR_WIDTH                                    (4)
#define FEC_LTPC_AT_MEAS0_CON0_AT0_PAR_MASK                                     (0xF0000000)

#define FEC_LTPC_AT_MEAS0_CON0_AT0_OFS_LSB                                      (0)
#define FEC_LTPC_AT_MEAS0_CON0_AT0_OFS_WIDTH                                    (15)
#define FEC_LTPC_AT_MEAS0_CON0_AT0_OFS_MASK                                     (0x00007FFF)

#define FEC_LTPC_AT_MEAS0_CON1_AT0_MEAS_SAMPLE_LSB                              (16)
#define FEC_LTPC_AT_MEAS0_CON1_AT0_MEAS_SAMPLE_WIDTH                            (16)
#define FEC_LTPC_AT_MEAS0_CON1_AT0_MEAS_SAMPLE_MASK                             (0xFFFF0000)

#define FEC_LTPC_AT_MEAS0_CON1_AT0_WAIT_LEN_LSB                                 (0)
#define FEC_LTPC_AT_MEAS0_CON1_AT0_WAIT_LEN_WIDTH                               (16)
#define FEC_LTPC_AT_MEAS0_CON1_AT0_WAIT_LEN_MASK                                (0x0000FFFF)

#define FEC_LTPC_AT_MEAS1_CON0_AT1_PAR_LSB                                      (28)
#define FEC_LTPC_AT_MEAS1_CON0_AT1_PAR_WIDTH                                    (4)
#define FEC_LTPC_AT_MEAS1_CON0_AT1_PAR_MASK                                     (0xF0000000)

#define FEC_LTPC_AT_MEAS1_CON0_AT1_OFS_LSB                                      (0)
#define FEC_LTPC_AT_MEAS1_CON0_AT1_OFS_WIDTH                                    (15)
#define FEC_LTPC_AT_MEAS1_CON0_AT1_OFS_MASK                                     (0x00007FFF)

#define FEC_LTPC_AT_MEAS1_CON1_AT1_MEAS_SAMPLE_LSB                              (16)
#define FEC_LTPC_AT_MEAS1_CON1_AT1_MEAS_SAMPLE_WIDTH                            (16)
#define FEC_LTPC_AT_MEAS1_CON1_AT1_MEAS_SAMPLE_MASK                             (0xFFFF0000)

#define FEC_LTPC_AT_MEAS1_CON1_AT1_WAIT_LEN_LSB                                 (0)
#define FEC_LTPC_AT_MEAS1_CON1_AT1_WAIT_LEN_WIDTH                               (16)
#define FEC_LTPC_AT_MEAS1_CON1_AT1_WAIT_LEN_MASK                                (0x0000FFFF)

#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_DAT_LSB                                 (16)
#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_DAT_WIDTH                               (4)
#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_DAT_MASK                                (0x000F0000)

#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_OFS_LSB                                 (0)
#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_OFS_WIDTH                               (15)
#define FEC_LTPC_AT_DETBPI0_CON_DETBPI0_OFS_MASK                                (0x00007FFF)

#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_DAT_LSB                                 (16)
#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_DAT_WIDTH                               (4)
#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_DAT_MASK                                (0x000F0000)

#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_OFS_LSB                                 (0)
#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_OFS_WIDTH                               (15)
#define FEC_LTPC_AT_DETBPI1_CON_DETBPI1_OFS_MASK                                (0x00007FFF)

#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_EVT_LSB                               (16)
#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_EVT_WIDTH                             (4)
#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_EVT_MASK                              (0x000F0000)

#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_OFS_LSB                               (0)
#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_OFS_WIDTH                             (15)
#define FEC_LTPC_AT_DETMIPI0_CON_DETMIPI0_OFS_MASK                              (0x00007FFF)

#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_EVT_LSB                               (16)
#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_EVT_WIDTH                             (4)
#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_EVT_MASK                              (0x000F0000)

#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_OFS_LSB                               (0)
#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_OFS_WIDTH                             (15)
#define FEC_LTPC_AT_DETMIPI1_CON_DETMIPI1_OFS_MASK                              (0x00007FFF)

#define FEC_LTPC_EDC_RFDET_CON_MEAS_SEL_LSB                                     (16)
#define FEC_LTPC_EDC_RFDET_CON_MEAS_SEL_WIDTH                                   (3)
#define FEC_LTPC_EDC_RFDET_CON_MEAS_SEL_MASK                                    (0x00070000)

#define FEC_LTPC_EDC_RFDET_CON_RF_DET_OFS_LSB                                   (0)
#define FEC_LTPC_EDC_RFDET_CON_RF_DET_OFS_WIDTH                                 (15)
#define FEC_LTPC_EDC_RFDET_CON_RF_DET_OFS_MASK                                  (0x00007FFF)

#define FEC_LTPC_EDC_ADC_CON_ADC_OFF_LSB                                        (16)
#define FEC_LTPC_EDC_ADC_CON_ADC_OFF_WIDTH                                      (15)
#define FEC_LTPC_EDC_ADC_CON_ADC_OFF_MASK                                       (0x7FFF0000)

#define FEC_LTPC_EDC_ADC_CON_ADC_ON_LSB                                         (0)
#define FEC_LTPC_EDC_ADC_CON_ADC_ON_WIDTH                                       (15)
#define FEC_LTPC_EDC_ADC_CON_ADC_ON_MASK                                        (0x00007FFF)

#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_DAT_LSB                                  (16)
#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_DAT_WIDTH                                (4)
#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_DAT_MASK                                 (0x000F0000)

#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_OFS_LSB                                  (0)
#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_OFS_WIDTH                                (15)
#define FEC_LTPC_EDC_DETBPI_CON_DETBPI_OFS_MASK                                 (0x00007FFF)

#define FEC_LTPC_TDE_MEAS_CON0_TDE_EN_LSB                                       (28)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_EN_WIDTH                                     (1)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_EN_MASK                                      (0x10000000)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_EN_BIT                                       (0x10000000)

#define FEC_LTPC_TDE_MEAS_CON0_TDE_OFS_LSB                                      (0)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_OFS_WIDTH                                    (15)
#define FEC_LTPC_TDE_MEAS_CON0_TDE_OFS_MASK                                     (0x00007FFF)

#define FEC_LTPC_TDE_MEAS_CON1_MEAS_SAMPLE_LSB                                  (16)
#define FEC_LTPC_TDE_MEAS_CON1_MEAS_SAMPLE_WIDTH                                (16)
#define FEC_LTPC_TDE_MEAS_CON1_MEAS_SAMPLE_MASK                                 (0xFFFF0000)

#define FEC_LTPC_TDE_MEAS_CON1_SHIFT_LSB                                        (8)
#define FEC_LTPC_TDE_MEAS_CON1_SHIFT_WIDTH                                      (3)
#define FEC_LTPC_TDE_MEAS_CON1_SHIFT_MASK                                       (0x00000700)

#define FEC_LTPC_TDE_MEAS_CON1_WAIT_SAMPLE_LSB                                  (0)
#define FEC_LTPC_TDE_MEAS_CON1_WAIT_SAMPLE_WIDTH                                (8)
#define FEC_LTPC_TDE_MEAS_CON1_WAIT_SAMPLE_MASK                                 (0x000000FF)

#define FEC_LTPC_ED_MEAS_CON0_ED_OFS_LSB                                        (0)
#define FEC_LTPC_ED_MEAS_CON0_ED_OFS_WIDTH                                      (15)
#define FEC_LTPC_ED_MEAS_CON0_ED_OFS_MASK                                       (0x00007FFF)

#define FEC_LTPC_ED_MEAS_CON1_MEAS_SAMPLE_LSB                                   (16)
#define FEC_LTPC_ED_MEAS_CON1_MEAS_SAMPLE_WIDTH                                 (16)
#define FEC_LTPC_ED_MEAS_CON1_MEAS_SAMPLE_MASK                                  (0xFFFF0000)

#define FEC_LTPC_ED_MEAS_CON1_WAIT_SAMPLE_LSB                                   (0)
#define FEC_LTPC_ED_MEAS_CON1_WAIT_SAMPLE_WIDTH                                 (16)
#define FEC_LTPC_ED_MEAS_CON1_WAIT_SAMPLE_MASK                                  (0x0000FFFF)

#define FEC_LTPC_ED_MEAS_CON2_ED_OFS_LSB                                        (0)
#define FEC_LTPC_ED_MEAS_CON2_ED_OFS_WIDTH                                      (15)
#define FEC_LTPC_ED_MEAS_CON2_ED_OFS_MASK                                       (0x00007FFF)

#define FEC_LTPC_ED_MEAS_CON3_MEAS_SAMPLE_LSB                                   (16)
#define FEC_LTPC_ED_MEAS_CON3_MEAS_SAMPLE_WIDTH                                 (16)
#define FEC_LTPC_ED_MEAS_CON3_MEAS_SAMPLE_MASK                                  (0xFFFF0000)

#define FEC_LTPC_ED_MEAS_CON3_WAIT_SAMPLE_LSB                                   (0)
#define FEC_LTPC_ED_MEAS_CON3_WAIT_SAMPLE_WIDTH                                 (16)
#define FEC_LTPC_ED_MEAS_CON3_WAIT_SAMPLE_MASK                                  (0x0000FFFF)

#define FEC_LTPC_CIM3_MEAS_CON0_CIM3_OFS_LSB                                    (0)
#define FEC_LTPC_CIM3_MEAS_CON0_CIM3_OFS_WIDTH                                  (15)
#define FEC_LTPC_CIM3_MEAS_CON0_CIM3_OFS_MASK                                   (0x00007FFF)

#define FEC_LTPC_CIM3_MEAS_CON1_MEAS_SAMPLE_LSB                                 (16)
#define FEC_LTPC_CIM3_MEAS_CON1_MEAS_SAMPLE_WIDTH                               (16)
#define FEC_LTPC_CIM3_MEAS_CON1_MEAS_SAMPLE_MASK                                (0xFFFF0000)

#define FEC_LTPC_CIM3_MEAS_CON1_WAIT_SAMPLE_LSB                                 (0)
#define FEC_LTPC_CIM3_MEAS_CON1_WAIT_SAMPLE_WIDTH                               (16)
#define FEC_LTPC_CIM3_MEAS_CON1_WAIT_SAMPLE_MASK                                (0x0000FFFF)

#define FEC_LTPC_OTFC_MEAS_CON_EN_BIT_LSB                                       (0)
#define FEC_LTPC_OTFC_MEAS_CON_EN_BIT_WIDTH                                     (1)
#define FEC_LTPC_OTFC_MEAS_CON_EN_BIT_MASK                                      (0x00000001)
#define FEC_LTPC_OTFC_MEAS_CON_EN_BIT_BIT                                       (0x00000001)

#define FEC_LTPC_AT_MIPI0_CON_AT_MIPI_OFS_LSB                                   (0)
#define FEC_LTPC_AT_MIPI0_CON_AT_MIPI_OFS_WIDTH                                 (15)
#define FEC_LTPC_AT_MIPI0_CON_AT_MIPI_OFS_MASK                                  (0x00007FFF)

#define FEC_LTPC_AT_MIPI1_CON_AT_MIPI_OFS_LSB                                   (0)
#define FEC_LTPC_AT_MIPI1_CON_AT_MIPI_OFS_WIDTH                                 (15)
#define FEC_LTPC_AT_MIPI1_CON_AT_MIPI_OFS_MASK                                  (0x00007FFF)

#define FEC_LTPC_PGABSI_CON_ON_OFF_BASE_LSB                                     (16)
#define FEC_LTPC_PGABSI_CON_ON_OFF_BASE_WIDTH                                   (15)
#define FEC_LTPC_PGABSI_CON_ON_OFF_BASE_MASK                                    (0x7FFF0000)

#define FEC_LTPC_PGABSI_CON_OFF_ON_BASE_LSB                                     (0)
#define FEC_LTPC_PGABSI_CON_OFF_ON_BASE_WIDTH                                   (15)
#define FEC_LTPC_PGABSI_CON_OFF_ON_BASE_MASK                                    (0x00007FFF)

#define FEC_LTPC_PGABSI_CON1_INTER_SF_DLY_LSB                                   (16)
#define FEC_LTPC_PGABSI_CON1_INTER_SF_DLY_WIDTH                                 (16)
#define FEC_LTPC_PGABSI_CON1_INTER_SF_DLY_MASK                                  (0xFFFF0000)

#define FEC_LTPC_PGABSI_CON1_PRACH_SRS_ON_DLY_LSB                               (0)
#define FEC_LTPC_PGABSI_CON1_PRACH_SRS_ON_DLY_WIDTH                             (16)
#define FEC_LTPC_PGABSI_CON1_PRACH_SRS_ON_DLY_MASK                              (0x0000FFFF)

#define FEC_LTPC_PGABSI_CON2_SRS_PUXCH_DLY_LSB                                  (16)
#define FEC_LTPC_PGABSI_CON2_SRS_PUXCH_DLY_WIDTH                                (16)
#define FEC_LTPC_PGABSI_CON2_SRS_PUXCH_DLY_MASK                                 (0xFFFF0000)

#define FEC_LTPC_PGABSI_CON2_PUXCH_SRS_DLY_LSB                                  (0)
#define FEC_LTPC_PGABSI_CON2_PUXCH_SRS_DLY_WIDTH                                (16)
#define FEC_LTPC_PGABSI_CON2_PUXCH_SRS_DLY_MASK                                 (0x0000FFFF)

#define FEC_LTPC_PGABSI_CON3_SRSBL_PUXCH_DLY_LSB                                (16)
#define FEC_LTPC_PGABSI_CON3_SRSBL_PUXCH_DLY_WIDTH                              (16)
#define FEC_LTPC_PGABSI_CON3_SRSBL_PUXCH_DLY_MASK                               (0xFFFF0000)

#define FEC_LTPC_PGABSI_CON3_PUXCH_SRSBL_DLY_LSB                                (0)
#define FEC_LTPC_PGABSI_CON3_PUXCH_SRSBL_DLY_WIDTH                              (16)
#define FEC_LTPC_PGABSI_CON3_PUXCH_SRSBL_DLY_MASK                               (0x0000FFFF)

#define FEC_LTPC_DC2DC_CON_ON_OFF_BASE_LSB                                      (16)
#define FEC_LTPC_DC2DC_CON_ON_OFF_BASE_WIDTH                                    (15)
#define FEC_LTPC_DC2DC_CON_ON_OFF_BASE_MASK                                     (0x7FFF0000)

#define FEC_LTPC_DC2DC_CON_OFF_ON_BASE_LSB                                      (0)
#define FEC_LTPC_DC2DC_CON_OFF_ON_BASE_WIDTH                                    (15)
#define FEC_LTPC_DC2DC_CON_OFF_ON_BASE_MASK                                     (0x00007FFF)

#define FEC_LTPC_DC2DC_CON1_INTER_SF_DLY_LSB                                    (16)
#define FEC_LTPC_DC2DC_CON1_INTER_SF_DLY_WIDTH                                  (16)
#define FEC_LTPC_DC2DC_CON1_INTER_SF_DLY_MASK                                   (0xFFFF0000)

#define FEC_LTPC_DC2DC_CON1_PRACH_SRS_ON_DLY_LSB                                (0)
#define FEC_LTPC_DC2DC_CON1_PRACH_SRS_ON_DLY_WIDTH                              (16)
#define FEC_LTPC_DC2DC_CON1_PRACH_SRS_ON_DLY_MASK                               (0x0000FFFF)

#define FEC_LTPC_DC2DC_CON2_SRS_PUXCH_DLY_LSB                                   (16)
#define FEC_LTPC_DC2DC_CON2_SRS_PUXCH_DLY_WIDTH                                 (16)
#define FEC_LTPC_DC2DC_CON2_SRS_PUXCH_DLY_MASK                                  (0xFFFF0000)

#define FEC_LTPC_DC2DC_CON2_PUXCH_SRS_DLY_LSB                                   (0)
#define FEC_LTPC_DC2DC_CON2_PUXCH_SRS_DLY_WIDTH                                 (16)
#define FEC_LTPC_DC2DC_CON2_PUXCH_SRS_DLY_MASK                                  (0x0000FFFF)

#define FEC_LTPC_DC2DC_CON3_SRSBL_PUXCH_DLY_LSB                                 (16)
#define FEC_LTPC_DC2DC_CON3_SRSBL_PUXCH_DLY_WIDTH                               (16)
#define FEC_LTPC_DC2DC_CON3_SRSBL_PUXCH_DLY_MASK                                (0xFFFF0000)

#define FEC_LTPC_DC2DC_CON3_PUXCH_SRSBL_DLY_LSB                                 (0)
#define FEC_LTPC_DC2DC_CON3_PUXCH_SRSBL_DLY_WIDTH                               (16)
#define FEC_LTPC_DC2DC_CON3_PUXCH_SRSBL_DLY_MASK                                (0x0000FFFF)

#define FEC_LTPC_VBIAS_CON_ON_OFF_BASE_LSB                                      (16)
#define FEC_LTPC_VBIAS_CON_ON_OFF_BASE_WIDTH                                    (15)
#define FEC_LTPC_VBIAS_CON_ON_OFF_BASE_MASK                                     (0x7FFF0000)

#define FEC_LTPC_VBIAS_CON_OFF_ON_BASE_LSB                                      (0)
#define FEC_LTPC_VBIAS_CON_OFF_ON_BASE_WIDTH                                    (15)
#define FEC_LTPC_VBIAS_CON_OFF_ON_BASE_MASK                                     (0x00007FFF)

#define FEC_LTPC_VBIAS_CON1_INTER_SF_DLY_LSB                                    (16)
#define FEC_LTPC_VBIAS_CON1_INTER_SF_DLY_WIDTH                                  (16)
#define FEC_LTPC_VBIAS_CON1_INTER_SF_DLY_MASK                                   (0xFFFF0000)

#define FEC_LTPC_VBIAS_CON1_PRACH_SRS_ON_DLY_LSB                                (0)
#define FEC_LTPC_VBIAS_CON1_PRACH_SRS_ON_DLY_WIDTH                              (16)
#define FEC_LTPC_VBIAS_CON1_PRACH_SRS_ON_DLY_MASK                               (0x0000FFFF)

#define FEC_LTPC_VBIAS_CON2_SRS_PUXCH_DLY_LSB                                   (16)
#define FEC_LTPC_VBIAS_CON2_SRS_PUXCH_DLY_WIDTH                                 (16)
#define FEC_LTPC_VBIAS_CON2_SRS_PUXCH_DLY_MASK                                  (0xFFFF0000)

#define FEC_LTPC_VBIAS_CON2_PUXCH_SRS_DLY_LSB                                   (0)
#define FEC_LTPC_VBIAS_CON2_PUXCH_SRS_DLY_WIDTH                                 (16)
#define FEC_LTPC_VBIAS_CON2_PUXCH_SRS_DLY_MASK                                  (0x0000FFFF)

#define FEC_LTPC_VBIAS_CON3_SRSBL_PUXCH_DLY_LSB                                 (16)
#define FEC_LTPC_VBIAS_CON3_SRSBL_PUXCH_DLY_WIDTH                               (16)
#define FEC_LTPC_VBIAS_CON3_SRSBL_PUXCH_DLY_MASK                                (0xFFFF0000)

#define FEC_LTPC_VBIAS_CON3_PUXCH_SRSBL_DLY_LSB                                 (0)
#define FEC_LTPC_VBIAS_CON3_PUXCH_SRSBL_DLY_WIDTH                               (16)
#define FEC_LTPC_VBIAS_CON3_PUXCH_SRSBL_DLY_MASK                                (0x0000FFFF)

#define FEC_LTPC_VM_CON_ON_OFF_BASE_LSB                                         (16)
#define FEC_LTPC_VM_CON_ON_OFF_BASE_WIDTH                                       (15)
#define FEC_LTPC_VM_CON_ON_OFF_BASE_MASK                                        (0x7FFF0000)

#define FEC_LTPC_VM_CON_OFF_ON_BASE_LSB                                         (0)
#define FEC_LTPC_VM_CON_OFF_ON_BASE_WIDTH                                       (15)
#define FEC_LTPC_VM_CON_OFF_ON_BASE_MASK                                        (0x00007FFF)

#define FEC_LTPC_VM_CON1_INTER_SF_DLY_LSB                                       (16)
#define FEC_LTPC_VM_CON1_INTER_SF_DLY_WIDTH                                     (16)
#define FEC_LTPC_VM_CON1_INTER_SF_DLY_MASK                                      (0xFFFF0000)

#define FEC_LTPC_VM_CON1_PRACH_SRS_ON_DLY_LSB                                   (0)
#define FEC_LTPC_VM_CON1_PRACH_SRS_ON_DLY_WIDTH                                 (16)
#define FEC_LTPC_VM_CON1_PRACH_SRS_ON_DLY_MASK                                  (0x0000FFFF)

#define FEC_LTPC_VM_CON2_SRS_PUXCH_DLY_LSB                                      (16)
#define FEC_LTPC_VM_CON2_SRS_PUXCH_DLY_WIDTH                                    (16)
#define FEC_LTPC_VM_CON2_SRS_PUXCH_DLY_MASK                                     (0xFFFF0000)

#define FEC_LTPC_VM_CON2_PUXCH_SRS_DLY_LSB                                      (0)
#define FEC_LTPC_VM_CON2_PUXCH_SRS_DLY_WIDTH                                    (16)
#define FEC_LTPC_VM_CON2_PUXCH_SRS_DLY_MASK                                     (0x0000FFFF)

#define FEC_LTPC_VM_CON3_SRSBL_PUXCH_DLY_LSB                                    (16)
#define FEC_LTPC_VM_CON3_SRSBL_PUXCH_DLY_WIDTH                                  (16)
#define FEC_LTPC_VM_CON3_SRSBL_PUXCH_DLY_MASK                                   (0xFFFF0000)

#define FEC_LTPC_VM_CON3_PUXCH_SRSBL_DLY_LSB                                    (0)
#define FEC_LTPC_VM_CON3_PUXCH_SRSBL_DLY_WIDTH                                  (16)
#define FEC_LTPC_VM_CON3_PUXCH_SRSBL_DLY_MASK                                   (0x0000FFFF)

#define FEC_LTPC_DFE_CON_ON_OFF_BASE_LSB                                        (16)
#define FEC_LTPC_DFE_CON_ON_OFF_BASE_WIDTH                                      (15)
#define FEC_LTPC_DFE_CON_ON_OFF_BASE_MASK                                       (0x7FFF0000)

#define FEC_LTPC_DFE_CON_OFF_ON_BASE_LSB                                        (0)
#define FEC_LTPC_DFE_CON_OFF_ON_BASE_WIDTH                                      (15)
#define FEC_LTPC_DFE_CON_OFF_ON_BASE_MASK                                       (0x00007FFF)

#define FEC_LTPC_PA_MIPI_CON_ON_OFF_BASE_LSB                                    (16)
#define FEC_LTPC_PA_MIPI_CON_ON_OFF_BASE_WIDTH                                  (15)
#define FEC_LTPC_PA_MIPI_CON_ON_OFF_BASE_MASK                                   (0x7FFF0000)

#define FEC_LTPC_PA_MIPI_CON_OFF_ON_BASE_LSB                                    (0)
#define FEC_LTPC_PA_MIPI_CON_OFF_ON_BASE_WIDTH                                  (15)
#define FEC_LTPC_PA_MIPI_CON_OFF_ON_BASE_MASK                                   (0x00007FFF)

#define FEC_LTPC_PA_MIPI_CON1_INTER_SF_DLY_LSB                                  (16)
#define FEC_LTPC_PA_MIPI_CON1_INTER_SF_DLY_WIDTH                                (16)
#define FEC_LTPC_PA_MIPI_CON1_INTER_SF_DLY_MASK                                 (0xFFFF0000)

#define FEC_LTPC_PA_MIPI_CON1_PRACH_SRS_ON_DLY_LSB                              (0)
#define FEC_LTPC_PA_MIPI_CON1_PRACH_SRS_ON_DLY_WIDTH                            (16)
#define FEC_LTPC_PA_MIPI_CON1_PRACH_SRS_ON_DLY_MASK                             (0x0000FFFF)

#define FEC_LTPC_PA_MIPI_CON2_SRS_PUXCH_DLY_LSB                                 (16)
#define FEC_LTPC_PA_MIPI_CON2_SRS_PUXCH_DLY_WIDTH                               (16)
#define FEC_LTPC_PA_MIPI_CON2_SRS_PUXCH_DLY_MASK                                (0xFFFF0000)

#define FEC_LTPC_PA_MIPI_CON2_PUXCH_SRS_DLY_LSB                                 (0)
#define FEC_LTPC_PA_MIPI_CON2_PUXCH_SRS_DLY_WIDTH                               (16)
#define FEC_LTPC_PA_MIPI_CON2_PUXCH_SRS_DLY_MASK                                (0x0000FFFF)

#define FEC_LTPC_PA_MIPI_CON3_SRS_BL_PUXCH_DLY_LSB                              (16)
#define FEC_LTPC_PA_MIPI_CON3_SRS_BL_PUXCH_DLY_WIDTH                            (16)
#define FEC_LTPC_PA_MIPI_CON3_SRS_BL_PUXCH_DLY_MASK                             (0xFFFF0000)

#define FEC_LTPC_PA_MIPI_CON3_PUXCH_SRS_BL_DLY_LSB                              (0)
#define FEC_LTPC_PA_MIPI_CON3_PUXCH_SRS_BL_DLY_WIDTH                            (16)
#define FEC_LTPC_PA_MIPI_CON3_PUXCH_SRS_BL_DLY_MASK                             (0x0000FFFF)

#define FEC_LTPC_GLO_CON1_INTER_SF_DLY_LSB                                      (16)
#define FEC_LTPC_GLO_CON1_INTER_SF_DLY_WIDTH                                    (16)
#define FEC_LTPC_GLO_CON1_INTER_SF_DLY_MASK                                     (0xFFFF0000)

#define FEC_LTPC_GLO_CON1_PRACH_SRS_ON_DLY_LSB                                  (0)
#define FEC_LTPC_GLO_CON1_PRACH_SRS_ON_DLY_WIDTH                                (16)
#define FEC_LTPC_GLO_CON1_PRACH_SRS_ON_DLY_MASK                                 (0x0000FFFF)

#define FEC_LTPC_GLO_CON2_SRS_PUXCH_DLY_LSB                                     (16)
#define FEC_LTPC_GLO_CON2_SRS_PUXCH_DLY_WIDTH                                   (16)
#define FEC_LTPC_GLO_CON2_SRS_PUXCH_DLY_MASK                                    (0xFFFF0000)

#define FEC_LTPC_GLO_CON2_PUXCH_SRS_DLY_LSB                                     (0)
#define FEC_LTPC_GLO_CON2_PUXCH_SRS_DLY_WIDTH                                   (16)
#define FEC_LTPC_GLO_CON2_PUXCH_SRS_DLY_MASK                                    (0x0000FFFF)

#define FEC_LTPC_GLO_CON3_SRS_BL_PUXCH_DLY_LSB                                  (16)
#define FEC_LTPC_GLO_CON3_SRS_BL_PUXCH_DLY_WIDTH                                (16)
#define FEC_LTPC_GLO_CON3_SRS_BL_PUXCH_DLY_MASK                                 (0xFFFF0000)

#define FEC_LTPC_GLO_CON3_PUXCH_SRS_BL_DLY_LSB                                  (0)
#define FEC_LTPC_GLO_CON3_PUXCH_SRS_BL_DLY_WIDTH                                (16)
#define FEC_LTPC_GLO_CON3_PUXCH_SRS_BL_DLY_MASK                                 (0x0000FFFF)

#define FEC_LTPC_GAIN_OFS_CTRL_BMP_ET_LSB                                       (6)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_ET_WIDTH                                     (1)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_ET_MASK                                      (0x00000040)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_ET_BIT                                       (0x00000040)

#define FEC_LTPC_GAIN_OFS_CTRL_BMP_PA_MIPI_LSB                                  (5)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_PA_MIPI_WIDTH                                (1)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_PA_MIPI_MASK                                 (0x00000020)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_PA_MIPI_BIT                                  (0x00000020)

#define FEC_LTPC_GAIN_OFS_CTRL_BMP_DFE_LSB                                      (4)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_DFE_WIDTH                                    (1)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_DFE_MASK                                     (0x00000010)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_DFE_BIT                                      (0x00000010)

#define FEC_LTPC_GAIN_OFS_CTRL_BMP_VM_LSB                                       (3)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_VM_WIDTH                                     (1)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_VM_MASK                                      (0x00000008)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_VM_BIT                                       (0x00000008)

#define FEC_LTPC_GAIN_OFS_CTRL_BMP_VBIAS_LSB                                    (2)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_VBIAS_WIDTH                                  (1)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_VBIAS_MASK                                   (0x00000004)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_VBIAS_BIT                                    (0x00000004)

#define FEC_LTPC_GAIN_OFS_CTRL_BMP_DC2DC_LSB                                    (1)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_DC2DC_WIDTH                                  (1)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_DC2DC_MASK                                   (0x00000002)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_DC2DC_BIT                                    (0x00000002)

#define FEC_LTPC_GAIN_OFS_CTRL_BMP_PGB_BSI_LSB                                  (0)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_PGB_BSI_WIDTH                                (1)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_PGB_BSI_MASK                                 (0x00000001)
#define FEC_LTPC_GAIN_OFS_CTRL_BMP_PGB_BSI_BIT                                  (0x00000001)

#define FEC_LTPC_PS_CON_MEAS_EN_LSB                                             (8)
#define FEC_LTPC_PS_CON_MEAS_EN_WIDTH                                           (1)
#define FEC_LTPC_PS_CON_MEAS_EN_MASK                                            (0x00000100)
#define FEC_LTPC_PS_CON_MEAS_EN_BIT                                             (0x00000100)

#define FEC_LTPC_PS_CON_DFE_EN_LSB                                              (7)
#define FEC_LTPC_PS_CON_DFE_EN_WIDTH                                            (1)
#define FEC_LTPC_PS_CON_DFE_EN_MASK                                             (0x00000080)
#define FEC_LTPC_PS_CON_DFE_EN_BIT                                              (0x00000080)

#define FEC_LTPC_PS_CON_GBB_EN_LSB                                              (6)
#define FEC_LTPC_PS_CON_GBB_EN_WIDTH                                            (1)
#define FEC_LTPC_PS_CON_GBB_EN_MASK                                             (0x00000040)
#define FEC_LTPC_PS_CON_GBB_EN_BIT                                              (0x00000040)

#define FEC_LTPC_PS_CON_VM_EN_LSB                                               (5)
#define FEC_LTPC_PS_CON_VM_EN_WIDTH                                             (1)
#define FEC_LTPC_PS_CON_VM_EN_MASK                                              (0x00000020)
#define FEC_LTPC_PS_CON_VM_EN_BIT                                               (0x00000020)

#define FEC_LTPC_PS_CON_VBIAS_EN_LSB                                            (4)
#define FEC_LTPC_PS_CON_VBIAS_EN_WIDTH                                          (1)
#define FEC_LTPC_PS_CON_VBIAS_EN_MASK                                           (0x00000010)
#define FEC_LTPC_PS_CON_VBIAS_EN_BIT                                            (0x00000010)

#define FEC_LTPC_PS_CON_DC2DC_EN_LSB                                            (3)
#define FEC_LTPC_PS_CON_DC2DC_EN_WIDTH                                          (1)
#define FEC_LTPC_PS_CON_DC2DC_EN_MASK                                           (0x00000008)
#define FEC_LTPC_PS_CON_DC2DC_EN_BIT                                            (0x00000008)

#define FEC_LTPC_PS_CON_PGABSI_EN_LSB                                           (2)
#define FEC_LTPC_PS_CON_PGABSI_EN_WIDTH                                         (1)
#define FEC_LTPC_PS_CON_PGABSI_EN_MASK                                          (0x00000004)
#define FEC_LTPC_PS_CON_PGABSI_EN_BIT                                           (0x00000004)

#define FEC_LTPC_PS_CON_TXM_MIPI_EN_LSB                                         (1)
#define FEC_LTPC_PS_CON_TXM_MIPI_EN_WIDTH                                       (1)
#define FEC_LTPC_PS_CON_TXM_MIPI_EN_MASK                                        (0x00000002)
#define FEC_LTPC_PS_CON_TXM_MIPI_EN_BIT                                         (0x00000002)

#define FEC_LTPC_PS_CON_PA_MIPI_EN_LSB                                          (0)
#define FEC_LTPC_PS_CON_PA_MIPI_EN_WIDTH                                        (1)
#define FEC_LTPC_PS_CON_PA_MIPI_EN_MASK                                         (0x00000001)
#define FEC_LTPC_PS_CON_PA_MIPI_EN_BIT                                          (0x00000001)

#define FEC_LTPC_AEDC_CON_CIM3_EN_LSB                                           (3)
#define FEC_LTPC_AEDC_CON_CIM3_EN_WIDTH                                         (1)
#define FEC_LTPC_AEDC_CON_CIM3_EN_MASK                                          (0x00000008)
#define FEC_LTPC_AEDC_CON_CIM3_EN_BIT                                           (0x00000008)

#define FEC_LTPC_AEDC_CON_DPD_EN_LSB                                            (2)
#define FEC_LTPC_AEDC_CON_DPD_EN_WIDTH                                          (1)
#define FEC_LTPC_AEDC_CON_DPD_EN_MASK                                           (0x00000004)
#define FEC_LTPC_AEDC_CON_DPD_EN_BIT                                            (0x00000004)

#define FEC_LTPC_AEDC_CON_ET_EN_LSB                                             (1)
#define FEC_LTPC_AEDC_CON_ET_EN_WIDTH                                           (1)
#define FEC_LTPC_AEDC_CON_ET_EN_MASK                                            (0x00000002)
#define FEC_LTPC_AEDC_CON_ET_EN_BIT                                             (0x00000002)

#define FEC_LTPC_AEDC_CON_AT_EN_LSB                                             (0)
#define FEC_LTPC_AEDC_CON_AT_EN_WIDTH                                           (1)
#define FEC_LTPC_AEDC_CON_AT_EN_MASK                                            (0x00000001)
#define FEC_LTPC_AEDC_CON_AT_EN_BIT                                             (0x00000001)

#define FEC_LTPC_PWR_BUDGET_MCS_addi_backoff_qam_LSB                            (16)
#define FEC_LTPC_PWR_BUDGET_MCS_addi_backoff_qam_WIDTH                          (16)
#define FEC_LTPC_PWR_BUDGET_MCS_addi_backoff_qam_MASK                           (0xFFFF0000)

#define FEC_LTPC_PWR_BUDGET_MCS_addi_backoff_qpsk_LSB                           (0)
#define FEC_LTPC_PWR_BUDGET_MCS_addi_backoff_qpsk_WIDTH                         (16)
#define FEC_LTPC_PWR_BUDGET_MCS_addi_backoff_qpsk_MASK                          (0x0000FFFF)

#define FEC_LTPC_PWR_BUDGET_MCS1_addi_backoff_64qam_LSB                         (0)
#define FEC_LTPC_PWR_BUDGET_MCS1_addi_backoff_64qam_WIDTH                       (16)
#define FEC_LTPC_PWR_BUDGET_MCS1_addi_backoff_64qam_MASK                        (0x0000FFFF)

#define FEC_LTPC_PWR_BUDGET_SMALL_RB_addi_backoff_s_rb_LSB                      (16)
#define FEC_LTPC_PWR_BUDGET_SMALL_RB_addi_backoff_s_rb_WIDTH                    (16)
#define FEC_LTPC_PWR_BUDGET_SMALL_RB_addi_backoff_s_rb_MASK                     (0xFFFF0000)

#define FEC_LTPC_PWR_BUDGET_SMALL_RB_small_rb_threshold_LSB                     (0)
#define FEC_LTPC_PWR_BUDGET_SMALL_RB_small_rb_threshold_WIDTH                   (8)
#define FEC_LTPC_PWR_BUDGET_SMALL_RB_small_rb_threshold_MASK                    (0x000000FF)

#define FEC_LTPC_REF_DFE_CON_CIC_EN_LSB                                         (31)
#define FEC_LTPC_REF_DFE_CON_CIC_EN_WIDTH                                       (1)
#define FEC_LTPC_REF_DFE_CON_CIC_EN_MASK                                        (0x80000000)
#define FEC_LTPC_REF_DFE_CON_CIC_EN_BIT                                         (0x80000000)

#define FEC_LTPC_REF_DFE_CON_FIR_EN_LSB                                         (30)
#define FEC_LTPC_REF_DFE_CON_FIR_EN_WIDTH                                       (1)
#define FEC_LTPC_REF_DFE_CON_FIR_EN_MASK                                        (0x40000000)
#define FEC_LTPC_REF_DFE_CON_FIR_EN_BIT                                         (0x40000000)

#define FEC_LTPC_REF_DFE_CON_REF_IN_SEL_1_LSB                                   (18)
#define FEC_LTPC_REF_DFE_CON_REF_IN_SEL_1_WIDTH                                 (2)
#define FEC_LTPC_REF_DFE_CON_REF_IN_SEL_1_MASK                                  (0x000C0000)

#define FEC_LTPC_REF_DFE_CON_REF_IN_SEL_0_LSB                                   (16)
#define FEC_LTPC_REF_DFE_CON_REF_IN_SEL_0_WIDTH                                 (2)
#define FEC_LTPC_REF_DFE_CON_REF_IN_SEL_0_MASK                                  (0x00030000)

#define FEC_LTPC_REF_DFE_CON_IN_SAMPLE_RATE_1_LSB                               (11)
#define FEC_LTPC_REF_DFE_CON_IN_SAMPLE_RATE_1_WIDTH                             (3)
#define FEC_LTPC_REF_DFE_CON_IN_SAMPLE_RATE_1_MASK                              (0x00003800)

#define FEC_LTPC_REF_DFE_CON_IN_SAMPLE_RATE_0_LSB                               (8)
#define FEC_LTPC_REF_DFE_CON_IN_SAMPLE_RATE_0_WIDTH                             (3)
#define FEC_LTPC_REF_DFE_CON_IN_SAMPLE_RATE_0_MASK                              (0x00000700)

#define FEC_LTPC_REF_DFE_CON_TDI_ANTI_LSB                                       (4)
#define FEC_LTPC_REF_DFE_CON_TDI_ANTI_WIDTH                                     (4)
#define FEC_LTPC_REF_DFE_CON_TDI_ANTI_MASK                                      (0x000000F0)

#define FEC_LTPC_REF_DFE_CON_SHIFT_X_1_LSB                                      (2)
#define FEC_LTPC_REF_DFE_CON_SHIFT_X_1_WIDTH                                    (2)
#define FEC_LTPC_REF_DFE_CON_SHIFT_X_1_MASK                                     (0x0000000C)

#define FEC_LTPC_REF_DFE_CON_SHIFT_X_0_LSB                                      (0)
#define FEC_LTPC_REF_DFE_CON_SHIFT_X_0_WIDTH                                    (2)
#define FEC_LTPC_REF_DFE_CON_SHIFT_X_0_MASK                                     (0x00000003)

#define FEC_LTPC_REF_DFE_CIC_CON0_C4_LSB                                        (24)
#define FEC_LTPC_REF_DFE_CIC_CON0_C4_WIDTH                                      (6)
#define FEC_LTPC_REF_DFE_CIC_CON0_C4_MASK                                       (0x3F000000)

#define FEC_LTPC_REF_DFE_CIC_CON0_C3_LSB                                        (18)
#define FEC_LTPC_REF_DFE_CIC_CON0_C3_WIDTH                                      (6)
#define FEC_LTPC_REF_DFE_CIC_CON0_C3_MASK                                       (0x00FC0000)

#define FEC_LTPC_REF_DFE_CIC_CON0_C2_LSB                                        (12)
#define FEC_LTPC_REF_DFE_CIC_CON0_C2_WIDTH                                      (6)
#define FEC_LTPC_REF_DFE_CIC_CON0_C2_MASK                                       (0x0003F000)

#define FEC_LTPC_REF_DFE_CIC_CON0_C1_LSB                                        (6)
#define FEC_LTPC_REF_DFE_CIC_CON0_C1_WIDTH                                      (6)
#define FEC_LTPC_REF_DFE_CIC_CON0_C1_MASK                                       (0x00000FC0)

#define FEC_LTPC_REF_DFE_CIC_CON0_C0_LSB                                        (0)
#define FEC_LTPC_REF_DFE_CIC_CON0_C0_WIDTH                                      (6)
#define FEC_LTPC_REF_DFE_CIC_CON0_C0_MASK                                       (0x0000003F)

#define FEC_LTPC_REF_DFE_CIC_CON1_SCALE_LSB                                     (12)
#define FEC_LTPC_REF_DFE_CIC_CON1_SCALE_WIDTH                                   (3)
#define FEC_LTPC_REF_DFE_CIC_CON1_SCALE_MASK                                    (0x00007000)

#define FEC_LTPC_REF_DFE_CIC_CON1_C6_LSB                                        (6)
#define FEC_LTPC_REF_DFE_CIC_CON1_C6_WIDTH                                      (6)
#define FEC_LTPC_REF_DFE_CIC_CON1_C6_MASK                                       (0x00000FC0)

#define FEC_LTPC_REF_DFE_CIC_CON1_C5_LSB                                        (0)
#define FEC_LTPC_REF_DFE_CIC_CON1_C5_WIDTH                                      (6)
#define FEC_LTPC_REF_DFE_CIC_CON1_C5_MASK                                       (0x0000003F)

#define FEC_LTPC_DET_DFE_CON_DETK_WITH_CMP_LSB                                  (16)
#define FEC_LTPC_DET_DFE_CON_DETK_WITH_CMP_WIDTH                                (1)
#define FEC_LTPC_DET_DFE_CON_DETK_WITH_CMP_MASK                                 (0x00010000)
#define FEC_LTPC_DET_DFE_CON_DETK_WITH_CMP_BIT                                  (0x00010000)

#define FEC_LTPC_DET_DFE_CON_Q_INV_EN_LSB                                       (12)
#define FEC_LTPC_DET_DFE_CON_Q_INV_EN_WIDTH                                     (1)
#define FEC_LTPC_DET_DFE_CON_Q_INV_EN_MASK                                      (0x00001000)
#define FEC_LTPC_DET_DFE_CON_Q_INV_EN_BIT                                       (0x00001000)

#define FEC_LTPC_DET_DFE_CON_EQLPF_SCALE_LSB                                    (8)
#define FEC_LTPC_DET_DFE_CON_EQLPF_SCALE_WIDTH                                  (4)
#define FEC_LTPC_DET_DFE_CON_EQLPF_SCALE_MASK                                   (0x00000F00)

#define FEC_LTPC_DET_DFE_CON_CIC_SCALE_LSB                                      (3)
#define FEC_LTPC_DET_DFE_CON_CIC_SCALE_WIDTH                                    (4)
#define FEC_LTPC_DET_DFE_CON_CIC_SCALE_MASK                                     (0x00000078)

#define FEC_LTPC_DET_DFE_CON_CIC_DCM_LSB                                        (0)
#define FEC_LTPC_DET_DFE_CON_CIC_DCM_WIDTH                                      (3)
#define FEC_LTPC_DET_DFE_CON_CIC_DCM_MASK                                       (0x00000007)

#define FEC_LTPC_DET_DFE_ANTI_DDPC_ANTI_EN_LSB                                  (3)
#define FEC_LTPC_DET_DFE_ANTI_DDPC_ANTI_EN_WIDTH                                (1)
#define FEC_LTPC_DET_DFE_ANTI_DDPC_ANTI_EN_MASK                                 (0x00000008)
#define FEC_LTPC_DET_DFE_ANTI_DDPC_ANTI_EN_BIT                                  (0x00000008)

#define FEC_LTPC_DET_DFE_ANTI_DPD_ANTI_EN_LSB                                   (2)
#define FEC_LTPC_DET_DFE_ANTI_DPD_ANTI_EN_WIDTH                                 (1)
#define FEC_LTPC_DET_DFE_ANTI_DPD_ANTI_EN_MASK                                  (0x00000004)
#define FEC_LTPC_DET_DFE_ANTI_DPD_ANTI_EN_BIT                                   (0x00000004)

#define FEC_LTPC_DET_DFE_ANTI_ET_ANTI_EN_LSB                                    (1)
#define FEC_LTPC_DET_DFE_ANTI_ET_ANTI_EN_WIDTH                                  (1)
#define FEC_LTPC_DET_DFE_ANTI_ET_ANTI_EN_MASK                                   (0x00000002)
#define FEC_LTPC_DET_DFE_ANTI_ET_ANTI_EN_BIT                                    (0x00000002)

#define FEC_LTPC_DET_DFE_ANTI_AT_ANTI_EN_LSB                                    (0)
#define FEC_LTPC_DET_DFE_ANTI_AT_ANTI_EN_WIDTH                                  (1)
#define FEC_LTPC_DET_DFE_ANTI_AT_ANTI_EN_MASK                                   (0x00000001)
#define FEC_LTPC_DET_DFE_ANTI_AT_ANTI_EN_BIT                                    (0x00000001)

#define FEC_LTPC_DET_DFE_DC_CON_DC_MEAS_LEN_LSB                                 (16)
#define FEC_LTPC_DET_DFE_DC_CON_DC_MEAS_LEN_WIDTH                               (16)
#define FEC_LTPC_DET_DFE_DC_CON_DC_MEAS_LEN_MASK                                (0xFFFF0000)

#define FEC_LTPC_DET_DFE_DC_CON_DC_WAIT_LEN_LSB                                 (0)
#define FEC_LTPC_DET_DFE_DC_CON_DC_WAIT_LEN_WIDTH                               (16)
#define FEC_LTPC_DET_DFE_DC_CON_DC_WAIT_LEN_MASK                                (0x0000FFFF)

#define FEC_LTPC_DDPC_CON_FIR_BYPASS_LSB                                        (6)
#define FEC_LTPC_DDPC_CON_FIR_BYPASS_WIDTH                                      (1)
#define FEC_LTPC_DDPC_CON_FIR_BYPASS_MASK                                       (0x00000040)
#define FEC_LTPC_DDPC_CON_FIR_BYPASS_BIT                                        (0x00000040)

#define FEC_LTPC_DDPC_CON_DEC_IDX_2_LSB                                         (4)
#define FEC_LTPC_DDPC_CON_DEC_IDX_2_WIDTH                                       (2)
#define FEC_LTPC_DDPC_CON_DEC_IDX_2_MASK                                        (0x00000030)

#define FEC_LTPC_DDPC_CON_DEC_IDX_1_LSB                                         (2)
#define FEC_LTPC_DDPC_CON_DEC_IDX_1_WIDTH                                       (2)
#define FEC_LTPC_DDPC_CON_DEC_IDX_1_MASK                                        (0x0000000C)

#define FEC_LTPC_DDPC_CON_DEC_IDX_0_LSB                                         (0)
#define FEC_LTPC_DDPC_CON_DEC_IDX_0_WIDTH                                       (2)
#define FEC_LTPC_DDPC_CON_DEC_IDX_0_MASK                                        (0x00000003)

#define FEC_LTPC_DDPC2_CON_DDPC2_CCA_FLAG_LSB                                   (7)
#define FEC_LTPC_DDPC2_CON_DDPC2_CCA_FLAG_WIDTH                                 (1)
#define FEC_LTPC_DDPC2_CON_DDPC2_CCA_FLAG_MASK                                  (0x00000080)
#define FEC_LTPC_DDPC2_CON_DDPC2_CCA_FLAG_BIT                                   (0x00000080)

#define FEC_LTPC_DDPC2_CON_DDPC2_FIR_BYPASS_LSB                                 (6)
#define FEC_LTPC_DDPC2_CON_DDPC2_FIR_BYPASS_WIDTH                               (1)
#define FEC_LTPC_DDPC2_CON_DDPC2_FIR_BYPASS_MASK                                (0x00000040)
#define FEC_LTPC_DDPC2_CON_DDPC2_FIR_BYPASS_BIT                                 (0x00000040)

#define FEC_LTPC_DDPC2_CON_DDPC2_DEC_IDX_2_LSB                                  (4)
#define FEC_LTPC_DDPC2_CON_DDPC2_DEC_IDX_2_WIDTH                                (2)
#define FEC_LTPC_DDPC2_CON_DDPC2_DEC_IDX_2_MASK                                 (0x00000030)

#define FEC_LTPC_DDPC2_CON_DDPC2_DEC_IDX_1_LSB                                  (2)
#define FEC_LTPC_DDPC2_CON_DDPC2_DEC_IDX_1_WIDTH                                (2)
#define FEC_LTPC_DDPC2_CON_DDPC2_DEC_IDX_1_MASK                                 (0x0000000C)

#define FEC_LTPC_DDPC2_CON_DDPC2_DEC_IDX_0_LSB                                  (0)
#define FEC_LTPC_DDPC2_CON_DDPC2_DEC_IDX_0_WIDTH                                (2)
#define FEC_LTPC_DDPC2_CON_DDPC2_DEC_IDX_0_MASK                                 (0x00000003)

#define FEC_LTPC_DDPC2_REF_WAIT_CON_L0_DDPC2_REF_WAIT_SAMPLE_L1_LSB             (9)
#define FEC_LTPC_DDPC2_REF_WAIT_CON_L0_DDPC2_REF_WAIT_SAMPLE_L1_WIDTH           (9)
#define FEC_LTPC_DDPC2_REF_WAIT_CON_L0_DDPC2_REF_WAIT_SAMPLE_L1_MASK            (0x0003FE00)

#define FEC_LTPC_DDPC2_REF_WAIT_CON_L0_DDPC2_REF_WAIT_SAMPLE_L0_LSB             (0)
#define FEC_LTPC_DDPC2_REF_WAIT_CON_L0_DDPC2_REF_WAIT_SAMPLE_L0_WIDTH           (9)
#define FEC_LTPC_DDPC2_REF_WAIT_CON_L0_DDPC2_REF_WAIT_SAMPLE_L0_MASK            (0x000001FF)

#define FEC_LTPC_DDPC2_REF_WAIT_CON_L1_DDPC2_REF_WAIT_SAMPLE_L2_LSB             (0)
#define FEC_LTPC_DDPC2_REF_WAIT_CON_L1_DDPC2_REF_WAIT_SAMPLE_L2_WIDTH           (9)
#define FEC_LTPC_DDPC2_REF_WAIT_CON_L1_DDPC2_REF_WAIT_SAMPLE_L2_MASK            (0x000001FF)

#define FEC_LTPC_DDPC2_NCO_CON_DET_F_NCO_CC_LSB                                 (0)
#define FEC_LTPC_DDPC2_NCO_CON_DET_F_NCO_CC_WIDTH                               (28)
#define FEC_LTPC_DDPC2_NCO_CON_DET_F_NCO_CC_MASK                                (0x0FFFFFFF)

#define FEC_LTPC_DDPC2_IIR_CON0_DDPC2_IIR_CON0_B11_LSB                          (16)
#define FEC_LTPC_DDPC2_IIR_CON0_DDPC2_IIR_CON0_B11_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON0_DDPC2_IIR_CON0_B11_MASK                         (0xFFFF0000)

#define FEC_LTPC_DDPC2_IIR_CON0_DDPC2_IIR_CON0_B10_LSB                          (0)
#define FEC_LTPC_DDPC2_IIR_CON0_DDPC2_IIR_CON0_B10_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON0_DDPC2_IIR_CON0_B10_MASK                         (0x0000FFFF)

#define FEC_LTPC_DDPC2_IIR_CON1_DDPC2_IIR_CON1_B20_LSB                          (16)
#define FEC_LTPC_DDPC2_IIR_CON1_DDPC2_IIR_CON1_B20_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON1_DDPC2_IIR_CON1_B20_MASK                         (0xFFFF0000)

#define FEC_LTPC_DDPC2_IIR_CON1_DDPC2_IIR_CON1_B12_LSB                          (0)
#define FEC_LTPC_DDPC2_IIR_CON1_DDPC2_IIR_CON1_B12_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON1_DDPC2_IIR_CON1_B12_MASK                         (0x0000FFFF)

#define FEC_LTPC_DDPC2_IIR_CON2_DDPC2_IIR_CON2_B22_LSB                          (16)
#define FEC_LTPC_DDPC2_IIR_CON2_DDPC2_IIR_CON2_B22_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON2_DDPC2_IIR_CON2_B22_MASK                         (0xFFFF0000)

#define FEC_LTPC_DDPC2_IIR_CON2_DDPC2_IIR_CON2_B21_LSB                          (0)
#define FEC_LTPC_DDPC2_IIR_CON2_DDPC2_IIR_CON2_B21_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON2_DDPC2_IIR_CON2_B21_MASK                         (0x0000FFFF)

#define FEC_LTPC_DDPC2_IIR_CON3_DDPC2_IIR_CON3_B31_LSB                          (16)
#define FEC_LTPC_DDPC2_IIR_CON3_DDPC2_IIR_CON3_B31_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON3_DDPC2_IIR_CON3_B31_MASK                         (0xFFFF0000)

#define FEC_LTPC_DDPC2_IIR_CON3_DDPC2_IIR_CON3_B30_LSB                          (0)
#define FEC_LTPC_DDPC2_IIR_CON3_DDPC2_IIR_CON3_B30_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON3_DDPC2_IIR_CON3_B30_MASK                         (0x0000FFFF)

#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_P32_LSB                          (24)
#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_P32_WIDTH                        (4)
#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_P32_MASK                         (0x0F000000)

#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_P22_LSB                          (20)
#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_P22_WIDTH                        (4)
#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_P22_MASK                         (0x00F00000)

#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_P12_LSB                          (16)
#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_P12_WIDTH                        (4)
#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_P12_MASK                         (0x000F0000)

#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_B32_LSB                          (0)
#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_B32_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON4_DDPC2_IIR_CON4_B32_MASK                         (0x0000FFFF)

#define FEC_LTPC_DDPC2_IIR_CON5_DDPC2_IIR_CON5_A12_LSB                          (16)
#define FEC_LTPC_DDPC2_IIR_CON5_DDPC2_IIR_CON5_A12_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON5_DDPC2_IIR_CON5_A12_MASK                         (0xFFFF0000)

#define FEC_LTPC_DDPC2_IIR_CON5_DDPC2_IIR_CON5_A11_LSB                          (0)
#define FEC_LTPC_DDPC2_IIR_CON5_DDPC2_IIR_CON5_A11_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON5_DDPC2_IIR_CON5_A11_MASK                         (0x0000FFFF)

#define FEC_LTPC_DDPC2_IIR_CON6_DDPC2_IIR_CON6_A22_LSB                          (16)
#define FEC_LTPC_DDPC2_IIR_CON6_DDPC2_IIR_CON6_A22_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON6_DDPC2_IIR_CON6_A22_MASK                         (0xFFFF0000)

#define FEC_LTPC_DDPC2_IIR_CON6_DDPC2_IIR_CON6_A21_LSB                          (0)
#define FEC_LTPC_DDPC2_IIR_CON6_DDPC2_IIR_CON6_A21_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON6_DDPC2_IIR_CON6_A21_MASK                         (0x0000FFFF)

#define FEC_LTPC_DDPC2_IIR_CON7_DDPC2_IIR_CON7_A32_LSB                          (16)
#define FEC_LTPC_DDPC2_IIR_CON7_DDPC2_IIR_CON7_A32_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON7_DDPC2_IIR_CON7_A32_MASK                         (0xFFFF0000)

#define FEC_LTPC_DDPC2_IIR_CON7_DDPC2_IIR_CON7_A31_LSB                          (0)
#define FEC_LTPC_DDPC2_IIR_CON7_DDPC2_IIR_CON7_A31_WIDTH                        (16)
#define FEC_LTPC_DDPC2_IIR_CON7_DDPC2_IIR_CON7_A31_MASK                         (0x0000FFFF)

#define FEC_LTPC_INTER_INTRA_CON_L_INTER_INTRA_CTRL_LSB                         (0)
#define FEC_LTPC_INTER_INTRA_CON_L_INTER_INTRA_CTRL_WIDTH                       (1)
#define FEC_LTPC_INTER_INTRA_CON_L_INTER_INTRA_CTRL_MASK                        (0x00000001)
#define FEC_LTPC_INTER_INTRA_CON_L_INTER_INTRA_CTRL_BIT                         (0x00000001)

#define FEC_LTPC_DET_CSEL_CW_DET_CSEL_CW_LSB                                    (0)
#define FEC_LTPC_DET_CSEL_CW_DET_CSEL_CW_WIDTH                                  (32)
#define FEC_LTPC_DET_CSEL_CW_DET_CSEL_CW_MASK                                   (0xFFFFFFFF)

#define FEC_LTPC_GAIN_ADJUSTMENT_DB_BB_GAIN_ADJUSTMENT_DB_LSB                   (0)
#define FEC_LTPC_GAIN_ADJUSTMENT_DB_BB_GAIN_ADJUSTMENT_DB_WIDTH                 (16)
#define FEC_LTPC_GAIN_ADJUSTMENT_DB_BB_GAIN_ADJUSTMENT_DB_MASK                  (0x0000FFFF)


#define FEC_L_RX_FEATURE_OPTION_DPDT_swap_LSB                                   (9)
#define FEC_L_RX_FEATURE_OPTION_DPDT_swap_WIDTH                                 (1)
#define FEC_L_RX_FEATURE_OPTION_DPDT_swap_MASK                                  (0x00000200)
#define FEC_L_RX_FEATURE_OPTION_DPDT_swap_BIT                                   (0x00000200)

#define FEC_L_RX_FEATURE_OPTION_TDB_swap_LSB                                    (8)
#define FEC_L_RX_FEATURE_OPTION_TDB_swap_WIDTH                                  (1)
#define FEC_L_RX_FEATURE_OPTION_TDB_swap_MASK                                   (0x00000100)
#define FEC_L_RX_FEATURE_OPTION_TDB_swap_BIT                                    (0x00000100)

#define FEC_L_RX_FEATURE_OPTION_PL_CAL_FLAG_LSB                                 (6)
#define FEC_L_RX_FEATURE_OPTION_PL_CAL_FLAG_WIDTH                               (1)
#define FEC_L_RX_FEATURE_OPTION_PL_CAL_FLAG_MASK                                (0x00000040)
#define FEC_L_RX_FEATURE_OPTION_PL_CAL_FLAG_BIT                                 (0x00000040)

#define FEC_L_RX_FEATURE_OPTION_DC_IQ_SWAP_LSB                                  (4)
#define FEC_L_RX_FEATURE_OPTION_DC_IQ_SWAP_WIDTH                                (1)
#define FEC_L_RX_FEATURE_OPTION_DC_IQ_SWAP_MASK                                 (0x00000010)
#define FEC_L_RX_FEATURE_OPTION_DC_IQ_SWAP_BIT                                  (0x00000010)

#define FEC_L_RX_FEATURE_OPTION_TEST_MODE_MONITOR_DUMP_LSB                      (3)
#define FEC_L_RX_FEATURE_OPTION_TEST_MODE_MONITOR_DUMP_WIDTH                    (1)
#define FEC_L_RX_FEATURE_OPTION_TEST_MODE_MONITOR_DUMP_MASK                     (0x00000008)
#define FEC_L_RX_FEATURE_OPTION_TEST_MODE_MONITOR_DUMP_BIT                      (0x00000008)

#define FEC_L_RX_FEATURE_OPTION_FIXED_GAIN_PH2_EN_LSB                           (2)
#define FEC_L_RX_FEATURE_OPTION_FIXED_GAIN_PH2_EN_WIDTH                         (1)
#define FEC_L_RX_FEATURE_OPTION_FIXED_GAIN_PH2_EN_MASK                          (0x00000004)
#define FEC_L_RX_FEATURE_OPTION_FIXED_GAIN_PH2_EN_BIT                           (0x00000004)

#define FEC_L_RX_FEATURE_OPTION_RF_BYPASS_LSB                                   (0)
#define FEC_L_RX_FEATURE_OPTION_RF_BYPASS_WIDTH                                 (1)
#define FEC_L_RX_FEATURE_OPTION_RF_BYPASS_MASK                                  (0x00000001)
#define FEC_L_RX_FEATURE_OPTION_RF_BYPASS_BIT                                   (0x00000001)
#define FEC_L_RX_DOUBLE_BUFF_IDX_BUFF_IDX_LSB                                   (0)
#define FEC_L_RX_DOUBLE_BUFF_IDX_BUFF_IDX_WIDTH                                 (1)
#define FEC_L_RX_DOUBLE_BUFF_IDX_BUFF_IDX_MASK                                  (0x00000001)
#define FEC_L_RX_DOUBLE_BUFF_IDX_BUFF_IDX_BIT                                   (0x00000001)

#define FEC_L_RX_ICS_END_FLAG_INI_END_FLAG_LSB                                  (0)
#define FEC_L_RX_ICS_END_FLAG_INI_END_FLAG_WIDTH                                (1)
#define FEC_L_RX_ICS_END_FLAG_INI_END_FLAG_MASK                                 (0x00000001)
#define FEC_L_RX_ICS_END_FLAG_INI_END_FLAG_BIT                                  (0x00000001)

#define FEC_L_RX_ICS_MEAS_END_CNT_L_S_CNT_LSB                                   (0)
#define FEC_L_RX_ICS_MEAS_END_CNT_L_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_ICS_MEAS_END_CNT_L_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_ICS_MEAS_END_CNT_H_FRAME_CNT_LSB                               (0)
#define FEC_L_RX_ICS_MEAS_END_CNT_H_FRAME_CNT_WIDTH                             (16)
#define FEC_L_RX_ICS_MEAS_END_CNT_H_FRAME_CNT_MASK                              (0x0000FFFF)

#define FEC_L_RX_INI_GAIN_IDX_P0_A1_GAIN_IDX_LSB                                (24)
#define FEC_L_RX_INI_GAIN_IDX_P0_A1_GAIN_IDX_WIDTH                              (5)
#define FEC_L_RX_INI_GAIN_IDX_P0_A1_GAIN_IDX_MASK                               (0x1F000000)

#define FEC_L_RX_INI_GAIN_IDX_P0_A1_LNA_IDX_LSB                                 (20)
#define FEC_L_RX_INI_GAIN_IDX_P0_A1_LNA_IDX_WIDTH                               (4)
#define FEC_L_RX_INI_GAIN_IDX_P0_A1_LNA_IDX_MASK                                (0x00F00000)

#define FEC_L_RX_INI_GAIN_IDX_P0_A1_PGA_IDX_LSB                                 (16)
#define FEC_L_RX_INI_GAIN_IDX_P0_A1_PGA_IDX_WIDTH                               (4)
#define FEC_L_RX_INI_GAIN_IDX_P0_A1_PGA_IDX_MASK                                (0x000F0000)

#define FEC_L_RX_INI_GAIN_IDX_P0_A0_GAIN_IDX_LSB                                (8)
#define FEC_L_RX_INI_GAIN_IDX_P0_A0_GAIN_IDX_WIDTH                              (5)
#define FEC_L_RX_INI_GAIN_IDX_P0_A0_GAIN_IDX_MASK                               (0x00001F00)

#define FEC_L_RX_INI_GAIN_IDX_P0_A0_LNA_IDX_LSB                                 (4)
#define FEC_L_RX_INI_GAIN_IDX_P0_A0_LNA_IDX_WIDTH                               (4)
#define FEC_L_RX_INI_GAIN_IDX_P0_A0_LNA_IDX_MASK                                (0x000000F0)

#define FEC_L_RX_INI_GAIN_IDX_P0_A0_PGA_IDX_LSB                                 (0)
#define FEC_L_RX_INI_GAIN_IDX_P0_A0_PGA_IDX_WIDTH                               (4)
#define FEC_L_RX_INI_GAIN_IDX_P0_A0_PGA_IDX_MASK                                (0x0000000F)

#define FEC_L_RX_INI_GAIN_IDX_P1_A1_GAIN_IDX_LSB                                (24)
#define FEC_L_RX_INI_GAIN_IDX_P1_A1_GAIN_IDX_WIDTH                              (5)
#define FEC_L_RX_INI_GAIN_IDX_P1_A1_GAIN_IDX_MASK                               (0x1F000000)

#define FEC_L_RX_INI_GAIN_IDX_P1_A1_LNA_IDX_LSB                                 (20)
#define FEC_L_RX_INI_GAIN_IDX_P1_A1_LNA_IDX_WIDTH                               (4)
#define FEC_L_RX_INI_GAIN_IDX_P1_A1_LNA_IDX_MASK                                (0x00F00000)

#define FEC_L_RX_INI_GAIN_IDX_P1_A1_PGA_IDX_LSB                                 (16)
#define FEC_L_RX_INI_GAIN_IDX_P1_A1_PGA_IDX_WIDTH                               (4)
#define FEC_L_RX_INI_GAIN_IDX_P1_A1_PGA_IDX_MASK                                (0x000F0000)

#define FEC_L_RX_INI_GAIN_IDX_P1_A0_GAIN_IDX_LSB                                (8)
#define FEC_L_RX_INI_GAIN_IDX_P1_A0_GAIN_IDX_WIDTH                              (5)
#define FEC_L_RX_INI_GAIN_IDX_P1_A0_GAIN_IDX_MASK                               (0x00001F00)

#define FEC_L_RX_INI_GAIN_IDX_P1_A0_LNA_IDX_LSB                                 (4)
#define FEC_L_RX_INI_GAIN_IDX_P1_A0_LNA_IDX_WIDTH                               (4)
#define FEC_L_RX_INI_GAIN_IDX_P1_A0_LNA_IDX_MASK                                (0x000000F0)

#define FEC_L_RX_INI_GAIN_IDX_P1_A0_PGA_IDX_LSB                                 (0)
#define FEC_L_RX_INI_GAIN_IDX_P1_A0_PGA_IDX_WIDTH                               (4)
#define FEC_L_RX_INI_GAIN_IDX_P1_A0_PGA_IDX_MASK                                (0x0000000F)

#define FEC_L_RX_INI_RF_GAIN_CW_P0_A0_BSI_CW_LSB                                (0)
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A0_BSI_CW_WIDTH                              (32)
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A0_BSI_CW_MASK                               (0xFFFFFFFF)

#define FEC_L_RX_INI_RF_GAIN_CW_P0_A1_BSI_CW_LSB                                (0)
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A1_BSI_CW_WIDTH                              (32)
#define FEC_L_RX_INI_RF_GAIN_CW_P0_A1_BSI_CW_MASK                               (0xFFFFFFFF)

#define FEC_L_RX_INI_RF_GAIN_CW_P1_A0_BSI_CW_LSB                                (0)
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A0_BSI_CW_WIDTH                              (32)
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A0_BSI_CW_MASK                               (0xFFFFFFFF)

#define FEC_L_RX_INI_RF_GAIN_CW_P1_A1_BSI_CW_LSB                                (0)
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A1_BSI_CW_WIDTH                              (32)
#define FEC_L_RX_INI_RF_GAIN_CW_P1_A1_BSI_CW_MASK                               (0xFFFFFFFF)

#define FEC_L_RX_INI_DIG_GAIN_C0_A0_DB2_LSB                                     (20)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_DB2_WIDTH                                   (11)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_DB2_MASK                                    (0x7FF00000)

#define FEC_L_RX_INI_DIG_GAIN_C0_A0_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C0_A0_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C0_A0_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_DB2_LSB                                  (20)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_DB2_WIDTH                                (11)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_DB2_MASK                                 (0x7FF00000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A0_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A0_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C0_A1_DB2_LSB                                     (20)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_DB2_WIDTH                                   (11)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_DB2_MASK                                    (0x7FF00000)

#define FEC_L_RX_INI_DIG_GAIN_C0_A1_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C0_A1_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C0_A1_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_DB2_LSB                                  (20)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_DB2_WIDTH                                (11)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_DB2_MASK                                 (0x7FF00000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C0_A1_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C0_A1_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C1_A0_DB2_LSB                                     (20)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_DB2_WIDTH                                   (11)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_DB2_MASK                                    (0x7FF00000)

#define FEC_L_RX_INI_DIG_GAIN_C1_A0_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C1_A0_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C1_A0_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_DB2_LSB                                  (20)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_DB2_WIDTH                                (11)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_DB2_MASK                                 (0x7FF00000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A0_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A0_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C1_A1_DB2_LSB                                     (20)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_DB2_WIDTH                                   (11)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_DB2_MASK                                    (0x7FF00000)

#define FEC_L_RX_INI_DIG_GAIN_C1_A1_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C1_A1_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C1_A1_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_DB2_LSB                                  (20)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_DB2_WIDTH                                (11)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_DB2_MASK                                 (0x7FF00000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C1_A1_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C1_A1_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C2_A0_DB2_LSB                                     (20)
#define FEC_L_RX_INI_DIG_GAIN_C2_A0_DB2_WIDTH                                   (11)
#define FEC_L_RX_INI_DIG_GAIN_C2_A0_DB2_MASK                                    (0x7FF00000)

#define FEC_L_RX_INI_DIG_GAIN_C2_A0_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C2_A0_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C2_A0_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C2_A0_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C2_A0_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C2_A0_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0_DB2_LSB                                  (20)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0_DB2_WIDTH                                (11)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0_DB2_MASK                                 (0x7FF00000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A0_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A0_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C2_A1_DB2_LSB                                     (20)
#define FEC_L_RX_INI_DIG_GAIN_C2_A1_DB2_WIDTH                                   (11)
#define FEC_L_RX_INI_DIG_GAIN_C2_A1_DB2_MASK                                    (0x7FF00000)

#define FEC_L_RX_INI_DIG_GAIN_C2_A1_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C2_A1_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C2_A1_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C2_A1_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C2_A1_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C2_A1_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1_DB2_LSB                                  (20)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1_DB2_WIDTH                                (11)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1_DB2_MASK                                 (0x7FF00000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C2_A1_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C2_A1_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C3_A0_DB2_LSB                                     (20)
#define FEC_L_RX_INI_DIG_GAIN_C3_A0_DB2_WIDTH                                   (11)
#define FEC_L_RX_INI_DIG_GAIN_C3_A0_DB2_MASK                                    (0x7FF00000)

#define FEC_L_RX_INI_DIG_GAIN_C3_A0_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C3_A0_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C3_A0_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C3_A0_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C3_A0_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C3_A0_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0_DB2_LSB                                  (20)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0_DB2_WIDTH                                (11)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0_DB2_MASK                                 (0x7FF00000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A0_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A0_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_INI_DIG_GAIN_C3_A1_DB2_LSB                                     (20)
#define FEC_L_RX_INI_DIG_GAIN_C3_A1_DB2_WIDTH                                   (11)
#define FEC_L_RX_INI_DIG_GAIN_C3_A1_DB2_MASK                                    (0x7FF00000)

#define FEC_L_RX_INI_DIG_GAIN_C3_A1_EXP_LSB                                     (16)
#define FEC_L_RX_INI_DIG_GAIN_C3_A1_EXP_WIDTH                                   (3)
#define FEC_L_RX_INI_DIG_GAIN_C3_A1_EXP_MASK                                    (0x00070000)

#define FEC_L_RX_INI_DIG_GAIN_C3_A1_MAN_LSB                                     (0)
#define FEC_L_RX_INI_DIG_GAIN_C3_A1_MAN_WIDTH                                   (8)
#define FEC_L_RX_INI_DIG_GAIN_C3_A1_MAN_MASK                                    (0x000000FF)

#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1_DB2_LSB                                  (20)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1_DB2_WIDTH                                (11)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1_DB2_MASK                                 (0x7FF00000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1_EXP_LSB                                  (16)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1_EXP_WIDTH                                (3)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1_EXP_MASK                                 (0x00070000)

#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1_MAN_LSB                                  (0)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1_MAN_WIDTH                                (8)
#define FEC_L_RX_INI_CS_DIG_GAIN_C3_A1_MAN_MASK                                 (0x000000FF)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_TRANS_DUR_LSB                             (16)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_TRANS_DUR_WIDTH                           (6)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_TRANS_DUR_MASK                            (0x003F0000)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_EXP_LSB                                   (4)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_EXP_WIDTH                                 (5)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_EXP_MASK                                  (0x000001F0)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_TIA_LSB                                   (2)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_TIA_WIDTH                                 (1)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_TIA_MASK                                  (0x00000004)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_TIA_BIT                                   (0x00000004)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_ABB_BYP_LSB                               (1)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_ABB_BYP_WIDTH                             (1)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_ABB_BYP_MASK                              (0x00000002)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_ABB_BYP_BIT                               (0x00000002)

#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_GAIN_CHG_FLAG_LSB                         (0)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_GAIN_CHG_FLAG_WIDTH                       (1)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_GAIN_CHG_FLAG_MASK                        (0x00000001)
#define FEC_L_RX_INI_CM_RX_INFO_C3_A1_GAIN_CHG_FLAG_BIT                         (0x00000001)

#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC1_VALID_BIT_LSB                            (12)
#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC1_VALID_BIT_WIDTH                          (2)
#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC1_VALID_BIT_MASK                           (0x00003000)

#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC1_TEMP_IDX_LSB                             (8)
#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC1_TEMP_IDX_WIDTH                           (4)
#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC1_TEMP_IDX_MASK                            (0x00000F00)

#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC0_VALID_BIT_LSB                            (4)
#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC0_VALID_BIT_WIDTH                          (2)
#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC0_VALID_BIT_MASK                           (0x00000030)

#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC0_TEMP_IDX_LSB                             (0)
#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC0_TEMP_IDX_WIDTH                           (4)
#define FEC_L_RX_CMIF_TEMP_INDEX_RFIC0_TEMP_IDX_MASK                            (0x0000000F)

#define FEC_L_RX_FECTIMER_END_TIME_VALID_BIT_LSB                                (31)
#define FEC_L_RX_FECTIMER_END_TIME_VALID_BIT_WIDTH                              (1)
#define FEC_L_RX_FECTIMER_END_TIME_VALID_BIT_MASK                               (0x80000000)
#define FEC_L_RX_FECTIMER_END_TIME_VALID_BIT_BIT                                (0x80000000)

#define FEC_L_RX_FECTIMER_END_TIME_RXFECTIMER_END_TIME_S_CNT_LSB                (0)
#define FEC_L_RX_FECTIMER_END_TIME_RXFECTIMER_END_TIME_S_CNT_WIDTH              (21)
#define FEC_L_RX_FECTIMER_END_TIME_RXFECTIMER_END_TIME_S_CNT_MASK               (0x001FFFFF)

#define FEC_L_RX_RF_INFO_FREQ_P1_FREQ_LSB                                       (16)
#define FEC_L_RX_RF_INFO_FREQ_P1_FREQ_WIDTH                                     (16)
#define FEC_L_RX_RF_INFO_FREQ_P1_FREQ_MASK                                      (0xFFFF0000)

#define FEC_L_RX_RF_INFO_FREQ_P0_FREQ_LSB                                       (0)
#define FEC_L_RX_RF_INFO_FREQ_P0_FREQ_WIDTH                                     (16)
#define FEC_L_RX_RF_INFO_FREQ_P0_FREQ_MASK                                      (0x0000FFFF)

#define FEC_L_RX_DFE_INFO_P1_FC_CA_CFG_LSB                                      (9)
#define FEC_L_RX_DFE_INFO_P1_FC_CA_CFG_WIDTH                                    (1)
#define FEC_L_RX_DFE_INFO_P1_FC_CA_CFG_MASK                                     (0x00000200)
#define FEC_L_RX_DFE_INFO_P1_FC_CA_CFG_BIT                                      (0x00000200)

#define FEC_L_RX_DFE_INFO_P0_FC_CA_CFG_LSB                                      (8)
#define FEC_L_RX_DFE_INFO_P0_FC_CA_CFG_WIDTH                                    (1)
#define FEC_L_RX_DFE_INFO_P0_FC_CA_CFG_MASK                                     (0x00000100)
#define FEC_L_RX_DFE_INFO_P0_FC_CA_CFG_BIT                                      (0x00000100)

#define FEC_L_RX_DFE_INFO_P1_AGG_BW_LSB                                         (4)
#define FEC_L_RX_DFE_INFO_P1_AGG_BW_WIDTH                                       (3)
#define FEC_L_RX_DFE_INFO_P1_AGG_BW_MASK                                        (0x00000070)

#define FEC_L_RX_DFE_INFO_P0_AGG_BW_LSB                                         (0)
#define FEC_L_RX_DFE_INFO_P0_AGG_BW_WIDTH                                       (3)
#define FEC_L_RX_DFE_INFO_P0_AGG_BW_MASK                                        (0x00000007)

#define FEC_L_RX_AGC_INFO_P1_SAW_LESS_EN_LSB                                    (9)
#define FEC_L_RX_AGC_INFO_P1_SAW_LESS_EN_WIDTH                                  (1)
#define FEC_L_RX_AGC_INFO_P1_SAW_LESS_EN_MASK                                   (0x00000200)
#define FEC_L_RX_AGC_INFO_P1_SAW_LESS_EN_BIT                                    (0x00000200)

#define FEC_L_RX_AGC_INFO_P0_SAW_LESS_EN_LSB                                    (8)
#define FEC_L_RX_AGC_INFO_P0_SAW_LESS_EN_WIDTH                                  (1)
#define FEC_L_RX_AGC_INFO_P0_SAW_LESS_EN_MASK                                   (0x00000100)
#define FEC_L_RX_AGC_INFO_P0_SAW_LESS_EN_BIT                                    (0x00000100)

#define FEC_L_RX_AGC_INFO_P1_DRX_eLNA_EN_LSB                                    (7)
#define FEC_L_RX_AGC_INFO_P1_DRX_eLNA_EN_WIDTH                                  (1)
#define FEC_L_RX_AGC_INFO_P1_DRX_eLNA_EN_MASK                                   (0x00000080)
#define FEC_L_RX_AGC_INFO_P1_DRX_eLNA_EN_BIT                                    (0x00000080)

#define FEC_L_RX_AGC_INFO_P1_PRX_eLNA_EN_LSB                                    (6)
#define FEC_L_RX_AGC_INFO_P1_PRX_eLNA_EN_WIDTH                                  (1)
#define FEC_L_RX_AGC_INFO_P1_PRX_eLNA_EN_MASK                                   (0x00000040)
#define FEC_L_RX_AGC_INFO_P1_PRX_eLNA_EN_BIT                                    (0x00000040)

#define FEC_L_RX_AGC_INFO_P0_DRX_eLNA_EN_LSB                                    (5)
#define FEC_L_RX_AGC_INFO_P0_DRX_eLNA_EN_WIDTH                                  (1)
#define FEC_L_RX_AGC_INFO_P0_DRX_eLNA_EN_MASK                                   (0x00000020)
#define FEC_L_RX_AGC_INFO_P0_DRX_eLNA_EN_BIT                                    (0x00000020)

#define FEC_L_RX_AGC_INFO_P0_PRX_eLNA_EN_LSB                                    (4)
#define FEC_L_RX_AGC_INFO_P0_PRX_eLNA_EN_WIDTH                                  (1)
#define FEC_L_RX_AGC_INFO_P0_PRX_eLNA_EN_MASK                                   (0x00000010)
#define FEC_L_RX_AGC_INFO_P0_PRX_eLNA_EN_BIT                                    (0x00000010)

#define FEC_L_RX_AGC_INFO_CLR_FIRST_TIME_LSB                                    (0)
#define FEC_L_RX_AGC_INFO_CLR_FIRST_TIME_WIDTH                                  (1)
#define FEC_L_RX_AGC_INFO_CLR_FIRST_TIME_MASK                                   (0x00000001)
#define FEC_L_RX_AGC_INFO_CLR_FIRST_TIME_BIT                                    (0x00000001)

#define FEC_L_RX_MEAS_START_TYPE_INI_C3_NO_TRK_LSB                              (27)
#define FEC_L_RX_MEAS_START_TYPE_INI_C3_NO_TRK_WIDTH                            (1)
#define FEC_L_RX_MEAS_START_TYPE_INI_C3_NO_TRK_MASK                             (0x08000000)
#define FEC_L_RX_MEAS_START_TYPE_INI_C3_NO_TRK_BIT                              (0x08000000)

#define FEC_L_RX_MEAS_START_TYPE_INI_C2_NO_TRK_LSB                              (26)
#define FEC_L_RX_MEAS_START_TYPE_INI_C2_NO_TRK_WIDTH                            (1)
#define FEC_L_RX_MEAS_START_TYPE_INI_C2_NO_TRK_MASK                             (0x04000000)
#define FEC_L_RX_MEAS_START_TYPE_INI_C2_NO_TRK_BIT                              (0x04000000)

#define FEC_L_RX_MEAS_START_TYPE_INI_C1_NO_TRK_LSB                              (25)
#define FEC_L_RX_MEAS_START_TYPE_INI_C1_NO_TRK_WIDTH                            (1)
#define FEC_L_RX_MEAS_START_TYPE_INI_C1_NO_TRK_MASK                             (0x02000000)
#define FEC_L_RX_MEAS_START_TYPE_INI_C1_NO_TRK_BIT                              (0x02000000)

#define FEC_L_RX_MEAS_START_TYPE_INI_C0_NO_TRK_LSB                              (24)
#define FEC_L_RX_MEAS_START_TYPE_INI_C0_NO_TRK_WIDTH                            (1)
#define FEC_L_RX_MEAS_START_TYPE_INI_C0_NO_TRK_MASK                             (0x01000000)
#define FEC_L_RX_MEAS_START_TYPE_INI_C0_NO_TRK_BIT                              (0x01000000)

#define FEC_L_RX_MEAS_START_TYPE_INI_WB_COEF_LATCH_PATH_LSB                     (21)
#define FEC_L_RX_MEAS_START_TYPE_INI_WB_COEF_LATCH_PATH_WIDTH                   (1)
#define FEC_L_RX_MEAS_START_TYPE_INI_WB_COEF_LATCH_PATH_MASK                    (0x00200000)
#define FEC_L_RX_MEAS_START_TYPE_INI_WB_COEF_LATCH_PATH_BIT                     (0x00200000)

#define FEC_L_RX_MEAS_START_TYPE_INI_LIF_STATE_LSB                              (20)
#define FEC_L_RX_MEAS_START_TYPE_INI_LIF_STATE_WIDTH                            (1)
#define FEC_L_RX_MEAS_START_TYPE_INI_LIF_STATE_MASK                             (0x00100000)
#define FEC_L_RX_MEAS_START_TYPE_INI_LIF_STATE_BIT                              (0x00100000)

#define FEC_L_RX_MEAS_START_TYPE_INI_C3_EN_LSB                                  (10)
#define FEC_L_RX_MEAS_START_TYPE_INI_C3_EN_WIDTH                                (2)
#define FEC_L_RX_MEAS_START_TYPE_INI_C3_EN_MASK                                 (0x00000C00)

#define FEC_L_RX_MEAS_START_TYPE_INI_C2_EN_LSB                                  (8)
#define FEC_L_RX_MEAS_START_TYPE_INI_C2_EN_WIDTH                                (2)
#define FEC_L_RX_MEAS_START_TYPE_INI_C2_EN_MASK                                 (0x00000300)

#define FEC_L_RX_MEAS_START_TYPE_INI_C1_EN_LSB                                  (6)
#define FEC_L_RX_MEAS_START_TYPE_INI_C1_EN_WIDTH                                (2)
#define FEC_L_RX_MEAS_START_TYPE_INI_C1_EN_MASK                                 (0x000000C0)

#define FEC_L_RX_MEAS_START_TYPE_INI_C0_EN_LSB                                  (4)
#define FEC_L_RX_MEAS_START_TYPE_INI_C0_EN_WIDTH                                (2)
#define FEC_L_RX_MEAS_START_TYPE_INI_C0_EN_MASK                                 (0x00000030)

#define FEC_L_RX_MEAS_START_TYPE_INI_AGC_MODE_LSB                               (0)
#define FEC_L_RX_MEAS_START_TYPE_INI_AGC_MODE_WIDTH                             (4)
#define FEC_L_RX_MEAS_START_TYPE_INI_AGC_MODE_MASK                              (0x0000000F)

#define FEC_L_RX_REQ_SF_TYPE_INI_C3_SF_TYPE_LSB                                 (28)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_SF_TYPE_WIDTH                               (2)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_SF_TYPE_MASK                                (0x30000000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C2_SF_TYPE_LSB                                 (24)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_SF_TYPE_WIDTH                               (2)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_SF_TYPE_MASK                                (0x03000000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_SF_TYPE_LSB                                 (20)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_SF_TYPE_WIDTH                               (2)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_SF_TYPE_MASK                                (0x00300000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C0_SF_TYPE_LSB                                 (16)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_SF_TYPE_WIDTH                               (2)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_SF_TYPE_MASK                                (0x00030000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C3_POS_REQ_LSB                                 (15)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_POS_REQ_WIDTH                               (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_POS_REQ_MASK                                (0x00008000)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_POS_REQ_BIT                                 (0x00008000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C3_CS_REQ_LSB                                  (14)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_CS_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_CS_REQ_MASK                                 (0x00004000)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_CS_REQ_BIT                                  (0x00004000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C3_CM_REQ_LSB                                  (13)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_CM_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_CM_REQ_MASK                                 (0x00002000)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_CM_REQ_BIT                                  (0x00002000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C3_RX_REQ_LSB                                  (12)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_RX_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_RX_REQ_MASK                                 (0x00001000)
#define FEC_L_RX_REQ_SF_TYPE_INI_C3_RX_REQ_BIT                                  (0x00001000)

#define FEC_L_RX_REQ_SF_TYPE_INI_C2_POS_REQ_LSB                                 (11)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_POS_REQ_WIDTH                               (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_POS_REQ_MASK                                (0x00000800)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_POS_REQ_BIT                                 (0x00000800)

#define FEC_L_RX_REQ_SF_TYPE_INI_C2_CS_REQ_LSB                                  (10)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_CS_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_CS_REQ_MASK                                 (0x00000400)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_CS_REQ_BIT                                  (0x00000400)

#define FEC_L_RX_REQ_SF_TYPE_INI_C2_CM_REQ_LSB                                  (9)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_CM_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_CM_REQ_MASK                                 (0x00000200)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_CM_REQ_BIT                                  (0x00000200)

#define FEC_L_RX_REQ_SF_TYPE_INI_C2_RX_REQ_LSB                                  (8)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_RX_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_RX_REQ_MASK                                 (0x00000100)
#define FEC_L_RX_REQ_SF_TYPE_INI_C2_RX_REQ_BIT                                  (0x00000100)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_POS_REQ_LSB                                 (7)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_POS_REQ_WIDTH                               (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_POS_REQ_MASK                                (0x00000080)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_POS_REQ_BIT                                 (0x00000080)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CS_REQ_LSB                                  (6)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CS_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CS_REQ_MASK                                 (0x00000040)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CS_REQ_BIT                                  (0x00000040)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CM_REQ_LSB                                  (5)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CM_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CM_REQ_MASK                                 (0x00000020)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_CM_REQ_BIT                                  (0x00000020)

#define FEC_L_RX_REQ_SF_TYPE_INI_C1_RX_REQ_LSB                                  (4)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_RX_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_RX_REQ_MASK                                 (0x00000010)
#define FEC_L_RX_REQ_SF_TYPE_INI_C1_RX_REQ_BIT                                  (0x00000010)

#define FEC_L_RX_REQ_SF_TYPE_INI_C0_POS_REQ_LSB                                 (3)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_POS_REQ_WIDTH                               (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_POS_REQ_MASK                                (0x00000008)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_POS_REQ_BIT                                 (0x00000008)

#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CS_REQ_LSB                                  (2)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CS_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CS_REQ_MASK                                 (0x00000004)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CS_REQ_BIT                                  (0x00000004)

#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CM_REQ_LSB                                  (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CM_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CM_REQ_MASK                                 (0x00000002)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_CM_REQ_BIT                                  (0x00000002)

#define FEC_L_RX_REQ_SF_TYPE_INI_C0_RX_REQ_LSB                                  (0)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_RX_REQ_WIDTH                                (1)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_RX_REQ_MASK                                 (0x00000001)
#define FEC_L_RX_REQ_SF_TYPE_INI_C0_RX_REQ_BIT                                  (0x00000001)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C3_LSB                       (30)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C3_WIDTH                     (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C3_MASK                      (0xC0000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C2_LSB                       (28)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C2_WIDTH                     (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C2_MASK                      (0x30000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C1_LSB                       (26)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C1_WIDTH                     (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C1_MASK                      (0x0C000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C0_LSB                       (24)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C0_WIDTH                     (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_TX_NUM_C0_MASK                      (0x03000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_RX_MODE_P1_EN_LSB               (19)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_RX_MODE_P1_EN_WIDTH             (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_RX_MODE_P1_EN_MASK              (0x00180000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_RX_MODE_P0_EN_LSB               (17)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_RX_MODE_P0_EN_WIDTH             (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_RX_MODE_P0_EN_MASK              (0x00060000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_MEAS_TRIG_EN_LSB                (16)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_MEAS_TRIG_EN_WIDTH              (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_MEAS_TRIG_EN_MASK               (0x00010000)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_ARX_MEAS_TRIG_EN_BIT                (0x00010000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C3_RSP_EN_LSB                       (11)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C3_RSP_EN_WIDTH                     (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C3_RSP_EN_MASK                      (0x00000800)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C3_RSP_EN_BIT                       (0x00000800)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C2_RSP_EN_LSB                       (10)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C2_RSP_EN_WIDTH                     (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C2_RSP_EN_MASK                      (0x00000400)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C2_RSP_EN_BIT                       (0x00000400)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_RSP_EN_LSB                       (9)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_RSP_EN_WIDTH                     (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_RSP_EN_MASK                      (0x00000200)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_RSP_EN_BIT                       (0x00000200)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_RSP_EN_LSB                       (8)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_RSP_EN_WIDTH                     (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_RSP_EN_MASK                      (0x00000100)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_RSP_EN_BIT                       (0x00000100)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C3_LPM_CFG_LSB                      (6)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C3_LPM_CFG_WIDTH                    (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C3_LPM_CFG_MASK                     (0x000000C0)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C2_LPM_CFG_LSB                      (4)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C2_LPM_CFG_WIDTH                    (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C2_LPM_CFG_MASK                     (0x00000030)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_LPM_CFG_LSB                      (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_LPM_CFG_WIDTH                    (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C1_LPM_CFG_MASK                     (0x0000000C)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_LPM_CFG_LSB                      (0)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_LPM_CFG_WIDTH                    (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_INI_C0_LPM_CFG_MASK                     (0x00000003)

#define FEC_L_RX_INTER_CM_COFIG_INI_TRK_SYM_MAP_LSB                             (0)
#define FEC_L_RX_INTER_CM_COFIG_INI_TRK_SYM_MAP_WIDTH                           (14)
#define FEC_L_RX_INTER_CM_COFIG_INI_TRK_SYM_MAP_MASK                            (0x00003FFF)

#define FEC_L_RX_PSCAN_REQ_INI_PSCAN_TYPE_LSB                                   (0)
#define FEC_L_RX_PSCAN_REQ_INI_PSCAN_TYPE_WIDTH                                 (2)
#define FEC_L_RX_PSCAN_REQ_INI_PSCAN_TYPE_MASK                                  (0x00000003)

#define FEC_L_RX_CM_STATUS_INI_CM_BW_LSB                                        (16)
#define FEC_L_RX_CM_STATUS_INI_CM_BW_WIDTH                                      (3)
#define FEC_L_RX_CM_STATUS_INI_CM_BW_MASK                                       (0x00070000)

#define FEC_L_RX_CM_STATUS_INI_CM_SEL_LSB                                       (0)
#define FEC_L_RX_CM_STATUS_INI_CM_SEL_WIDTH                                     (2)
#define FEC_L_RX_CM_STATUS_INI_CM_SEL_MASK                                      (0x00000003)

#define FEC_L_RX_INTER_DUMP_STATUS_INI_DUMP_BUFF_IDX_LSB                        (0)
#define FEC_L_RX_INTER_DUMP_STATUS_INI_DUMP_BUFF_IDX_WIDTH                      (2)
#define FEC_L_RX_INTER_DUMP_STATUS_INI_DUMP_BUFF_IDX_MASK                       (0x00000003)

#define FEC_L_RX_CELL_TYPE_INI_C3_CBW_LSB                                       (29)
#define FEC_L_RX_CELL_TYPE_INI_C3_CBW_WIDTH                                     (3)
#define FEC_L_RX_CELL_TYPE_INI_C3_CBW_MASK                                      (0xE0000000)

#define FEC_L_RX_CELL_TYPE_INI_C2_CBW_LSB                                       (26)
#define FEC_L_RX_CELL_TYPE_INI_C2_CBW_WIDTH                                     (3)
#define FEC_L_RX_CELL_TYPE_INI_C2_CBW_MASK                                      (0x1C000000)

#define FEC_L_RX_CELL_TYPE_INI_C1_CBW_LSB                                       (23)
#define FEC_L_RX_CELL_TYPE_INI_C1_CBW_WIDTH                                     (3)
#define FEC_L_RX_CELL_TYPE_INI_C1_CBW_MASK                                      (0x03800000)

#define FEC_L_RX_CELL_TYPE_INI_C0_CBW_LSB                                       (20)
#define FEC_L_RX_CELL_TYPE_INI_C0_CBW_WIDTH                                     (3)
#define FEC_L_RX_CELL_TYPE_INI_C0_CBW_MASK                                      (0x00700000)

#define FEC_L_RX_CELL_TYPE_INI_C3_DUPLEX_TYPE_LSB                               (19)
#define FEC_L_RX_CELL_TYPE_INI_C3_DUPLEX_TYPE_WIDTH                             (1)
#define FEC_L_RX_CELL_TYPE_INI_C3_DUPLEX_TYPE_MASK                              (0x00080000)
#define FEC_L_RX_CELL_TYPE_INI_C3_DUPLEX_TYPE_BIT                               (0x00080000)

#define FEC_L_RX_CELL_TYPE_INI_C2_DUPLEX_TYPE_LSB                               (18)
#define FEC_L_RX_CELL_TYPE_INI_C2_DUPLEX_TYPE_WIDTH                             (1)
#define FEC_L_RX_CELL_TYPE_INI_C2_DUPLEX_TYPE_MASK                              (0x00040000)
#define FEC_L_RX_CELL_TYPE_INI_C2_DUPLEX_TYPE_BIT                               (0x00040000)

#define FEC_L_RX_CELL_TYPE_INI_C1_DUPLEX_TYPE_LSB                               (17)
#define FEC_L_RX_CELL_TYPE_INI_C1_DUPLEX_TYPE_WIDTH                             (1)
#define FEC_L_RX_CELL_TYPE_INI_C1_DUPLEX_TYPE_MASK                              (0x00020000)
#define FEC_L_RX_CELL_TYPE_INI_C1_DUPLEX_TYPE_BIT                               (0x00020000)

#define FEC_L_RX_CELL_TYPE_INI_C0_DUPLEX_TYPE_LSB                               (16)
#define FEC_L_RX_CELL_TYPE_INI_C0_DUPLEX_TYPE_WIDTH                             (1)
#define FEC_L_RX_CELL_TYPE_INI_C0_DUPLEX_TYPE_MASK                              (0x00010000)
#define FEC_L_RX_CELL_TYPE_INI_C0_DUPLEX_TYPE_BIT                               (0x00010000)

#define FEC_L_RX_CELL_TYPE_INI_C3_NBI_RATE_LSB                                  (13)
#define FEC_L_RX_CELL_TYPE_INI_C3_NBI_RATE_WIDTH                                (3)
#define FEC_L_RX_CELL_TYPE_INI_C3_NBI_RATE_MASK                                 (0x0000E000)

#define FEC_L_RX_CELL_TYPE_INI_C2_NBI_RATE_LSB                                  (10)
#define FEC_L_RX_CELL_TYPE_INI_C2_NBI_RATE_WIDTH                                (3)
#define FEC_L_RX_CELL_TYPE_INI_C2_NBI_RATE_MASK                                 (0x00001C00)

#define FEC_L_RX_CELL_TYPE_INI_C1_NBI_RATE_LSB                                  (7)
#define FEC_L_RX_CELL_TYPE_INI_C1_NBI_RATE_WIDTH                                (3)
#define FEC_L_RX_CELL_TYPE_INI_C1_NBI_RATE_MASK                                 (0x00000380)

#define FEC_L_RX_CELL_TYPE_INI_C0_NBI_RATE_LSB                                  (4)
#define FEC_L_RX_CELL_TYPE_INI_C0_NBI_RATE_WIDTH                                (3)
#define FEC_L_RX_CELL_TYPE_INI_C0_NBI_RATE_MASK                                 (0x00000070)

#define FEC_L_RX_CELL_TYPE_INI_C3_CP_TYPE_LSB                                   (3)
#define FEC_L_RX_CELL_TYPE_INI_C3_CP_TYPE_WIDTH                                 (1)
#define FEC_L_RX_CELL_TYPE_INI_C3_CP_TYPE_MASK                                  (0x00000008)
#define FEC_L_RX_CELL_TYPE_INI_C3_CP_TYPE_BIT                                   (0x00000008)

#define FEC_L_RX_CELL_TYPE_INI_C2_CP_TYPE_LSB                                   (2)
#define FEC_L_RX_CELL_TYPE_INI_C2_CP_TYPE_WIDTH                                 (1)
#define FEC_L_RX_CELL_TYPE_INI_C2_CP_TYPE_MASK                                  (0x00000004)
#define FEC_L_RX_CELL_TYPE_INI_C2_CP_TYPE_BIT                                   (0x00000004)

#define FEC_L_RX_CELL_TYPE_INI_C1_CP_TYPE_LSB                                   (1)
#define FEC_L_RX_CELL_TYPE_INI_C1_CP_TYPE_WIDTH                                 (1)
#define FEC_L_RX_CELL_TYPE_INI_C1_CP_TYPE_MASK                                  (0x00000002)
#define FEC_L_RX_CELL_TYPE_INI_C1_CP_TYPE_BIT                                   (0x00000002)

#define FEC_L_RX_CELL_TYPE_INI_C0_CP_TYPE_LSB                                   (0)
#define FEC_L_RX_CELL_TYPE_INI_C0_CP_TYPE_WIDTH                                 (1)
#define FEC_L_RX_CELL_TYPE_INI_C0_CP_TYPE_MASK                                  (0x00000001)
#define FEC_L_RX_CELL_TYPE_INI_C0_CP_TYPE_BIT                                   (0x00000001)

#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C3_SRX_PATH_LSB                           (22)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C3_SRX_PATH_WIDTH                         (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C3_SRX_PATH_MASK                          (0x00C00000)

#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C2_SRX_PATH_LSB                           (20)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C2_SRX_PATH_WIDTH                         (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C2_SRX_PATH_MASK                          (0x00300000)

#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C1_SRX_PATH_LSB                           (18)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C1_SRX_PATH_WIDTH                         (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C1_SRX_PATH_MASK                          (0x000C0000)

#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C0_SRX_PATH_LSB                           (16)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C0_SRX_PATH_WIDTH                         (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C0_SRX_PATH_MASK                          (0x00030000)

#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C3_LNA_PATH_LSB                           (9)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C3_LNA_PATH_WIDTH                         (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C3_LNA_PATH_MASK                          (0x00000E00)

#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C2_LNA_PATH_LSB                           (6)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C2_LNA_PATH_WIDTH                         (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C2_LNA_PATH_MASK                          (0x000001C0)

#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C1_LNA_PATH_LSB                           (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C1_LNA_PATH_WIDTH                         (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C1_LNA_PATH_MASK                          (0x00000038)

#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C0_LNA_PATH_LSB                           (0)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C0_LNA_PATH_WIDTH                         (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_INI_C0_LNA_PATH_MASK                          (0x00000007)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_ANT1_ON_LSB                            (23)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_ANT1_ON_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_ANT1_ON_MASK                           (0x00800000)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_ANT1_ON_BIT                            (0x00800000)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_ANT0_ON_LSB                            (22)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_ANT0_ON_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_ANT0_ON_MASK                           (0x00400000)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_ANT0_ON_BIT                            (0x00400000)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_ANT1_ON_LSB                            (21)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_ANT1_ON_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_ANT1_ON_MASK                           (0x00200000)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_ANT1_ON_BIT                            (0x00200000)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_ANT0_ON_LSB                            (20)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_ANT0_ON_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_ANT0_ON_MASK                           (0x00100000)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_ANT0_ON_BIT                            (0x00100000)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_ANT1_ON_LSB                            (19)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_ANT1_ON_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_ANT1_ON_MASK                           (0x00080000)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_ANT1_ON_BIT                            (0x00080000)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_ANT0_ON_LSB                            (18)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_ANT0_ON_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_ANT0_ON_MASK                           (0x00040000)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_ANT0_ON_BIT                            (0x00040000)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_ANT1_ON_LSB                            (17)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_ANT1_ON_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_ANT1_ON_MASK                           (0x00020000)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_ANT1_ON_BIT                            (0x00020000)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_ANT0_ON_LSB                            (16)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_ANT0_ON_WIDTH                          (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_ANT0_ON_MASK                           (0x00010000)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_ANT0_ON_BIT                            (0x00010000)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_DFE_C_PATH_LSB                         (10)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_DFE_C_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_DFE_C_PATH_MASK                        (0x00000C00)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_DFE_C_PATH_LSB                         (8)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_DFE_C_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_DFE_C_PATH_MASK                        (0x00000300)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_DFE_C_PATH_LSB                         (6)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_DFE_C_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_DFE_C_PATH_MASK                        (0x000000C0)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_DFE_C_PATH_LSB                         (4)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_DFE_C_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_DFE_C_PATH_MASK                        (0x00000030)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_DFE_P_PATH_LSB                         (3)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_DFE_P_PATH_WIDTH                       (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_DFE_P_PATH_MASK                        (0x00000008)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C3_DFE_P_PATH_BIT                         (0x00000008)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_DFE_P_PATH_LSB                         (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_DFE_P_PATH_WIDTH                       (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_DFE_P_PATH_MASK                        (0x00000004)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C2_DFE_P_PATH_BIT                         (0x00000004)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_DFE_P_PATH_LSB                         (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_DFE_P_PATH_WIDTH                       (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_DFE_P_PATH_MASK                        (0x00000002)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C1_DFE_P_PATH_BIT                         (0x00000002)

#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_DFE_P_PATH_LSB                         (0)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_DFE_P_PATH_WIDTH                       (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_DFE_P_PATH_MASK                        (0x00000001)
#define FEC_L_RX_ANT_PATH_CONFIG2_INI_C0_DFE_P_PATH_BIT                         (0x00000001)

#define FEC_L_RX_FC_PATH_INFO_INI_P1_DC_RATE_LSB                                (9)
#define FEC_L_RX_FC_PATH_INFO_INI_P1_DC_RATE_WIDTH                              (1)
#define FEC_L_RX_FC_PATH_INFO_INI_P1_DC_RATE_MASK                               (0x00000200)
#define FEC_L_RX_FC_PATH_INFO_INI_P1_DC_RATE_BIT                                (0x00000200)

#define FEC_L_RX_FC_PATH_INFO_INI_P0_DC_RATE_LSB                                (8)
#define FEC_L_RX_FC_PATH_INFO_INI_P0_DC_RATE_WIDTH                              (1)
#define FEC_L_RX_FC_PATH_INFO_INI_P0_DC_RATE_MASK                               (0x00000100)
#define FEC_L_RX_FC_PATH_INFO_INI_P0_DC_RATE_BIT                                (0x00000100)

#define FEC_L_RX_FC_PATH_INFO_INI_P1_RF_BW_LSB                                  (4)
#define FEC_L_RX_FC_PATH_INFO_INI_P1_RF_BW_WIDTH                                (4)
#define FEC_L_RX_FC_PATH_INFO_INI_P1_RF_BW_MASK                                 (0x000000F0)

#define FEC_L_RX_FC_PATH_INFO_INI_P0_RF_BW_LSB                                  (0)
#define FEC_L_RX_FC_PATH_INFO_INI_P0_RF_BW_WIDTH                                (4)
#define FEC_L_RX_FC_PATH_INFO_INI_P0_RF_BW_MASK                                 (0x0000000F)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SFBD_SEL_LSB                             (19)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SFBD_SEL_WIDTH                           (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SFBD_SEL_MASK                            (0x00080000)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SFBD_SEL_BIT                             (0x00080000)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SFBD_SEL_LSB                             (18)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SFBD_SEL_WIDTH                           (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SFBD_SEL_MASK                            (0x00040000)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SFBD_SEL_BIT                             (0x00040000)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SFBD_SEL_LSB                             (17)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SFBD_SEL_WIDTH                           (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SFBD_SEL_MASK                            (0x00020000)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SFBD_SEL_BIT                             (0x00020000)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SFBD_SEL_LSB                             (16)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SFBD_SEL_WIDTH                           (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SFBD_SEL_MASK                            (0x00010000)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SFBD_SEL_BIT                             (0x00010000)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_LAST_SYM_OFT_SEL_LSB                     (15)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_LAST_SYM_OFT_SEL_WIDTH                   (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_LAST_SYM_OFT_SEL_MASK                    (0x00008000)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_LAST_SYM_OFT_SEL_BIT                     (0x00008000)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_MBSFN_SYM_OFT_SEL_LSB                    (14)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_MBSFN_SYM_OFT_SEL_WIDTH                  (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_MBSFN_SYM_OFT_SEL_MASK                   (0x00004000)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_MBSFN_SYM_OFT_SEL_BIT                    (0x00004000)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SYM1_OFT_SEL_LSB                         (13)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SYM1_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SYM1_OFT_SEL_MASK                        (0x00002000)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SYM1_OFT_SEL_BIT                         (0x00002000)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SYM0_OFT_SEL_LSB                         (12)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SYM0_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SYM0_OFT_SEL_MASK                        (0x00001000)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C3_SYM0_OFT_SEL_BIT                         (0x00001000)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_LAST_SYM_OFT_SEL_LSB                     (11)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_LAST_SYM_OFT_SEL_WIDTH                   (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_LAST_SYM_OFT_SEL_MASK                    (0x00000800)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_LAST_SYM_OFT_SEL_BIT                     (0x00000800)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_MBSFN_SYM_OFT_SEL_LSB                    (10)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_MBSFN_SYM_OFT_SEL_WIDTH                  (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_MBSFN_SYM_OFT_SEL_MASK                   (0x00000400)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_MBSFN_SYM_OFT_SEL_BIT                    (0x00000400)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SYM1_OFT_SEL_LSB                         (9)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SYM1_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SYM1_OFT_SEL_MASK                        (0x00000200)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SYM1_OFT_SEL_BIT                         (0x00000200)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SYM0_OFT_SEL_LSB                         (8)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SYM0_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SYM0_OFT_SEL_MASK                        (0x00000100)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C2_SYM0_OFT_SEL_BIT                         (0x00000100)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_LAST_SYM_OFT_SEL_LSB                     (7)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_LAST_SYM_OFT_SEL_WIDTH                   (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_LAST_SYM_OFT_SEL_MASK                    (0x00000080)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_LAST_SYM_OFT_SEL_BIT                     (0x00000080)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_MBSFN_SYM_OFT_SEL_LSB                    (6)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_MBSFN_SYM_OFT_SEL_WIDTH                  (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_MBSFN_SYM_OFT_SEL_MASK                   (0x00000040)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_MBSFN_SYM_OFT_SEL_BIT                    (0x00000040)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM1_OFT_SEL_LSB                         (5)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM1_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM1_OFT_SEL_MASK                        (0x00000020)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM1_OFT_SEL_BIT                         (0x00000020)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM0_OFT_SEL_LSB                         (4)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM0_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM0_OFT_SEL_MASK                        (0x00000010)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C1_SYM0_OFT_SEL_BIT                         (0x00000010)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_LAST_SYM_OFT_SEL_LSB                     (3)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_LAST_SYM_OFT_SEL_WIDTH                   (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_LAST_SYM_OFT_SEL_MASK                    (0x00000008)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_LAST_SYM_OFT_SEL_BIT                     (0x00000008)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_MBSFN_SYM_OFT_SEL_LSB                    (2)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_MBSFN_SYM_OFT_SEL_WIDTH                  (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_MBSFN_SYM_OFT_SEL_MASK                   (0x00000004)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_MBSFN_SYM_OFT_SEL_BIT                    (0x00000004)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM1_OFT_SEL_LSB                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM1_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM1_OFT_SEL_MASK                        (0x00000002)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM1_OFT_SEL_BIT                         (0x00000002)

#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM0_OFT_SEL_LSB                         (0)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM0_OFT_SEL_WIDTH                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM0_OFT_SEL_MASK                        (0x00000001)
#define FEC_L_RX_FWS_SOURCE_SEL_INI_C0_SYM0_OFT_SEL_BIT                         (0x00000001)

#define FEC_L_RX_FWS_SFBD_C0_A0_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C0_A0_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A0_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C0_A0_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C0_A1_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C0_A1_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A1_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C0_A1_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A0_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C1_A0_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A0_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C1_A0_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A1_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C1_A1_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A1_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C1_A1_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C2_A0_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C2_A0_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C2_A0_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C2_A0_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C2_A0_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C2_A0_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C2_A1_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C2_A1_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C2_A1_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C2_A1_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C2_A1_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C2_A1_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C3_A0_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C3_A0_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C3_A0_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C3_A0_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C3_A0_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C3_A0_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C3_A1_INI_FRAME_CNT_LSB                               (20)
#define FEC_L_RX_FWS_SFBD_C3_A1_INI_FRAME_CNT_WIDTH                             (12)
#define FEC_L_RX_FWS_SFBD_C3_A1_INI_FRAME_CNT_MASK                              (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C3_A1_INI_S_CNT_LSB                                   (0)
#define FEC_L_RX_FWS_SFBD_C3_A1_INI_S_CNT_WIDTH                                 (20)
#define FEC_L_RX_FWS_SFBD_C3_A1_INI_S_CNT_MASK                                  (0x000FFFFF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_INI_SYM1_OFT_LSB                            (16)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_INI_SYM1_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_INI_SYM1_OFT_MASK                           (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_INI_SYM0_OFT_LSB                            (0)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_INI_SYM0_OFT_WIDTH                          (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_INI_SYM0_OFT_MASK                           (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_INI_LAST_SYM_OFT_LSB                        (16)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_INI_LAST_SYM_OFT_WIDTH                      (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_INI_LAST_SYM_OFT_MASK                       (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_INI_MBSFN_SYM_OFT_LSB                       (0)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_INI_MBSFN_SYM_OFT_WIDTH                     (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_INI_MBSFN_SYM_OFT_MASK                      (0x000007FF)

#define FEC_L_RX_SNR_VALID_INI_C3_SNR_VLD_LSB                                   (3)
#define FEC_L_RX_SNR_VALID_INI_C3_SNR_VLD_WIDTH                                 (1)
#define FEC_L_RX_SNR_VALID_INI_C3_SNR_VLD_MASK                                  (0x00000008)
#define FEC_L_RX_SNR_VALID_INI_C3_SNR_VLD_BIT                                   (0x00000008)

#define FEC_L_RX_SNR_VALID_INI_C2_SNR_VLD_LSB                                   (2)
#define FEC_L_RX_SNR_VALID_INI_C2_SNR_VLD_WIDTH                                 (1)
#define FEC_L_RX_SNR_VALID_INI_C2_SNR_VLD_MASK                                  (0x00000004)
#define FEC_L_RX_SNR_VALID_INI_C2_SNR_VLD_BIT                                   (0x00000004)

#define FEC_L_RX_SNR_VALID_INI_C1_SNR_VLD_LSB                                   (1)
#define FEC_L_RX_SNR_VALID_INI_C1_SNR_VLD_WIDTH                                 (1)
#define FEC_L_RX_SNR_VALID_INI_C1_SNR_VLD_MASK                                  (0x00000002)
#define FEC_L_RX_SNR_VALID_INI_C1_SNR_VLD_BIT                                   (0x00000002)

#define FEC_L_RX_SNR_VALID_INI_C0_SNR_VLD_LSB                                   (0)
#define FEC_L_RX_SNR_VALID_INI_C0_SNR_VLD_WIDTH                                 (1)
#define FEC_L_RX_SNR_VALID_INI_C0_SNR_VLD_MASK                                  (0x00000001)
#define FEC_L_RX_SNR_VALID_INI_C0_SNR_VLD_BIT                                   (0x00000001)

#define FEC_L_RX_SNR_C0_INI_C0_SNR_LSB                                          (0)
#define FEC_L_RX_SNR_C0_INI_C0_SNR_WIDTH                                        (32)
#define FEC_L_RX_SNR_C0_INI_C0_SNR_MASK                                         (0xFFFFFFFF)

#define FEC_L_RX_SNR_C1_INI_C1_SNR_LSB                                          (0)
#define FEC_L_RX_SNR_C1_INI_C1_SNR_WIDTH                                        (32)
#define FEC_L_RX_SNR_C1_INI_C1_SNR_MASK                                         (0xFFFFFFFF)

#define FEC_L_RX_SNR_C2_INI_C2_SNR_LSB                                          (0)
#define FEC_L_RX_SNR_C2_INI_C2_SNR_WIDTH                                        (32)
#define FEC_L_RX_SNR_C2_INI_C2_SNR_MASK                                         (0xFFFFFFFF)

#define FEC_L_RX_SNR_C3_INI_C3_SNR_LSB                                          (0)
#define FEC_L_RX_SNR_C3_INI_C3_SNR_WIDTH                                        (32)
#define FEC_L_RX_SNR_C3_INI_C3_SNR_MASK                                         (0xFFFFFFFF)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP2_LSB                            (14)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP2_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP2_MASK                           (0x00004000)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP2_BIT                            (0x00004000)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP1_LSB                            (13)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP1_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP1_MASK                           (0x00002000)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP1_BIT                            (0x00002000)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP0_LSB                            (12)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP0_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP0_MASK                           (0x00001000)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C3_SP0_BIT                            (0x00001000)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP2_LSB                            (10)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP2_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP2_MASK                           (0x00000400)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP2_BIT                            (0x00000400)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP1_LSB                            (9)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP1_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP1_MASK                           (0x00000200)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP1_BIT                            (0x00000200)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP0_LSB                            (8)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP0_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP0_MASK                           (0x00000100)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C2_SP0_BIT                            (0x00000100)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP2_LSB                            (6)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP2_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP2_MASK                           (0x00000040)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP2_BIT                            (0x00000040)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP1_LSB                            (5)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP1_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP1_MASK                           (0x00000020)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP1_BIT                            (0x00000020)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP0_LSB                            (4)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP0_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP0_MASK                           (0x00000010)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C1_SP0_BIT                            (0x00000010)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP2_LSB                            (2)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP2_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP2_MASK                           (0x00000004)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP2_BIT                            (0x00000004)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP1_LSB                            (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP1_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP1_MASK                           (0x00000002)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP1_BIT                            (0x00000002)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP0_LSB                            (0)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP0_WIDTH                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP0_MASK                           (0x00000001)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_INI_C0_SP0_BIT                            (0x00000001)

#define FEC_L_RX_CMIF_LOCK_UPDATE_INI_LOCK_SYNC_LSB                             (0)
#define FEC_L_RX_CMIF_LOCK_UPDATE_INI_LOCK_SYNC_WIDTH                           (2)
#define FEC_L_RX_CMIF_LOCK_UPDATE_INI_LOCK_SYNC_MASK                            (0x00000003)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C3_NO_TRK_LSB                            (27)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C3_NO_TRK_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C3_NO_TRK_MASK                           (0x08000000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C3_NO_TRK_BIT                            (0x08000000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C2_NO_TRK_LSB                            (26)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C2_NO_TRK_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C2_NO_TRK_MASK                           (0x04000000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C2_NO_TRK_BIT                            (0x04000000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_NO_TRK_LSB                            (25)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_NO_TRK_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_NO_TRK_MASK                           (0x02000000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_NO_TRK_BIT                            (0x02000000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_NO_TRK_LSB                            (24)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_NO_TRK_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_NO_TRK_MASK                           (0x01000000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_NO_TRK_BIT                            (0x01000000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_WB_COEF_LATCH_PATH_LSB                   (21)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_WB_COEF_LATCH_PATH_WIDTH                 (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_WB_COEF_LATCH_PATH_MASK                  (0x00200000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_WB_COEF_LATCH_PATH_BIT                   (0x00200000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_LIF_STATE_LSB                            (20)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_LIF_STATE_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_LIF_STATE_MASK                           (0x00100000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_LIF_STATE_BIT                            (0x00100000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C3_EN_LSB                                (10)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C3_EN_WIDTH                              (2)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C3_EN_MASK                               (0x00000C00)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C2_EN_LSB                                (8)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C2_EN_WIDTH                              (2)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C2_EN_MASK                               (0x00000300)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_EN_LSB                                (6)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_EN_WIDTH                              (2)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C1_EN_MASK                               (0x000000C0)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_EN_LSB                                (4)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_EN_WIDTH                              (2)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_C0_EN_MASK                               (0x00000030)

#define FEC_L_RX_MEAS_START_TYPE_BUFF1_AGC_MODE_LSB                             (0)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_AGC_MODE_WIDTH                           (4)
#define FEC_L_RX_MEAS_START_TYPE_BUFF1_AGC_MODE_MASK                            (0x0000000F)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_SF_TYPE_LSB                               (28)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_SF_TYPE_MASK                              (0x30000000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_SF_TYPE_LSB                               (24)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_SF_TYPE_MASK                              (0x03000000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_SF_TYPE_LSB                               (20)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_SF_TYPE_MASK                              (0x00300000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_SF_TYPE_LSB                               (16)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_SF_TYPE_MASK                              (0x00030000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_POS_REQ_LSB                               (15)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_POS_REQ_MASK                              (0x00008000)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_POS_REQ_BIT                               (0x00008000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_CS_REQ_LSB                                (14)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_CS_REQ_MASK                               (0x00004000)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_CS_REQ_BIT                                (0x00004000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_CM_REQ_LSB                                (13)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_CM_REQ_MASK                               (0x00002000)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_CM_REQ_BIT                                (0x00002000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_RX_REQ_LSB                                (12)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_RX_REQ_MASK                               (0x00001000)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C3_RX_REQ_BIT                                (0x00001000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_POS_REQ_LSB                               (11)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_POS_REQ_MASK                              (0x00000800)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_POS_REQ_BIT                               (0x00000800)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_CS_REQ_LSB                                (10)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_CS_REQ_MASK                               (0x00000400)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_CS_REQ_BIT                                (0x00000400)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_CM_REQ_LSB                                (9)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_CM_REQ_MASK                               (0x00000200)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_CM_REQ_BIT                                (0x00000200)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_RX_REQ_LSB                                (8)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_RX_REQ_MASK                               (0x00000100)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C2_RX_REQ_BIT                                (0x00000100)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_POS_REQ_LSB                               (7)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_POS_REQ_MASK                              (0x00000080)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_POS_REQ_BIT                               (0x00000080)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CS_REQ_LSB                                (6)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CS_REQ_MASK                               (0x00000040)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CS_REQ_BIT                                (0x00000040)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CM_REQ_LSB                                (5)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CM_REQ_MASK                               (0x00000020)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_CM_REQ_BIT                                (0x00000020)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_RX_REQ_LSB                                (4)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_RX_REQ_MASK                               (0x00000010)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C1_RX_REQ_BIT                                (0x00000010)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_POS_REQ_LSB                               (3)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_POS_REQ_MASK                              (0x00000008)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_POS_REQ_BIT                               (0x00000008)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CS_REQ_LSB                                (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CS_REQ_MASK                               (0x00000004)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CS_REQ_BIT                                (0x00000004)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CM_REQ_LSB                                (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CM_REQ_MASK                               (0x00000002)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_CM_REQ_BIT                                (0x00000002)

#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_RX_REQ_LSB                                (0)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_RX_REQ_MASK                               (0x00000001)
#define FEC_L_RX_REQ_SF_TYPE_BUFF1_C0_RX_REQ_BIT                                (0x00000001)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C3_LSB                     (30)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C3_WIDTH                   (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C3_MASK                    (0xC0000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C2_LSB                     (28)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C2_WIDTH                   (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C2_MASK                    (0x30000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C1_LSB                     (26)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C1_WIDTH                   (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C1_MASK                    (0x0C000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C0_LSB                     (24)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C0_WIDTH                   (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_TX_NUM_C0_MASK                    (0x03000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_RX_MODE_P1_EN_LSB             (19)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_RX_MODE_P1_EN_WIDTH           (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_RX_MODE_P1_EN_MASK            (0x00180000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_RX_MODE_P0_EN_LSB             (17)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_RX_MODE_P0_EN_WIDTH           (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_RX_MODE_P0_EN_MASK            (0x00060000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_MEAS_TRIG_EN_LSB              (16)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_MEAS_TRIG_EN_WIDTH            (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_MEAS_TRIG_EN_MASK             (0x00010000)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_ARX_MEAS_TRIG_EN_BIT              (0x00010000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C3_RSP_EN_LSB                     (11)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C3_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C3_RSP_EN_MASK                    (0x00000800)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C3_RSP_EN_BIT                     (0x00000800)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C2_RSP_EN_LSB                     (10)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C2_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C2_RSP_EN_MASK                    (0x00000400)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C2_RSP_EN_BIT                     (0x00000400)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_RSP_EN_LSB                     (9)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_RSP_EN_MASK                    (0x00000200)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_RSP_EN_BIT                     (0x00000200)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_RSP_EN_LSB                     (8)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_RSP_EN_MASK                    (0x00000100)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_RSP_EN_BIT                     (0x00000100)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C3_LPM_CFG_LSB                    (6)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C3_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C3_LPM_CFG_MASK                   (0x000000C0)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C2_LPM_CFG_LSB                    (4)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C2_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C2_LPM_CFG_MASK                   (0x00000030)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_LPM_CFG_LSB                    (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C1_LPM_CFG_MASK                   (0x0000000C)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_LPM_CFG_LSB                    (0)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF1_C0_LPM_CFG_MASK                   (0x00000003)

#define FEC_L_RX_INTER_CM_COFIG_BUFF1_TRK_SYM_MAP_LSB                           (0)
#define FEC_L_RX_INTER_CM_COFIG_BUFF1_TRK_SYM_MAP_WIDTH                         (14)
#define FEC_L_RX_INTER_CM_COFIG_BUFF1_TRK_SYM_MAP_MASK                          (0x00003FFF)

#define FEC_L_RX_PSCAN_REQ_BUFF1_PSCAN_TYPE_LSB                                 (0)
#define FEC_L_RX_PSCAN_REQ_BUFF1_PSCAN_TYPE_WIDTH                               (2)
#define FEC_L_RX_PSCAN_REQ_BUFF1_PSCAN_TYPE_MASK                                (0x00000003)

#define FEC_L_RX_CM_STATUS_BUFF1_CM_BW_LSB                                      (16)
#define FEC_L_RX_CM_STATUS_BUFF1_CM_BW_WIDTH                                    (3)
#define FEC_L_RX_CM_STATUS_BUFF1_CM_BW_MASK                                     (0x00070000)

#define FEC_L_RX_CM_STATUS_BUFF1_CM_SEL_LSB                                     (0)
#define FEC_L_RX_CM_STATUS_BUFF1_CM_SEL_WIDTH                                   (2)
#define FEC_L_RX_CM_STATUS_BUFF1_CM_SEL_MASK                                    (0x00000003)

#define FEC_L_RX_INTER_DUMP_STATUS_BUFF1_DUMP_BUFF_IDX_LSB                      (0)
#define FEC_L_RX_INTER_DUMP_STATUS_BUFF1_DUMP_BUFF_IDX_WIDTH                    (2)
#define FEC_L_RX_INTER_DUMP_STATUS_BUFF1_DUMP_BUFF_IDX_MASK                     (0x00000003)

#define FEC_L_RX_CELL_TYPE_BUFF1_C3_CBW_LSB                                     (29)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_CBW_MASK                                    (0xE0000000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C2_CBW_LSB                                     (26)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_CBW_MASK                                    (0x1C000000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CBW_LSB                                     (23)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CBW_MASK                                    (0x03800000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CBW_LSB                                     (20)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CBW_MASK                                    (0x00700000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C3_DUPLEX_TYPE_LSB                             (19)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_DUPLEX_TYPE_MASK                            (0x00080000)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_DUPLEX_TYPE_BIT                             (0x00080000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C2_DUPLEX_TYPE_LSB                             (18)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_DUPLEX_TYPE_MASK                            (0x00040000)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_DUPLEX_TYPE_BIT                             (0x00040000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C1_DUPLEX_TYPE_LSB                             (17)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_DUPLEX_TYPE_MASK                            (0x00020000)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_DUPLEX_TYPE_BIT                             (0x00020000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C0_DUPLEX_TYPE_LSB                             (16)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_DUPLEX_TYPE_MASK                            (0x00010000)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_DUPLEX_TYPE_BIT                             (0x00010000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C3_NBI_RATE_LSB                                (13)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_NBI_RATE_WIDTH                              (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_NBI_RATE_MASK                               (0x0000E000)

#define FEC_L_RX_CELL_TYPE_BUFF1_C2_NBI_RATE_LSB                                (10)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_NBI_RATE_WIDTH                              (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_NBI_RATE_MASK                               (0x00001C00)

#define FEC_L_RX_CELL_TYPE_BUFF1_C1_NBI_RATE_LSB                                (7)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_NBI_RATE_WIDTH                              (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_NBI_RATE_MASK                               (0x00000380)

#define FEC_L_RX_CELL_TYPE_BUFF1_C0_NBI_RATE_LSB                                (4)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_NBI_RATE_WIDTH                              (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_NBI_RATE_MASK                               (0x00000070)

#define FEC_L_RX_CELL_TYPE_BUFF1_C3_CP_TYPE_LSB                                 (3)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_CP_TYPE_MASK                                (0x00000008)
#define FEC_L_RX_CELL_TYPE_BUFF1_C3_CP_TYPE_BIT                                 (0x00000008)

#define FEC_L_RX_CELL_TYPE_BUFF1_C2_CP_TYPE_LSB                                 (2)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_CP_TYPE_MASK                                (0x00000004)
#define FEC_L_RX_CELL_TYPE_BUFF1_C2_CP_TYPE_BIT                                 (0x00000004)

#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CP_TYPE_LSB                                 (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CP_TYPE_MASK                                (0x00000002)
#define FEC_L_RX_CELL_TYPE_BUFF1_C1_CP_TYPE_BIT                                 (0x00000002)

#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CP_TYPE_LSB                                 (0)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CP_TYPE_MASK                                (0x00000001)
#define FEC_L_RX_CELL_TYPE_BUFF1_C0_CP_TYPE_BIT                                 (0x00000001)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C3_SRX_PATH_LSB                         (22)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C3_SRX_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C3_SRX_PATH_MASK                        (0x00C00000)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C2_SRX_PATH_LSB                         (20)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C2_SRX_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C2_SRX_PATH_MASK                        (0x00300000)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C1_SRX_PATH_LSB                         (18)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C1_SRX_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C1_SRX_PATH_MASK                        (0x000C0000)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C0_SRX_PATH_LSB                         (16)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C0_SRX_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C0_SRX_PATH_MASK                        (0x00030000)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C3_LNA_PATH_LSB                         (9)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C3_LNA_PATH_WIDTH                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C3_LNA_PATH_MASK                        (0x00000E00)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C2_LNA_PATH_LSB                         (6)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C2_LNA_PATH_WIDTH                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C2_LNA_PATH_MASK                        (0x000001C0)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C1_LNA_PATH_LSB                         (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C1_LNA_PATH_WIDTH                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C1_LNA_PATH_MASK                        (0x00000038)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C0_LNA_PATH_LSB                         (0)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C0_LNA_PATH_WIDTH                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF1_C0_LNA_PATH_MASK                        (0x00000007)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_ANT1_ON_LSB                          (23)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_ANT1_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_ANT1_ON_MASK                         (0x00800000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_ANT1_ON_BIT                          (0x00800000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_ANT0_ON_LSB                          (22)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_ANT0_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_ANT0_ON_MASK                         (0x00400000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_ANT0_ON_BIT                          (0x00400000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_ANT1_ON_LSB                          (21)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_ANT1_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_ANT1_ON_MASK                         (0x00200000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_ANT1_ON_BIT                          (0x00200000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_ANT0_ON_LSB                          (20)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_ANT0_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_ANT0_ON_MASK                         (0x00100000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_ANT0_ON_BIT                          (0x00100000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_ANT1_ON_LSB                          (19)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_ANT1_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_ANT1_ON_MASK                         (0x00080000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_ANT1_ON_BIT                          (0x00080000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_ANT0_ON_LSB                          (18)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_ANT0_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_ANT0_ON_MASK                         (0x00040000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_ANT0_ON_BIT                          (0x00040000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_ANT1_ON_LSB                          (17)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_ANT1_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_ANT1_ON_MASK                         (0x00020000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_ANT1_ON_BIT                          (0x00020000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_ANT0_ON_LSB                          (16)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_ANT0_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_ANT0_ON_MASK                         (0x00010000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_ANT0_ON_BIT                          (0x00010000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_DFE_C_PATH_LSB                       (10)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_DFE_C_PATH_WIDTH                     (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_DFE_C_PATH_MASK                      (0x00000C00)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_DFE_C_PATH_LSB                       (8)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_DFE_C_PATH_WIDTH                     (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_DFE_C_PATH_MASK                      (0x00000300)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_DFE_C_PATH_LSB                       (6)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_DFE_C_PATH_WIDTH                     (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_DFE_C_PATH_MASK                      (0x000000C0)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_DFE_C_PATH_LSB                       (4)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_DFE_C_PATH_WIDTH                     (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_DFE_C_PATH_MASK                      (0x00000030)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_DFE_P_PATH_LSB                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_DFE_P_PATH_WIDTH                     (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_DFE_P_PATH_MASK                      (0x00000008)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C3_DFE_P_PATH_BIT                       (0x00000008)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_DFE_P_PATH_LSB                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_DFE_P_PATH_WIDTH                     (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_DFE_P_PATH_MASK                      (0x00000004)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C2_DFE_P_PATH_BIT                       (0x00000004)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_DFE_P_PATH_LSB                       (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_DFE_P_PATH_WIDTH                     (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_DFE_P_PATH_MASK                      (0x00000002)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C1_DFE_P_PATH_BIT                       (0x00000002)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_DFE_P_PATH_LSB                       (0)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_DFE_P_PATH_WIDTH                     (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_DFE_P_PATH_MASK                      (0x00000001)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF1_C0_DFE_P_PATH_BIT                       (0x00000001)

#define FEC_L_RX_FC_PATH_INFO_BUFF1_P1_DC_RATE_LSB                              (9)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P1_DC_RATE_WIDTH                            (1)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P1_DC_RATE_MASK                             (0x00000200)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P1_DC_RATE_BIT                              (0x00000200)

#define FEC_L_RX_FC_PATH_INFO_BUFF1_P0_DC_RATE_LSB                              (8)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P0_DC_RATE_WIDTH                            (1)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P0_DC_RATE_MASK                             (0x00000100)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P0_DC_RATE_BIT                              (0x00000100)

#define FEC_L_RX_FC_PATH_INFO_BUFF1_P1_RF_BW_LSB                                (4)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P1_RF_BW_WIDTH                              (4)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P1_RF_BW_MASK                               (0x000000F0)

#define FEC_L_RX_FC_PATH_INFO_BUFF1_P0_RF_BW_LSB                                (0)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P0_RF_BW_WIDTH                              (4)
#define FEC_L_RX_FC_PATH_INFO_BUFF1_P0_RF_BW_MASK                               (0x0000000F)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SFBD_SEL_LSB                           (19)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SFBD_SEL_MASK                          (0x00080000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SFBD_SEL_BIT                           (0x00080000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SFBD_SEL_LSB                           (18)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SFBD_SEL_MASK                          (0x00040000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SFBD_SEL_BIT                           (0x00040000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SFBD_SEL_LSB                           (17)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SFBD_SEL_MASK                          (0x00020000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SFBD_SEL_BIT                           (0x00020000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SFBD_SEL_LSB                           (16)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SFBD_SEL_MASK                          (0x00010000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SFBD_SEL_BIT                           (0x00010000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_LAST_SYM_OFT_SEL_LSB                   (15)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_LAST_SYM_OFT_SEL_MASK                  (0x00008000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_LAST_SYM_OFT_SEL_BIT                   (0x00008000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_MBSFN_SYM_OFT_SEL_LSB                  (14)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_MBSFN_SYM_OFT_SEL_MASK                 (0x00004000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_MBSFN_SYM_OFT_SEL_BIT                  (0x00004000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SYM1_OFT_SEL_LSB                       (13)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SYM1_OFT_SEL_MASK                      (0x00002000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SYM1_OFT_SEL_BIT                       (0x00002000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SYM0_OFT_SEL_LSB                       (12)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SYM0_OFT_SEL_MASK                      (0x00001000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C3_SYM0_OFT_SEL_BIT                       (0x00001000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_LAST_SYM_OFT_SEL_LSB                   (11)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_LAST_SYM_OFT_SEL_MASK                  (0x00000800)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_LAST_SYM_OFT_SEL_BIT                   (0x00000800)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_MBSFN_SYM_OFT_SEL_LSB                  (10)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_MBSFN_SYM_OFT_SEL_MASK                 (0x00000400)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_MBSFN_SYM_OFT_SEL_BIT                  (0x00000400)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SYM1_OFT_SEL_LSB                       (9)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SYM1_OFT_SEL_MASK                      (0x00000200)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SYM1_OFT_SEL_BIT                       (0x00000200)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SYM0_OFT_SEL_LSB                       (8)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SYM0_OFT_SEL_MASK                      (0x00000100)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C2_SYM0_OFT_SEL_BIT                       (0x00000100)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_LAST_SYM_OFT_SEL_LSB                   (7)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_LAST_SYM_OFT_SEL_MASK                  (0x00000080)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_LAST_SYM_OFT_SEL_BIT                   (0x00000080)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_MBSFN_SYM_OFT_SEL_LSB                  (6)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_MBSFN_SYM_OFT_SEL_MASK                 (0x00000040)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_MBSFN_SYM_OFT_SEL_BIT                  (0x00000040)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM1_OFT_SEL_LSB                       (5)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM1_OFT_SEL_MASK                      (0x00000020)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM1_OFT_SEL_BIT                       (0x00000020)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM0_OFT_SEL_LSB                       (4)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM0_OFT_SEL_MASK                      (0x00000010)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C1_SYM0_OFT_SEL_BIT                       (0x00000010)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_LAST_SYM_OFT_SEL_LSB                   (3)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_LAST_SYM_OFT_SEL_MASK                  (0x00000008)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_LAST_SYM_OFT_SEL_BIT                   (0x00000008)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_MBSFN_SYM_OFT_SEL_LSB                  (2)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_MBSFN_SYM_OFT_SEL_MASK                 (0x00000004)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_MBSFN_SYM_OFT_SEL_BIT                  (0x00000004)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM1_OFT_SEL_LSB                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM1_OFT_SEL_MASK                      (0x00000002)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM1_OFT_SEL_BIT                       (0x00000002)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM0_OFT_SEL_LSB                       (0)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM0_OFT_SEL_MASK                      (0x00000001)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF1_C0_SYM0_OFT_SEL_BIT                       (0x00000001)

#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF1_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF1_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF1_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF1_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF1_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF1_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF1_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF1_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF1_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF1_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF1_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF1_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF1_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF1_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF1_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF1_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF1_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF1_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_SNR_VALID_BUFF1_C3_SNR_VLD_LSB                                 (3)
#define FEC_L_RX_SNR_VALID_BUFF1_C3_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF1_C3_SNR_VLD_MASK                                (0x00000008)
#define FEC_L_RX_SNR_VALID_BUFF1_C3_SNR_VLD_BIT                                 (0x00000008)

#define FEC_L_RX_SNR_VALID_BUFF1_C2_SNR_VLD_LSB                                 (2)
#define FEC_L_RX_SNR_VALID_BUFF1_C2_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF1_C2_SNR_VLD_MASK                                (0x00000004)
#define FEC_L_RX_SNR_VALID_BUFF1_C2_SNR_VLD_BIT                                 (0x00000004)

#define FEC_L_RX_SNR_VALID_BUFF1_C1_SNR_VLD_LSB                                 (1)
#define FEC_L_RX_SNR_VALID_BUFF1_C1_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF1_C1_SNR_VLD_MASK                                (0x00000002)
#define FEC_L_RX_SNR_VALID_BUFF1_C1_SNR_VLD_BIT                                 (0x00000002)

#define FEC_L_RX_SNR_VALID_BUFF1_C0_SNR_VLD_LSB                                 (0)
#define FEC_L_RX_SNR_VALID_BUFF1_C0_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF1_C0_SNR_VLD_MASK                                (0x00000001)
#define FEC_L_RX_SNR_VALID_BUFF1_C0_SNR_VLD_BIT                                 (0x00000001)

#define FEC_L_RX_SNR_C0_BUFF1_C0_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C0_BUFF1_C0_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C0_BUFF1_C0_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_SNR_C1_BUFF1_C1_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C1_BUFF1_C1_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C1_BUFF1_C1_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_SNR_C2_BUFF1_C2_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C2_BUFF1_C2_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C2_BUFF1_C2_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_SNR_C3_BUFF1_C3_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C3_BUFF1_C3_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C3_BUFF1_C3_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP2_LSB                          (14)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP2_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP2_MASK                         (0x00004000)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP2_BIT                          (0x00004000)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP1_LSB                          (13)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP1_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP1_MASK                         (0x00002000)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP1_BIT                          (0x00002000)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP0_LSB                          (12)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP0_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP0_MASK                         (0x00001000)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C3_SP0_BIT                          (0x00001000)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP2_LSB                          (10)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP2_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP2_MASK                         (0x00000400)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP2_BIT                          (0x00000400)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP1_LSB                          (9)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP1_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP1_MASK                         (0x00000200)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP1_BIT                          (0x00000200)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP0_LSB                          (8)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP0_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP0_MASK                         (0x00000100)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C2_SP0_BIT                          (0x00000100)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP2_LSB                          (6)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP2_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP2_MASK                         (0x00000040)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP2_BIT                          (0x00000040)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP1_LSB                          (5)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP1_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP1_MASK                         (0x00000020)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP1_BIT                          (0x00000020)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP0_LSB                          (4)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP0_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP0_MASK                         (0x00000010)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C1_SP0_BIT                          (0x00000010)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP2_LSB                          (2)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP2_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP2_MASK                         (0x00000004)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP2_BIT                          (0x00000004)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP1_LSB                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP1_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP1_MASK                         (0x00000002)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP1_BIT                          (0x00000002)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP0_LSB                          (0)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP0_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP0_MASK                         (0x00000001)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF1_C0_SP0_BIT                          (0x00000001)

#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF1_LOCK_SYNC_LSB                           (0)
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF1_LOCK_SYNC_WIDTH                         (2)
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF1_LOCK_SYNC_MASK                          (0x00000003)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C3_NO_TRK_LSB                            (27)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C3_NO_TRK_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C3_NO_TRK_MASK                           (0x08000000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C3_NO_TRK_BIT                            (0x08000000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C2_NO_TRK_LSB                            (26)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C2_NO_TRK_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C2_NO_TRK_MASK                           (0x04000000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C2_NO_TRK_BIT                            (0x04000000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_NO_TRK_LSB                            (25)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_NO_TRK_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_NO_TRK_MASK                           (0x02000000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_NO_TRK_BIT                            (0x02000000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_NO_TRK_LSB                            (24)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_NO_TRK_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_NO_TRK_MASK                           (0x01000000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_NO_TRK_BIT                            (0x01000000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_WB_COEF_LATCH_PATH_LSB                   (21)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_WB_COEF_LATCH_PATH_WIDTH                 (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_WB_COEF_LATCH_PATH_MASK                  (0x00200000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_WB_COEF_LATCH_PATH_BIT                   (0x00200000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_LIF_STATE_LSB                            (20)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_LIF_STATE_WIDTH                          (1)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_LIF_STATE_MASK                           (0x00100000)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_LIF_STATE_BIT                            (0x00100000)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C3_EN_LSB                                (10)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C3_EN_WIDTH                              (2)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C3_EN_MASK                               (0x00000C00)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C2_EN_LSB                                (8)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C2_EN_WIDTH                              (2)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C2_EN_MASK                               (0x00000300)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_EN_LSB                                (6)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_EN_WIDTH                              (2)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C1_EN_MASK                               (0x000000C0)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_EN_LSB                                (4)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_EN_WIDTH                              (2)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_C0_EN_MASK                               (0x00000030)

#define FEC_L_RX_MEAS_START_TYPE_BUFF2_AGC_MODE_LSB                             (0)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_AGC_MODE_WIDTH                           (4)
#define FEC_L_RX_MEAS_START_TYPE_BUFF2_AGC_MODE_MASK                            (0x0000000F)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_SF_TYPE_LSB                               (28)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_SF_TYPE_MASK                              (0x30000000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_SF_TYPE_LSB                               (24)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_SF_TYPE_MASK                              (0x03000000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_SF_TYPE_LSB                               (20)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_SF_TYPE_MASK                              (0x00300000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_SF_TYPE_LSB                               (16)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_SF_TYPE_WIDTH                             (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_SF_TYPE_MASK                              (0x00030000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_POS_REQ_LSB                               (15)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_POS_REQ_MASK                              (0x00008000)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_POS_REQ_BIT                               (0x00008000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_CS_REQ_LSB                                (14)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_CS_REQ_MASK                               (0x00004000)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_CS_REQ_BIT                                (0x00004000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_CM_REQ_LSB                                (13)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_CM_REQ_MASK                               (0x00002000)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_CM_REQ_BIT                                (0x00002000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_RX_REQ_LSB                                (12)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_RX_REQ_MASK                               (0x00001000)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C3_RX_REQ_BIT                                (0x00001000)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_POS_REQ_LSB                               (11)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_POS_REQ_MASK                              (0x00000800)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_POS_REQ_BIT                               (0x00000800)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_CS_REQ_LSB                                (10)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_CS_REQ_MASK                               (0x00000400)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_CS_REQ_BIT                                (0x00000400)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_CM_REQ_LSB                                (9)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_CM_REQ_MASK                               (0x00000200)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_CM_REQ_BIT                                (0x00000200)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_RX_REQ_LSB                                (8)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_RX_REQ_MASK                               (0x00000100)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C2_RX_REQ_BIT                                (0x00000100)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_POS_REQ_LSB                               (7)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_POS_REQ_MASK                              (0x00000080)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_POS_REQ_BIT                               (0x00000080)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CS_REQ_LSB                                (6)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CS_REQ_MASK                               (0x00000040)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CS_REQ_BIT                                (0x00000040)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CM_REQ_LSB                                (5)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CM_REQ_MASK                               (0x00000020)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_CM_REQ_BIT                                (0x00000020)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_RX_REQ_LSB                                (4)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_RX_REQ_MASK                               (0x00000010)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C1_RX_REQ_BIT                                (0x00000010)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_POS_REQ_LSB                               (3)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_POS_REQ_WIDTH                             (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_POS_REQ_MASK                              (0x00000008)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_POS_REQ_BIT                               (0x00000008)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CS_REQ_LSB                                (2)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CS_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CS_REQ_MASK                               (0x00000004)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CS_REQ_BIT                                (0x00000004)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CM_REQ_LSB                                (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CM_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CM_REQ_MASK                               (0x00000002)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_CM_REQ_BIT                                (0x00000002)

#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_RX_REQ_LSB                                (0)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_RX_REQ_WIDTH                              (1)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_RX_REQ_MASK                               (0x00000001)
#define FEC_L_RX_REQ_SF_TYPE_BUFF2_C0_RX_REQ_BIT                                (0x00000001)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C3_LSB                     (30)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C3_WIDTH                   (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C3_MASK                    (0xC0000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C2_LSB                     (28)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C2_WIDTH                   (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C2_MASK                    (0x30000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C1_LSB                     (26)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C1_WIDTH                   (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C1_MASK                    (0x0C000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C0_LSB                     (24)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C0_WIDTH                   (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_TX_NUM_C0_MASK                    (0x03000000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_RX_MODE_P1_EN_LSB             (19)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_RX_MODE_P1_EN_WIDTH           (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_RX_MODE_P1_EN_MASK            (0x00180000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_RX_MODE_P0_EN_LSB             (17)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_RX_MODE_P0_EN_WIDTH           (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_RX_MODE_P0_EN_MASK            (0x00060000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_MEAS_TRIG_EN_LSB              (16)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_MEAS_TRIG_EN_WIDTH            (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_MEAS_TRIG_EN_MASK             (0x00010000)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_ARX_MEAS_TRIG_EN_BIT              (0x00010000)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C3_RSP_EN_LSB                     (11)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C3_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C3_RSP_EN_MASK                    (0x00000800)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C3_RSP_EN_BIT                     (0x00000800)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C2_RSP_EN_LSB                     (10)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C2_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C2_RSP_EN_MASK                    (0x00000400)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C2_RSP_EN_BIT                     (0x00000400)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_RSP_EN_LSB                     (9)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_RSP_EN_MASK                    (0x00000200)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_RSP_EN_BIT                     (0x00000200)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_RSP_EN_LSB                     (8)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_RSP_EN_WIDTH                   (1)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_RSP_EN_MASK                    (0x00000100)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_RSP_EN_BIT                     (0x00000100)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C3_LPM_CFG_LSB                    (6)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C3_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C3_LPM_CFG_MASK                   (0x000000C0)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C2_LPM_CFG_LSB                    (4)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C2_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C2_LPM_CFG_MASK                   (0x00000030)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_LPM_CFG_LSB                    (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C1_LPM_CFG_MASK                   (0x0000000C)

#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_LPM_CFG_LSB                    (0)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_LPM_CFG_WIDTH                  (2)
#define FEC_L_RX_NORMAL_SCENARIO_CONFIG_BUFF2_C0_LPM_CFG_MASK                   (0x00000003)

#define FEC_L_RX_INTER_CM_COFIG_BUFF2_TRK_SYM_MAP_LSB                           (0)
#define FEC_L_RX_INTER_CM_COFIG_BUFF2_TRK_SYM_MAP_WIDTH                         (14)
#define FEC_L_RX_INTER_CM_COFIG_BUFF2_TRK_SYM_MAP_MASK                          (0x00003FFF)

#define FEC_L_RX_PSCAN_REQ_BUFF2_PSCAN_TYPE_LSB                                 (0)
#define FEC_L_RX_PSCAN_REQ_BUFF2_PSCAN_TYPE_WIDTH                               (2)
#define FEC_L_RX_PSCAN_REQ_BUFF2_PSCAN_TYPE_MASK                                (0x00000003)

#define FEC_L_RX_CM_STATUS_BUFF2_CM_BW_LSB                                      (16)
#define FEC_L_RX_CM_STATUS_BUFF2_CM_BW_WIDTH                                    (3)
#define FEC_L_RX_CM_STATUS_BUFF2_CM_BW_MASK                                     (0x00070000)

#define FEC_L_RX_CM_STATUS_BUFF2_CM_SEL_LSB                                     (0)
#define FEC_L_RX_CM_STATUS_BUFF2_CM_SEL_WIDTH                                   (2)
#define FEC_L_RX_CM_STATUS_BUFF2_CM_SEL_MASK                                    (0x00000003)

#define FEC_L_RX_INTER_DUMP_STATUS_BUFF2_DUMP_BUFF_IDX_LSB                      (0)
#define FEC_L_RX_INTER_DUMP_STATUS_BUFF2_DUMP_BUFF_IDX_WIDTH                    (2)
#define FEC_L_RX_INTER_DUMP_STATUS_BUFF2_DUMP_BUFF_IDX_MASK                     (0x00000003)

#define FEC_L_RX_CELL_TYPE_BUFF2_C3_CBW_LSB                                     (29)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_CBW_MASK                                    (0xE0000000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C2_CBW_LSB                                     (26)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_CBW_MASK                                    (0x1C000000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CBW_LSB                                     (23)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CBW_MASK                                    (0x03800000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CBW_LSB                                     (20)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CBW_WIDTH                                   (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CBW_MASK                                    (0x00700000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C3_DUPLEX_TYPE_LSB                             (19)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_DUPLEX_TYPE_MASK                            (0x00080000)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_DUPLEX_TYPE_BIT                             (0x00080000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C2_DUPLEX_TYPE_LSB                             (18)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_DUPLEX_TYPE_MASK                            (0x00040000)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_DUPLEX_TYPE_BIT                             (0x00040000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C1_DUPLEX_TYPE_LSB                             (17)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_DUPLEX_TYPE_MASK                            (0x00020000)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_DUPLEX_TYPE_BIT                             (0x00020000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C0_DUPLEX_TYPE_LSB                             (16)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_DUPLEX_TYPE_WIDTH                           (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_DUPLEX_TYPE_MASK                            (0x00010000)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_DUPLEX_TYPE_BIT                             (0x00010000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C3_NBI_RATE_LSB                                (13)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_NBI_RATE_WIDTH                              (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_NBI_RATE_MASK                               (0x0000E000)

#define FEC_L_RX_CELL_TYPE_BUFF2_C2_NBI_RATE_LSB                                (10)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_NBI_RATE_WIDTH                              (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_NBI_RATE_MASK                               (0x00001C00)

#define FEC_L_RX_CELL_TYPE_BUFF2_C1_NBI_RATE_LSB                                (7)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_NBI_RATE_WIDTH                              (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_NBI_RATE_MASK                               (0x00000380)

#define FEC_L_RX_CELL_TYPE_BUFF2_C0_NBI_RATE_LSB                                (4)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_NBI_RATE_WIDTH                              (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_NBI_RATE_MASK                               (0x00000070)

#define FEC_L_RX_CELL_TYPE_BUFF2_C3_CP_TYPE_LSB                                 (3)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_CP_TYPE_MASK                                (0x00000008)
#define FEC_L_RX_CELL_TYPE_BUFF2_C3_CP_TYPE_BIT                                 (0x00000008)

#define FEC_L_RX_CELL_TYPE_BUFF2_C2_CP_TYPE_LSB                                 (2)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_CP_TYPE_MASK                                (0x00000004)
#define FEC_L_RX_CELL_TYPE_BUFF2_C2_CP_TYPE_BIT                                 (0x00000004)

#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CP_TYPE_LSB                                 (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CP_TYPE_MASK                                (0x00000002)
#define FEC_L_RX_CELL_TYPE_BUFF2_C1_CP_TYPE_BIT                                 (0x00000002)

#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CP_TYPE_LSB                                 (0)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CP_TYPE_WIDTH                               (1)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CP_TYPE_MASK                                (0x00000001)
#define FEC_L_RX_CELL_TYPE_BUFF2_C0_CP_TYPE_BIT                                 (0x00000001)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C3_SRX_PATH_LSB                         (22)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C3_SRX_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C3_SRX_PATH_MASK                        (0x00C00000)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C2_SRX_PATH_LSB                         (20)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C2_SRX_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C2_SRX_PATH_MASK                        (0x00300000)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C1_SRX_PATH_LSB                         (18)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C1_SRX_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C1_SRX_PATH_MASK                        (0x000C0000)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C0_SRX_PATH_LSB                         (16)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C0_SRX_PATH_WIDTH                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C0_SRX_PATH_MASK                        (0x00030000)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C3_LNA_PATH_LSB                         (9)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C3_LNA_PATH_WIDTH                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C3_LNA_PATH_MASK                        (0x00000E00)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C2_LNA_PATH_LSB                         (6)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C2_LNA_PATH_WIDTH                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C2_LNA_PATH_MASK                        (0x000001C0)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C1_LNA_PATH_LSB                         (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C1_LNA_PATH_WIDTH                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C1_LNA_PATH_MASK                        (0x00000038)

#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C0_LNA_PATH_LSB                         (0)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C0_LNA_PATH_WIDTH                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG1_BUFF2_C0_LNA_PATH_MASK                        (0x00000007)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_ANT1_ON_LSB                          (23)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_ANT1_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_ANT1_ON_MASK                         (0x00800000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_ANT1_ON_BIT                          (0x00800000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_ANT0_ON_LSB                          (22)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_ANT0_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_ANT0_ON_MASK                         (0x00400000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_ANT0_ON_BIT                          (0x00400000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_ANT1_ON_LSB                          (21)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_ANT1_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_ANT1_ON_MASK                         (0x00200000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_ANT1_ON_BIT                          (0x00200000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_ANT0_ON_LSB                          (20)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_ANT0_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_ANT0_ON_MASK                         (0x00100000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_ANT0_ON_BIT                          (0x00100000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_ANT1_ON_LSB                          (19)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_ANT1_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_ANT1_ON_MASK                         (0x00080000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_ANT1_ON_BIT                          (0x00080000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_ANT0_ON_LSB                          (18)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_ANT0_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_ANT0_ON_MASK                         (0x00040000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_ANT0_ON_BIT                          (0x00040000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_ANT1_ON_LSB                          (17)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_ANT1_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_ANT1_ON_MASK                         (0x00020000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_ANT1_ON_BIT                          (0x00020000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_ANT0_ON_LSB                          (16)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_ANT0_ON_WIDTH                        (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_ANT0_ON_MASK                         (0x00010000)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_ANT0_ON_BIT                          (0x00010000)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_DFE_C_PATH_LSB                       (10)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_DFE_C_PATH_WIDTH                     (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_DFE_C_PATH_MASK                      (0x00000C00)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_DFE_C_PATH_LSB                       (8)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_DFE_C_PATH_WIDTH                     (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_DFE_C_PATH_MASK                      (0x00000300)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_DFE_C_PATH_LSB                       (6)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_DFE_C_PATH_WIDTH                     (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_DFE_C_PATH_MASK                      (0x000000C0)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_DFE_C_PATH_LSB                       (4)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_DFE_C_PATH_WIDTH                     (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_DFE_C_PATH_MASK                      (0x00000030)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_DFE_P_PATH_LSB                       (3)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_DFE_P_PATH_WIDTH                     (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_DFE_P_PATH_MASK                      (0x00000008)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C3_DFE_P_PATH_BIT                       (0x00000008)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_DFE_P_PATH_LSB                       (2)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_DFE_P_PATH_WIDTH                     (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_DFE_P_PATH_MASK                      (0x00000004)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C2_DFE_P_PATH_BIT                       (0x00000004)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_DFE_P_PATH_LSB                       (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_DFE_P_PATH_WIDTH                     (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_DFE_P_PATH_MASK                      (0x00000002)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C1_DFE_P_PATH_BIT                       (0x00000002)

#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_DFE_P_PATH_LSB                       (0)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_DFE_P_PATH_WIDTH                     (1)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_DFE_P_PATH_MASK                      (0x00000001)
#define FEC_L_RX_ANT_PATH_CONFIG2_BUFF2_C0_DFE_P_PATH_BIT                       (0x00000001)

#define FEC_L_RX_FC_PATH_INFO_BUFF2_P1_DC_RATE_LSB                              (9)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P1_DC_RATE_WIDTH                            (1)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P1_DC_RATE_MASK                             (0x00000200)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P1_DC_RATE_BIT                              (0x00000200)

#define FEC_L_RX_FC_PATH_INFO_BUFF2_P0_DC_RATE_LSB                              (8)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P0_DC_RATE_WIDTH                            (1)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P0_DC_RATE_MASK                             (0x00000100)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P0_DC_RATE_BIT                              (0x00000100)

#define FEC_L_RX_FC_PATH_INFO_BUFF2_P1_RF_BW_LSB                                (4)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P1_RF_BW_WIDTH                              (4)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P1_RF_BW_MASK                               (0x000000F0)

#define FEC_L_RX_FC_PATH_INFO_BUFF2_P0_RF_BW_LSB                                (0)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P0_RF_BW_WIDTH                              (4)
#define FEC_L_RX_FC_PATH_INFO_BUFF2_P0_RF_BW_MASK                               (0x0000000F)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SFBD_SEL_LSB                           (19)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SFBD_SEL_MASK                          (0x00080000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SFBD_SEL_BIT                           (0x00080000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SFBD_SEL_LSB                           (18)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SFBD_SEL_MASK                          (0x00040000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SFBD_SEL_BIT                           (0x00040000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SFBD_SEL_LSB                           (17)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SFBD_SEL_MASK                          (0x00020000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SFBD_SEL_BIT                           (0x00020000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SFBD_SEL_LSB                           (16)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SFBD_SEL_WIDTH                         (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SFBD_SEL_MASK                          (0x00010000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SFBD_SEL_BIT                           (0x00010000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_LAST_SYM_OFT_SEL_LSB                   (15)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_LAST_SYM_OFT_SEL_MASK                  (0x00008000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_LAST_SYM_OFT_SEL_BIT                   (0x00008000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_MBSFN_SYM_OFT_SEL_LSB                  (14)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_MBSFN_SYM_OFT_SEL_MASK                 (0x00004000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_MBSFN_SYM_OFT_SEL_BIT                  (0x00004000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SYM1_OFT_SEL_LSB                       (13)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SYM1_OFT_SEL_MASK                      (0x00002000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SYM1_OFT_SEL_BIT                       (0x00002000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SYM0_OFT_SEL_LSB                       (12)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SYM0_OFT_SEL_MASK                      (0x00001000)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C3_SYM0_OFT_SEL_BIT                       (0x00001000)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_LAST_SYM_OFT_SEL_LSB                   (11)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_LAST_SYM_OFT_SEL_MASK                  (0x00000800)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_LAST_SYM_OFT_SEL_BIT                   (0x00000800)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_MBSFN_SYM_OFT_SEL_LSB                  (10)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_MBSFN_SYM_OFT_SEL_MASK                 (0x00000400)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_MBSFN_SYM_OFT_SEL_BIT                  (0x00000400)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SYM1_OFT_SEL_LSB                       (9)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SYM1_OFT_SEL_MASK                      (0x00000200)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SYM1_OFT_SEL_BIT                       (0x00000200)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SYM0_OFT_SEL_LSB                       (8)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SYM0_OFT_SEL_MASK                      (0x00000100)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C2_SYM0_OFT_SEL_BIT                       (0x00000100)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_LAST_SYM_OFT_SEL_LSB                   (7)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_LAST_SYM_OFT_SEL_MASK                  (0x00000080)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_LAST_SYM_OFT_SEL_BIT                   (0x00000080)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_MBSFN_SYM_OFT_SEL_LSB                  (6)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_MBSFN_SYM_OFT_SEL_MASK                 (0x00000040)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_MBSFN_SYM_OFT_SEL_BIT                  (0x00000040)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM1_OFT_SEL_LSB                       (5)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM1_OFT_SEL_MASK                      (0x00000020)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM1_OFT_SEL_BIT                       (0x00000020)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM0_OFT_SEL_LSB                       (4)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM0_OFT_SEL_MASK                      (0x00000010)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C1_SYM0_OFT_SEL_BIT                       (0x00000010)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_LAST_SYM_OFT_SEL_LSB                   (3)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_LAST_SYM_OFT_SEL_WIDTH                 (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_LAST_SYM_OFT_SEL_MASK                  (0x00000008)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_LAST_SYM_OFT_SEL_BIT                   (0x00000008)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_MBSFN_SYM_OFT_SEL_LSB                  (2)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_MBSFN_SYM_OFT_SEL_WIDTH                (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_MBSFN_SYM_OFT_SEL_MASK                 (0x00000004)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_MBSFN_SYM_OFT_SEL_BIT                  (0x00000004)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM1_OFT_SEL_LSB                       (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM1_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM1_OFT_SEL_MASK                      (0x00000002)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM1_OFT_SEL_BIT                       (0x00000002)

#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM0_OFT_SEL_LSB                       (0)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM0_OFT_SEL_WIDTH                     (1)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM0_OFT_SEL_MASK                      (0x00000001)
#define FEC_L_RX_FWS_SOURCE_SEL_BUFF2_C0_SYM0_OFT_SEL_BIT                       (0x00000001)

#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A0_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C0_A1_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A0_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C1_A1_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C2_A0_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C2_A1_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C3_A0_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF2_FRAME_CNT_LSB                             (20)
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF2_FRAME_CNT_WIDTH                           (12)
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF2_FRAME_CNT_MASK                            (0xFFF00000)

#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF2_S_CNT_LSB                                 (0)
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF2_S_CNT_WIDTH                               (20)
#define FEC_L_RX_FWS_SFBD_C3_A1_BUFF2_S_CNT_MASK                                (0x000FFFFF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A0_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A0_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C0_A1_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C0_A1_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A0_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A0_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C1_A1_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C1_A1_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A0_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A0_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C2_A1_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C2_A1_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A0_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A0_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF2_SYM1_OFT_LSB                          (16)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF2_SYM1_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF2_SYM1_OFT_MASK                         (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF2_SYM0_OFT_LSB                          (0)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF2_SYM0_OFT_WIDTH                        (11)
#define FEC_L_RX_FWS_SYM_OFT1_C3_A1_BUFF2_SYM0_OFT_MASK                         (0x000007FF)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF2_LAST_SYM_OFT_LSB                      (16)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF2_LAST_SYM_OFT_WIDTH                    (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF2_LAST_SYM_OFT_MASK                     (0x07FF0000)

#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF2_MBSFN_SYM_OFT_LSB                     (0)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF2_MBSFN_SYM_OFT_WIDTH                   (11)
#define FEC_L_RX_FWS_SYM_OFT2_C3_A1_BUFF2_MBSFN_SYM_OFT_MASK                    (0x000007FF)

#define FEC_L_RX_SNR_VALID_BUFF2_C3_SNR_VLD_LSB                                 (3)
#define FEC_L_RX_SNR_VALID_BUFF2_C3_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF2_C3_SNR_VLD_MASK                                (0x00000008)
#define FEC_L_RX_SNR_VALID_BUFF2_C3_SNR_VLD_BIT                                 (0x00000008)

#define FEC_L_RX_SNR_VALID_BUFF2_C2_SNR_VLD_LSB                                 (2)
#define FEC_L_RX_SNR_VALID_BUFF2_C2_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF2_C2_SNR_VLD_MASK                                (0x00000004)
#define FEC_L_RX_SNR_VALID_BUFF2_C2_SNR_VLD_BIT                                 (0x00000004)

#define FEC_L_RX_SNR_VALID_BUFF2_C1_SNR_VLD_LSB                                 (1)
#define FEC_L_RX_SNR_VALID_BUFF2_C1_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF2_C1_SNR_VLD_MASK                                (0x00000002)
#define FEC_L_RX_SNR_VALID_BUFF2_C1_SNR_VLD_BIT                                 (0x00000002)

#define FEC_L_RX_SNR_VALID_BUFF2_C0_SNR_VLD_LSB                                 (0)
#define FEC_L_RX_SNR_VALID_BUFF2_C0_SNR_VLD_WIDTH                               (1)
#define FEC_L_RX_SNR_VALID_BUFF2_C0_SNR_VLD_MASK                                (0x00000001)
#define FEC_L_RX_SNR_VALID_BUFF2_C0_SNR_VLD_BIT                                 (0x00000001)

#define FEC_L_RX_SNR_C0_BUFF2_C0_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C0_BUFF2_C0_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C0_BUFF2_C0_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_SNR_C1_BUFF2_C1_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C1_BUFF2_C1_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C1_BUFF2_C1_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_SNR_C2_BUFF2_C2_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C2_BUFF2_C2_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C2_BUFF2_C2_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_SNR_C3_BUFF2_C3_SNR_LSB                                        (0)
#define FEC_L_RX_SNR_C3_BUFF2_C3_SNR_WIDTH                                      (32)
#define FEC_L_RX_SNR_C3_BUFF2_C3_SNR_MASK                                       (0xFFFFFFFF)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP2_LSB                          (14)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP2_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP2_MASK                         (0x00004000)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP2_BIT                          (0x00004000)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP1_LSB                          (13)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP1_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP1_MASK                         (0x00002000)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP1_BIT                          (0x00002000)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP0_LSB                          (12)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP0_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP0_MASK                         (0x00001000)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C3_SP0_BIT                          (0x00001000)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP2_LSB                          (10)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP2_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP2_MASK                         (0x00000400)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP2_BIT                          (0x00000400)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP1_LSB                          (9)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP1_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP1_MASK                         (0x00000200)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP1_BIT                          (0x00000200)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP0_LSB                          (8)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP0_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP0_MASK                         (0x00000100)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C2_SP0_BIT                          (0x00000100)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP2_LSB                          (6)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP2_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP2_MASK                         (0x00000040)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP2_BIT                          (0x00000040)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP1_LSB                          (5)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP1_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP1_MASK                         (0x00000020)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP1_BIT                          (0x00000020)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP0_LSB                          (4)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP0_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP0_MASK                         (0x00000010)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C1_SP0_BIT                          (0x00000010)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP2_LSB                          (2)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP2_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP2_MASK                         (0x00000004)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP2_BIT                          (0x00000004)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP1_LSB                          (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP1_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP1_MASK                         (0x00000002)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP1_BIT                          (0x00000002)

#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP0_LSB                          (0)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP0_WIDTH                        (1)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP0_MASK                         (0x00000001)
#define FEC_L_RX_NBI_MES_EN_C0123_A01_BUFF2_C0_SP0_BIT                          (0x00000001)

#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF2_LOCK_SYNC_LSB                           (0)
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF2_LOCK_SYNC_WIDTH                         (2)
#define FEC_L_RX_CMIF_LOCK_UPDATE_BUFF2_LOCK_SYNC_MASK                          (0x00000003)

#define FEC_L_RX_RSSI_REPORT_C0_BUFF1_A0_RSSI_DBM_LSB                           (16)
#define FEC_L_RX_RSSI_REPORT_C0_BUFF1_A0_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C0_BUFF1_A0_RSSI_DBM_MASK                          (0xFFFF0000)

#define FEC_L_RX_RSSI_REPORT_C0_BUFF1_A1_RSSI_DBM_LSB                           (0)
#define FEC_L_RX_RSSI_REPORT_C0_BUFF1_A1_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C0_BUFF1_A1_RSSI_DBM_MASK                          (0x0000FFFF)

#define FEC_L_RX_RSSI_REPORT_C1_BUFF1_A0_RSSI_DBM_LSB                           (16)
#define FEC_L_RX_RSSI_REPORT_C1_BUFF1_A0_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C1_BUFF1_A0_RSSI_DBM_MASK                          (0xFFFF0000)

#define FEC_L_RX_RSSI_REPORT_C1_BUFF1_A1_RSSI_DBM_LSB                           (0)
#define FEC_L_RX_RSSI_REPORT_C1_BUFF1_A1_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C1_BUFF1_A1_RSSI_DBM_MASK                          (0x0000FFFF)

#define FEC_L_RX_RSSI_REPORT_C2_BUFF1_A0_RSSI_DBM_LSB                           (16)
#define FEC_L_RX_RSSI_REPORT_C2_BUFF1_A0_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C2_BUFF1_A0_RSSI_DBM_MASK                          (0xFFFF0000)

#define FEC_L_RX_RSSI_REPORT_C2_BUFF1_A1_RSSI_DBM_LSB                           (0)
#define FEC_L_RX_RSSI_REPORT_C2_BUFF1_A1_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C2_BUFF1_A1_RSSI_DBM_MASK                          (0x0000FFFF)

#define FEC_L_RX_RSSI_REPORT_C3_BUFF1_A0_RSSI_DBM_LSB                           (16)
#define FEC_L_RX_RSSI_REPORT_C3_BUFF1_A0_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C3_BUFF1_A0_RSSI_DBM_MASK                          (0xFFFF0000)

#define FEC_L_RX_RSSI_REPORT_C3_BUFF1_A1_RSSI_DBM_LSB                           (0)
#define FEC_L_RX_RSSI_REPORT_C3_BUFF1_A1_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C3_BUFF1_A1_RSSI_DBM_MASK                          (0x0000FFFF)

#define FEC_L_RX_TRK_REPORT_LOCK_BUFF1_LOCK_SYNC_LSB                            (0)
#define FEC_L_RX_TRK_REPORT_LOCK_BUFF1_LOCK_SYNC_WIDTH                          (1)
#define FEC_L_RX_TRK_REPORT_LOCK_BUFF1_LOCK_SYNC_MASK                           (0x00000001)
#define FEC_L_RX_TRK_REPORT_LOCK_BUFF1_LOCK_SYNC_BIT                            (0x00000001)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A1_CS_VLD_LSB                        (15)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A1_CS_VLD_MASK                       (0x00008000)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A1_CS_VLD_BIT                        (0x00008000)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A0_CS_VLD_LSB                        (14)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A0_CS_VLD_MASK                       (0x00004000)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A0_CS_VLD_BIT                        (0x00004000)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A1_CS_VLD_LSB                        (13)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A1_CS_VLD_MASK                       (0x00002000)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A1_CS_VLD_BIT                        (0x00002000)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A0_CS_VLD_LSB                        (12)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A0_CS_VLD_MASK                       (0x00001000)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A0_CS_VLD_BIT                        (0x00001000)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_CS_VLD_LSB                        (11)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_CS_VLD_MASK                       (0x00000800)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_CS_VLD_BIT                        (0x00000800)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_CS_VLD_LSB                        (10)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_CS_VLD_MASK                       (0x00000400)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_CS_VLD_BIT                        (0x00000400)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_CS_VLD_LSB                        (9)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_CS_VLD_MASK                       (0x00000200)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_CS_VLD_BIT                        (0x00000200)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_CS_VLD_LSB                        (8)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_CS_VLD_MASK                       (0x00000100)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_CS_VLD_BIT                        (0x00000100)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A1_TRK_VLD_LSB                       (7)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A1_TRK_VLD_MASK                      (0x00000080)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A1_TRK_VLD_BIT                       (0x00000080)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A0_TRK_VLD_LSB                       (6)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A0_TRK_VLD_MASK                      (0x00000040)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C3_A0_TRK_VLD_BIT                       (0x00000040)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A1_TRK_VLD_LSB                       (5)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A1_TRK_VLD_MASK                      (0x00000020)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A1_TRK_VLD_BIT                       (0x00000020)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A0_TRK_VLD_LSB                       (4)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A0_TRK_VLD_MASK                      (0x00000010)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C2_A0_TRK_VLD_BIT                       (0x00000010)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_TRK_VLD_LSB                       (3)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_TRK_VLD_MASK                      (0x00000008)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A1_TRK_VLD_BIT                       (0x00000008)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_TRK_VLD_LSB                       (2)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_TRK_VLD_MASK                      (0x00000004)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C1_A0_TRK_VLD_BIT                       (0x00000004)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_TRK_VLD_LSB                       (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_TRK_VLD_MASK                      (0x00000002)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A1_TRK_VLD_BIT                       (0x00000002)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_TRK_VLD_LSB                       (0)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_TRK_VLD_MASK                      (0x00000001)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF1_C0_A0_TRK_VLD_BIT                       (0x00000001)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A1_GAIN_IDX_LSB                    (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A1_GAIN_IDX_MASK                   (0x1F000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A1_LNA_IDX_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A1_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A1_LNA_IDX_MASK                    (0x00F00000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A1_PGA_IDX_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A1_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A1_PGA_IDX_MASK                    (0x000F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A0_GAIN_IDX_LSB                    (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A0_GAIN_IDX_MASK                   (0x00001F00)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A0_LNA_IDX_LSB                     (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A0_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A0_LNA_IDX_MASK                    (0x000000F0)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A0_PGA_IDX_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A0_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF1_A0_PGA_IDX_MASK                    (0x0000000F)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A1_GAIN_IDX_LSB                    (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A1_GAIN_IDX_MASK                   (0x1F000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A1_LNA_IDX_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A1_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A1_LNA_IDX_MASK                    (0x00F00000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A1_PGA_IDX_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A1_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A1_PGA_IDX_MASK                    (0x000F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A0_GAIN_IDX_LSB                    (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A0_GAIN_IDX_MASK                   (0x00001F00)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A0_LNA_IDX_LSB                     (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A0_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A0_LNA_IDX_MASK                    (0x000000F0)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A0_PGA_IDX_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A0_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF1_A0_PGA_IDX_MASK                    (0x0000000F)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A1_GAIN_IDX_LSB                    (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A1_GAIN_IDX_MASK                   (0x1F000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A1_LNA_IDX_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A1_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A1_LNA_IDX_MASK                    (0x00F00000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A1_PGA_IDX_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A1_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A1_PGA_IDX_MASK                    (0x000F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A0_GAIN_IDX_LSB                    (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A0_GAIN_IDX_MASK                   (0x00001F00)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A0_LNA_IDX_LSB                     (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A0_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A0_LNA_IDX_MASK                    (0x000000F0)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A0_PGA_IDX_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A0_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF1_A0_PGA_IDX_MASK                    (0x0000000F)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A1_GAIN_IDX_LSB                    (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A1_GAIN_IDX_MASK                   (0x1F000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A1_LNA_IDX_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A1_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A1_LNA_IDX_MASK                    (0x00F00000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A1_PGA_IDX_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A1_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A1_PGA_IDX_MASK                    (0x000F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A0_GAIN_IDX_LSB                    (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A0_GAIN_IDX_MASK                   (0x00001F00)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A0_LNA_IDX_LSB                     (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A0_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A0_LNA_IDX_MASK                    (0x000000F0)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A0_PGA_IDX_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A0_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF1_A0_PGA_IDX_MASK                    (0x0000000F)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF1_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF1_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF1_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_RSSI_REPORT_C0_BUFF2_A0_RSSI_DBM_LSB                           (16)
#define FEC_L_RX_RSSI_REPORT_C0_BUFF2_A0_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C0_BUFF2_A0_RSSI_DBM_MASK                          (0xFFFF0000)

#define FEC_L_RX_RSSI_REPORT_C0_BUFF2_A1_RSSI_DBM_LSB                           (0)
#define FEC_L_RX_RSSI_REPORT_C0_BUFF2_A1_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C0_BUFF2_A1_RSSI_DBM_MASK                          (0x0000FFFF)

#define FEC_L_RX_RSSI_REPORT_C1_BUFF2_A0_RSSI_DBM_LSB                           (16)
#define FEC_L_RX_RSSI_REPORT_C1_BUFF2_A0_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C1_BUFF2_A0_RSSI_DBM_MASK                          (0xFFFF0000)

#define FEC_L_RX_RSSI_REPORT_C1_BUFF2_A1_RSSI_DBM_LSB                           (0)
#define FEC_L_RX_RSSI_REPORT_C1_BUFF2_A1_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C1_BUFF2_A1_RSSI_DBM_MASK                          (0x0000FFFF)

#define FEC_L_RX_RSSI_REPORT_C2_BUFF2_A0_RSSI_DBM_LSB                           (16)
#define FEC_L_RX_RSSI_REPORT_C2_BUFF2_A0_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C2_BUFF2_A0_RSSI_DBM_MASK                          (0xFFFF0000)

#define FEC_L_RX_RSSI_REPORT_C2_BUFF2_A1_RSSI_DBM_LSB                           (0)
#define FEC_L_RX_RSSI_REPORT_C2_BUFF2_A1_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C2_BUFF2_A1_RSSI_DBM_MASK                          (0x0000FFFF)

#define FEC_L_RX_RSSI_REPORT_C3_BUFF2_A0_RSSI_DBM_LSB                           (16)
#define FEC_L_RX_RSSI_REPORT_C3_BUFF2_A0_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C3_BUFF2_A0_RSSI_DBM_MASK                          (0xFFFF0000)

#define FEC_L_RX_RSSI_REPORT_C3_BUFF2_A1_RSSI_DBM_LSB                           (0)
#define FEC_L_RX_RSSI_REPORT_C3_BUFF2_A1_RSSI_DBM_WIDTH                         (16)
#define FEC_L_RX_RSSI_REPORT_C3_BUFF2_A1_RSSI_DBM_MASK                          (0x0000FFFF)

#define FEC_L_RX_TRK_REPORT_LOCK_BUFF2_LOCK_SYNC_LSB                            (0)
#define FEC_L_RX_TRK_REPORT_LOCK_BUFF2_LOCK_SYNC_WIDTH                          (1)
#define FEC_L_RX_TRK_REPORT_LOCK_BUFF2_LOCK_SYNC_MASK                           (0x00000001)
#define FEC_L_RX_TRK_REPORT_LOCK_BUFF2_LOCK_SYNC_BIT                            (0x00000001)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A1_CS_VLD_LSB                        (15)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A1_CS_VLD_MASK                       (0x00008000)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A1_CS_VLD_BIT                        (0x00008000)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A0_CS_VLD_LSB                        (14)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A0_CS_VLD_MASK                       (0x00004000)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A0_CS_VLD_BIT                        (0x00004000)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A1_CS_VLD_LSB                        (13)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A1_CS_VLD_MASK                       (0x00002000)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A1_CS_VLD_BIT                        (0x00002000)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A0_CS_VLD_LSB                        (12)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A0_CS_VLD_MASK                       (0x00001000)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A0_CS_VLD_BIT                        (0x00001000)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_CS_VLD_LSB                        (11)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_CS_VLD_MASK                       (0x00000800)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_CS_VLD_BIT                        (0x00000800)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_CS_VLD_LSB                        (10)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_CS_VLD_MASK                       (0x00000400)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_CS_VLD_BIT                        (0x00000400)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_CS_VLD_LSB                        (9)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_CS_VLD_MASK                       (0x00000200)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_CS_VLD_BIT                        (0x00000200)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_CS_VLD_LSB                        (8)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_CS_VLD_WIDTH                      (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_CS_VLD_MASK                       (0x00000100)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_CS_VLD_BIT                        (0x00000100)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A1_TRK_VLD_LSB                       (7)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A1_TRK_VLD_MASK                      (0x00000080)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A1_TRK_VLD_BIT                       (0x00000080)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A0_TRK_VLD_LSB                       (6)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A0_TRK_VLD_MASK                      (0x00000040)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C3_A0_TRK_VLD_BIT                       (0x00000040)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A1_TRK_VLD_LSB                       (5)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A1_TRK_VLD_MASK                      (0x00000020)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A1_TRK_VLD_BIT                       (0x00000020)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A0_TRK_VLD_LSB                       (4)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A0_TRK_VLD_MASK                      (0x00000010)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C2_A0_TRK_VLD_BIT                       (0x00000010)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_TRK_VLD_LSB                       (3)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_TRK_VLD_MASK                      (0x00000008)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A1_TRK_VLD_BIT                       (0x00000008)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_TRK_VLD_LSB                       (2)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_TRK_VLD_MASK                      (0x00000004)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C1_A0_TRK_VLD_BIT                       (0x00000004)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_TRK_VLD_LSB                       (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_TRK_VLD_MASK                      (0x00000002)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A1_TRK_VLD_BIT                       (0x00000002)

#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_TRK_VLD_LSB                       (0)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_TRK_VLD_WIDTH                     (1)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_TRK_VLD_MASK                      (0x00000001)
#define FEC_L_RX_TRK_REPORT_VALID_BUFF2_C0_A0_TRK_VLD_BIT                       (0x00000001)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A1_GAIN_IDX_LSB                    (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A1_GAIN_IDX_MASK                   (0x1F000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A1_LNA_IDX_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A1_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A1_LNA_IDX_MASK                    (0x00F00000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A1_PGA_IDX_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A1_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A1_PGA_IDX_MASK                    (0x000F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A0_GAIN_IDX_LSB                    (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A0_GAIN_IDX_MASK                   (0x00001F00)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A0_LNA_IDX_LSB                     (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A0_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A0_LNA_IDX_MASK                    (0x000000F0)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A0_PGA_IDX_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A0_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C0_BUFF2_A0_PGA_IDX_MASK                    (0x0000000F)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A1_GAIN_IDX_LSB                    (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A1_GAIN_IDX_MASK                   (0x1F000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A1_LNA_IDX_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A1_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A1_LNA_IDX_MASK                    (0x00F00000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A1_PGA_IDX_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A1_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A1_PGA_IDX_MASK                    (0x000F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A0_GAIN_IDX_LSB                    (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A0_GAIN_IDX_MASK                   (0x00001F00)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A0_LNA_IDX_LSB                     (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A0_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A0_LNA_IDX_MASK                    (0x000000F0)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A0_PGA_IDX_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A0_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C1_BUFF2_A0_PGA_IDX_MASK                    (0x0000000F)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A1_GAIN_IDX_LSB                    (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A1_GAIN_IDX_MASK                   (0x1F000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A1_LNA_IDX_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A1_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A1_LNA_IDX_MASK                    (0x00F00000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A1_PGA_IDX_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A1_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A1_PGA_IDX_MASK                    (0x000F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A0_GAIN_IDX_LSB                    (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A0_GAIN_IDX_MASK                   (0x00001F00)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A0_LNA_IDX_LSB                     (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A0_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A0_LNA_IDX_MASK                    (0x000000F0)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A0_PGA_IDX_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A0_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C2_BUFF2_A0_PGA_IDX_MASK                    (0x0000000F)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A1_GAIN_IDX_LSB                    (24)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A1_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A1_GAIN_IDX_MASK                   (0x1F000000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A1_LNA_IDX_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A1_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A1_LNA_IDX_MASK                    (0x00F00000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A1_PGA_IDX_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A1_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A1_PGA_IDX_MASK                    (0x000F0000)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A0_GAIN_IDX_LSB                    (8)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A0_GAIN_IDX_WIDTH                  (5)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A0_GAIN_IDX_MASK                   (0x00001F00)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A0_LNA_IDX_LSB                     (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A0_LNA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A0_LNA_IDX_MASK                    (0x000000F0)

#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A0_PGA_IDX_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A0_PGA_IDX_WIDTH                   (4)
#define FEC_L_RX_TRK_REPORT_RF_GAIN_C3_BUFF2_A0_PGA_IDX_MASK                    (0x0000000F)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A0_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A0_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A0_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C0_A1_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C0_A1_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C0_A1_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A0_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A0_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A0_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C1_A1_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C1_A1_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C1_A1_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A0_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A0_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A0_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C2_A1_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C2_A1_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C2_A1_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A0_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A0_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A0_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2_DB2_LSB                        (20)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2_DB2_WIDTH                      (11)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2_DB2_MASK                       (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2_EXP_LSB                        (16)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2_EXP_WIDTH                      (3)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2_EXP_MASK                       (0x00070000)

#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2_MAN_LSB                        (0)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2_MAN_WIDTH                      (8)
#define FEC_L_RX_TRK_REPORT_DIG_GAIN_C3_A1_BUFF2_MAN_MASK                       (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2_DB2_LSB                     (20)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2_DB2_WIDTH                   (11)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2_DB2_MASK                    (0x7FF00000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2_EXP_LSB                     (16)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2_EXP_WIDTH                   (3)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2_EXP_MASK                    (0x00070000)

#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2_MAN_LSB                     (0)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2_MAN_WIDTH                   (8)
#define FEC_L_RX_TRK_REPORT_CS_DIG_GAIN_C3_A1_BUFF2_MAN_MASK                    (0x000000FF)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_TRANS_DUR_LSB                (16)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_TRANS_DUR_WIDTH              (6)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_TRANS_DUR_MASK               (0x003F0000)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_EXP_LSB                      (4)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_EXP_WIDTH                    (5)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_EXP_MASK                     (0x000001F0)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_TIA_LSB                      (2)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_TIA_WIDTH                    (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_TIA_MASK                     (0x00000004)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_TIA_BIT                      (0x00000004)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_ABB_BYP_LSB                  (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_ABB_BYP_WIDTH                (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_ABB_BYP_MASK                 (0x00000002)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_ABB_BYP_BIT                  (0x00000002)

#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_GAIN_CHG_FLAG_LSB            (0)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_GAIN_CHG_FLAG_WIDTH          (1)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_GAIN_CHG_FLAG_MASK           (0x00000001)
#define FEC_L_RX_TRK_REPORT_CM_RX_INFO_C3_A1_BUFF2_GAIN_CHG_FLAG_BIT            (0x00000001)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C3_A1_LSB              (15)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C3_A1_WIDTH            (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C3_A1_MASK             (0x00008000)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C3_A1_BIT              (0x00008000)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C3_A0_LSB              (14)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C3_A0_WIDTH            (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C3_A0_MASK             (0x00004000)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C3_A0_BIT              (0x00004000)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C2_A1_LSB              (13)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C2_A1_WIDTH            (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C2_A1_MASK             (0x00002000)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C2_A1_BIT              (0x00002000)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C2_A0_LSB              (12)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C2_A0_WIDTH            (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C2_A0_MASK             (0x00001000)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C2_A0_BIT              (0x00001000)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C1_A1_LSB              (11)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C1_A1_WIDTH            (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C1_A1_MASK             (0x00000800)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C1_A1_BIT              (0x00000800)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C1_A0_LSB              (10)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C1_A0_WIDTH            (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C1_A0_MASK             (0x00000400)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C1_A0_BIT              (0x00000400)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C0_A1_LSB              (9)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C0_A1_WIDTH            (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C0_A1_MASK             (0x00000200)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C0_A1_BIT              (0x00000200)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C0_A0_LSB              (8)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C0_A0_WIDTH            (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C0_A0_MASK             (0x00000100)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_TOTAL_EXP_EN_C0_A0_BIT              (0x00000100)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P1_A1_LSB                (7)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P1_A1_WIDTH              (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P1_A1_MASK               (0x00000080)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P1_A1_BIT                (0x00000080)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P1_A0_LSB                (6)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P1_A0_WIDTH              (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P1_A0_MASK               (0x00000040)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P1_A0_BIT                (0x00000040)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P0_A1_LSB                (5)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P0_A1_WIDTH              (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P0_A1_MASK               (0x00000020)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P0_A1_BIT                (0x00000020)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P0_A0_LSB                (4)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P0_A0_WIDTH              (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P0_A0_MASK               (0x00000010)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_RF_GAIN_EN_P0_A0_BIT                (0x00000010)

#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_GAIN_EN_LSB                         (0)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_GAIN_EN_WIDTH                       (1)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_GAIN_EN_MASK                        (0x00000001)
#define FEC_L_RX_PARAMETER_SETTING_CTRL_FIX_GAIN_EN_BIT                         (0x00000001)

#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P1_A1_LSB                         (27)
#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P1_A1_WIDTH                       (4)
#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P1_A1_MASK                        (0x78000000)

#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P1_A1_LSB                         (24)
#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P1_A1_WIDTH                       (3)
#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P1_A1_MASK                        (0x07000000)

#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P1_A0_LSB                         (19)
#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P1_A0_WIDTH                       (4)
#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P1_A0_MASK                        (0x00780000)

#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P1_A0_LSB                         (16)
#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P1_A0_WIDTH                       (3)
#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P1_A0_MASK                        (0x00070000)

#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P0_A1_LSB                         (11)
#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P0_A1_WIDTH                       (4)
#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P0_A1_MASK                        (0x00007800)

#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P0_A1_LSB                         (8)
#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P0_A1_WIDTH                       (3)
#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P0_A1_MASK                        (0x00000700)

#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P0_A0_LSB                         (3)
#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P0_A0_WIDTH                       (4)
#define FEC_L_RX_PARAMETER_SETTING_00_PGA_IDX_P0_A0_MASK                        (0x00000078)

#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P0_A0_LSB                         (0)
#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P0_A0_WIDTH                       (3)
#define FEC_L_RX_PARAMETER_SETTING_00_LNA_IDX_P0_A0_MASK                        (0x00000007)

#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C1_A1_LSB                       (24)
#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C1_A1_WIDTH                     (5)
#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C1_A1_MASK                      (0x1F000000)

#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C1_A0_LSB                       (16)
#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C1_A0_WIDTH                     (5)
#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C1_A0_MASK                      (0x001F0000)

#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C0_A1_LSB                       (8)
#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C0_A1_WIDTH                     (5)
#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C0_A1_MASK                      (0x00001F00)

#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C0_A0_LSB                       (0)
#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C0_A0_WIDTH                     (5)
#define FEC_L_RX_PARAMETER_SETTING_01_TOTAL_EXP_C0_A0_MASK                      (0x0000001F)

#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C3_A1_LSB                       (24)
#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C3_A1_WIDTH                     (5)
#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C3_A1_MASK                      (0x1F000000)

#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C3_A0_LSB                       (16)
#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C3_A0_WIDTH                     (5)
#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C3_A0_MASK                      (0x001F0000)

#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C2_A1_LSB                       (8)
#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C2_A1_WIDTH                     (5)
#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C2_A1_MASK                      (0x00001F00)

#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C2_A0_LSB                       (0)
#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C2_A0_WIDTH                     (5)
#define FEC_L_RX_PARAMETER_SETTING_02_TOTAL_EXP_C2_A0_MASK                      (0x0000001F)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF1_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF1_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF1_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF1_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF1_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF1_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF1_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF1_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF1_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF1_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF1_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF1_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF1_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF1_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF1_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF1_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF1_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF1_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF1_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF1_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF1_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF1_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF1_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF1_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF1_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF1_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF1_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF1_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF1_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF1_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF1_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF1_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF1_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF1_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF1_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF1_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF1_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF1_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF1_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF1_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF1_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF1_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF1_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF1_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF1_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF1_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF1_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF1_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF1_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF1_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF1_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF1_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF1_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF1_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF1_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF2_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF2_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF2_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF2_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF2_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A0_BUFF2_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF2_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF2_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF2_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF2_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF2_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC0_A1_BUFF2_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G0_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G1_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G2_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G3_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G4_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC0_G5_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G0_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G0_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G1_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G1_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G2_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G2_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G3_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G3_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G4_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G4_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A0_G5_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC0_A1_G5_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF2_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF2_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF2_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF2_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF2_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A0_BUFF2_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF2_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF2_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF2_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF2_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF2_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC1_A1_BUFF2_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G0_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G1_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G2_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G3_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G4_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC1_G5_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G0_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G0_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G1_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G1_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G2_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G2_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G3_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G3_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G4_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G4_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A0_G5_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC1_A1_G5_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF2_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF2_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF2_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF2_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF2_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A0_BUFF2_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF2_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF2_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF2_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF2_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF2_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC2_A1_BUFF2_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G0_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G1_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G2_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G3_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G4_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC2_G5_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G0_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G0_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G1_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G1_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G2_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G2_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G3_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G3_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G4_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G4_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A0_G5_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC2_A1_G5_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF2_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF2_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF2_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF2_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF2_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A0_BUFF2_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF2_FRAME_CNT_LSB                 (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF2_FRAME_CNT_WIDTH               (11)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF2_FRAME_CNT_MASK                (0xFFE00000)

#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF2_S_CNT_LSB                     (0)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF2_S_CNT_WIDTH                   (21)
#define FEC_L_INTRA_DUMP_REPORT_SFBD_CC3_A1_BUFF2_S_CNT_MASK                    (0x001FFFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G0_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G1_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G2_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G3_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G4_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF2_A1_S_CNT_LSB          (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF2_A1_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF2_A1_S_CNT_MASK         (0xFFFF0000)

#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF2_A0_S_CNT_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF2_A0_S_CNT_WIDTH        (16)
#define FEC_L_INTRA_DUMP_REPORT_GAIN_UPD_OFT_CC3_G5_BUFF2_A0_S_CNT_MASK         (0x0000FFFF)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G0_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G0_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G1_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G1_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G2_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G2_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G3_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G3_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G4_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G4_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A0_G5_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_TRANS_DUR_LSB              (16)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_TRANS_DUR_WIDTH            (6)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_TRANS_DUR_MASK             (0x003F0000)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_EXP_LSB                    (4)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_EXP_WIDTH                  (5)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_EXP_MASK                   (0x000001F0)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_TIA_LSB                    (2)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_TIA_WIDTH                  (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_TIA_MASK                   (0x00000004)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_TIA_BIT                    (0x00000004)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_ABB_BYP_LSB                (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_ABB_BYP_WIDTH              (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_ABB_BYP_MASK               (0x00000002)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_ABB_BYP_BIT                (0x00000002)

#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_GAIN_CHG_FLAG_LSB          (0)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_GAIN_CHG_FLAG_WIDTH        (1)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_GAIN_CHG_FLAG_MASK         (0x00000001)
#define FEC_L_INTRA_DUMP_REPORT_INFO_CC3_A1_G5_BUFF2_GAIN_CHG_FLAG_BIT          (0x00000001)

#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P1_LENGTH_LSB                       (4)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P1_LENGTH_WIDTH                     (2)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P1_LENGTH_MASK                      (0x00000030)

#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P1_VALID_LSB                        (3)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P1_VALID_WIDTH                      (1)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P1_VALID_MASK                       (0x00000008)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P1_VALID_BIT                        (0x00000008)

#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P0_LENGTH_LSB                       (1)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P0_LENGTH_WIDTH                     (2)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P0_LENGTH_MASK                      (0x00000006)

#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P0_VALID_LSB                        (0)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P0_VALID_WIDTH                      (1)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P0_VALID_MASK                       (0x00000001)
#define FEC_L_CALDATA_DC_BURST_INFO_GENERAL_P0_VALID_BIT                        (0x00000001)

#define FEC_L_CALDATA_DC_BURST_INFO_ADDR_P0_SOURCE_ADDR_LSB                     (0)
#define FEC_L_CALDATA_DC_BURST_INFO_ADDR_P0_SOURCE_ADDR_WIDTH                   (32)
#define FEC_L_CALDATA_DC_BURST_INFO_ADDR_P0_SOURCE_ADDR_MASK                    (0xFFFFFFFF)

#define FEC_L_CALDATA_DC_BURST_INFO_ADDR_P1_SOURCE_ADDR_LSB                     (0)
#define FEC_L_CALDATA_DC_BURST_INFO_ADDR_P1_SOURCE_ADDR_WIDTH                   (32)
#define FEC_L_CALDATA_DC_BURST_INFO_ADDR_P1_SOURCE_ADDR_MASK                    (0xFFFFFFFF)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_TYPE_LSB                   (19)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_TYPE_WIDTH                 (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_TYPE_MASK                  (0x00080000)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_TYPE_BIT                   (0x00080000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_ITPL_VALID_LSB             (18)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_ITPL_VALID_WIDTH           (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_ITPL_VALID_MASK            (0x00040000)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_ITPL_VALID_BIT             (0x00040000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_LENGTH_LSB                 (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_LENGTH_WIDTH               (2)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_LENGTH_MASK                (0x00030000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_VALID3_LSB                 (15)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_VALID3_WIDTH               (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_VALID3_MASK                (0x00008000)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C3_VALID3_BIT                 (0x00008000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_TYPE_LSB                   (14)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_TYPE_WIDTH                 (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_TYPE_MASK                  (0x00004000)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_TYPE_BIT                   (0x00004000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_ITPL_VALID_LSB             (13)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_ITPL_VALID_WIDTH           (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_ITPL_VALID_MASK            (0x00002000)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_ITPL_VALID_BIT             (0x00002000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_LENGTH_LSB                 (11)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_LENGTH_WIDTH               (2)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_LENGTH_MASK                (0x00001800)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_VALID_LSB                  (10)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_VALID_WIDTH                (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_VALID_MASK                 (0x00000400)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C2_VALID_BIT                  (0x00000400)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_TYPE_LSB                   (9)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_TYPE_WIDTH                 (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_TYPE_MASK                  (0x00000200)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_TYPE_BIT                   (0x00000200)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_ITPL_VALID_LSB             (8)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_ITPL_VALID_WIDTH           (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_ITPL_VALID_MASK            (0x00000100)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_ITPL_VALID_BIT             (0x00000100)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_LENGTH_LSB                 (6)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_LENGTH_WIDTH               (2)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_LENGTH_MASK                (0x000000C0)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_VALID_LSB                  (5)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_VALID_WIDTH                (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_VALID_MASK                 (0x00000020)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C1_VALID_BIT                  (0x00000020)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_TYPE_LSB                   (4)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_TYPE_WIDTH                 (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_TYPE_MASK                  (0x00000010)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_TYPE_BIT                   (0x00000010)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_ITPL_VALID_LSB             (3)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_ITPL_VALID_WIDTH           (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_ITPL_VALID_MASK            (0x00000008)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_ITPL_VALID_BIT             (0x00000008)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_LENGTH_LSB                 (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_LENGTH_WIDTH               (2)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_LENGTH_MASK                (0x00000006)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_VALID_LSB                  (0)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_VALID_WIDTH                (1)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_VALID_MASK                 (0x00000001)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_GENERAL_C0_VALID_BIT                  (0x00000001)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C0_SOURCE_ADDR_LSB               (0)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C0_SOURCE_ADDR_WIDTH             (32)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C0_SOURCE_ADDR_MASK              (0xFFFFFFFF)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C1_SOURCE_ADDR_LSB               (0)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C1_SOURCE_ADDR_WIDTH             (32)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C1_SOURCE_ADDR_MASK              (0xFFFFFFFF)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C2_SOURCE_ADDR_LSB               (0)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C2_SOURCE_ADDR_WIDTH             (32)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C2_SOURCE_ADDR_MASK              (0xFFFFFFFF)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C3_SOURCE_ADDR_LSB               (0)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C3_SOURCE_ADDR_WIDTH             (32)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ADDR_C3_SOURCE_ADDR_MASK              (0xFFFFFFFF)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C0_SLOPE_FREQ_NUMERATOR_LSB (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C0_SLOPE_FREQ_NUMERATOR_WIDTH (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C0_SLOPE_FREQ_NUMERATOR_MASK (0xFFFF0000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C0_SLOPE_FREQ_DENOMINATOR_LSB (0)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C0_SLOPE_FREQ_DENOMINATOR_WIDTH (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C0_SLOPE_FREQ_DENOMINATOR_MASK (0x0000FFFF)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C1_SLOPE_FREQ_NUMERATOR_LSB (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C1_SLOPE_FREQ_NUMERATOR_WIDTH (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C1_SLOPE_FREQ_NUMERATOR_MASK (0xFFFF0000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C1_SLOPE_FREQ_DENOMINATOR_LSB (0)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C1_SLOPE_FREQ_DENOMINATOR_WIDTH (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C1_SLOPE_FREQ_DENOMINATOR_MASK (0x0000FFFF)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C2_SLOPE_FREQ_NUMERATOR_LSB (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C2_SLOPE_FREQ_NUMERATOR_WIDTH (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C2_SLOPE_FREQ_NUMERATOR_MASK (0xFFFF0000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C2_SLOPE_FREQ_DENOMINATOR_LSB (0)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C2_SLOPE_FREQ_DENOMINATOR_WIDTH (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C2_SLOPE_FREQ_DENOMINATOR_MASK (0x0000FFFF)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C3_SLOPE_FREQ_NUMERATOR_LSB (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C3_SLOPE_FREQ_NUMERATOR_WIDTH (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C3_SLOPE_FREQ_NUMERATOR_MASK (0xFFFF0000)

#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C3_SLOPE_FREQ_DENOMINATOR_LSB (0)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C3_SLOPE_FREQ_DENOMINATOR_WIDTH (16)
#define FEC_L_CALDATA_PATHLOSS_BURST_INFO_ITPL_PARA_C3_SLOPE_FREQ_DENOMINATOR_MASK (0x0000FFFF)

#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P1_LENGTH_LSB              (4)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P1_LENGTH_WIDTH            (2)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P1_LENGTH_MASK             (0x00000030)

#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P1_VALID_LSB               (3)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P1_VALID_WIDTH             (1)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P1_VALID_MASK              (0x00000008)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P1_VALID_BIT               (0x00000008)

#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P0_LENGTH_LSB              (1)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P0_LENGTH_WIDTH            (2)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P0_LENGTH_MASK             (0x00000006)

#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P0_VALID_LSB               (0)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P0_VALID_WIDTH             (1)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P0_VALID_MASK              (0x00000001)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_GENERAL_P0_VALID_BIT               (0x00000001)

#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_ADDR_P0_SOURCE_ADDR_LSB            (0)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_ADDR_P0_SOURCE_ADDR_WIDTH          (32)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_ADDR_P0_SOURCE_ADDR_MASK           (0xFFFFFFFF)

#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_ADDR_P1_SOURCE_ADDR_LSB            (0)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_ADDR_P1_SOURCE_ADDR_WIDTH          (32)
#define FEC_L_CALDATA_TEMP_OFFSET_BURST_INFO_ADDR_P1_SOURCE_ADDR_MASK           (0xFFFFFFFF)

#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P1_A1_VLD_LSB                             (3)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P1_A1_VLD_WIDTH                           (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P1_A1_VLD_MASK                            (0x00000008)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P1_A1_VLD_BIT                             (0x00000008)

#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P1_A0_VLD_LSB                             (2)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P1_A0_VLD_WIDTH                           (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P1_A0_VLD_MASK                            (0x00000004)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P1_A0_VLD_BIT                             (0x00000004)

#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P0_A1_VLD_LSB                             (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P0_A1_VLD_WIDTH                           (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P0_A1_VLD_MASK                            (0x00000002)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P0_A1_VLD_BIT                             (0x00000002)

#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P0_A0_VLD_LSB                             (0)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P0_A0_VLD_WIDTH                           (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P0_A0_VLD_MASK                            (0x00000001)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF1_P0_A0_VLD_BIT                             (0x00000001)

#define FEC_L_RX_REPORT_OB_P0_A0_BUFF1_DB2_LSB                                  (0)
#define FEC_L_RX_REPORT_OB_P0_A0_BUFF1_DB2_WIDTH                                (32)
#define FEC_L_RX_REPORT_OB_P0_A0_BUFF1_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_REPORT_OB_P0_A1_BUFF1_DB2_LSB                                  (0)
#define FEC_L_RX_REPORT_OB_P0_A1_BUFF1_DB2_WIDTH                                (32)
#define FEC_L_RX_REPORT_OB_P0_A1_BUFF1_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_REPORT_OB_P1_A0_BUFF1_DB2_LSB                                  (0)
#define FEC_L_RX_REPORT_OB_P1_A0_BUFF1_DB2_WIDTH                                (32)
#define FEC_L_RX_REPORT_OB_P1_A0_BUFF1_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_REPORT_OB_P1_A1_BUFF1_DB2_LSB                                  (0)
#define FEC_L_RX_REPORT_OB_P1_A1_BUFF1_DB2_WIDTH                                (32)
#define FEC_L_RX_REPORT_OB_P1_A1_BUFF1_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P1_A1_VLD_LSB                             (3)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P1_A1_VLD_WIDTH                           (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P1_A1_VLD_MASK                            (0x00000008)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P1_A1_VLD_BIT                             (0x00000008)

#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P1_A0_VLD_LSB                             (2)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P1_A0_VLD_WIDTH                           (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P1_A0_VLD_MASK                            (0x00000004)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P1_A0_VLD_BIT                             (0x00000004)

#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P0_A1_VLD_LSB                             (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P0_A1_VLD_WIDTH                           (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P0_A1_VLD_MASK                            (0x00000002)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P0_A1_VLD_BIT                             (0x00000002)

#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P0_A0_VLD_LSB                             (0)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P0_A0_VLD_WIDTH                           (1)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P0_A0_VLD_MASK                            (0x00000001)
#define FEC_L_RX_REPORT_ARX_VLD_BUFF2_P0_A0_VLD_BIT                             (0x00000001)

#define FEC_L_RX_REPORT_OB_P0_A0_BUFF2_DB2_LSB                                  (0)
#define FEC_L_RX_REPORT_OB_P0_A0_BUFF2_DB2_WIDTH                                (32)
#define FEC_L_RX_REPORT_OB_P0_A0_BUFF2_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_REPORT_OB_P0_A1_BUFF2_DB2_LSB                                  (0)
#define FEC_L_RX_REPORT_OB_P0_A1_BUFF2_DB2_WIDTH                                (32)
#define FEC_L_RX_REPORT_OB_P0_A1_BUFF2_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_REPORT_OB_P1_A0_BUFF2_DB2_LSB                                  (0)
#define FEC_L_RX_REPORT_OB_P1_A0_BUFF2_DB2_WIDTH                                (32)
#define FEC_L_RX_REPORT_OB_P1_A0_BUFF2_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_REPORT_OB_P1_A1_BUFF2_DB2_LSB                                  (0)
#define FEC_L_RX_REPORT_OB_P1_A1_BUFF2_DB2_WIDTH                                (32)
#define FEC_L_RX_REPORT_OB_P1_A1_BUFF2_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_LACI_LIF_OB_REPORT_VALD_BIT_A1_VLD_BIT_LSB                     (1)
#define FEC_L_RX_LACI_LIF_OB_REPORT_VALD_BIT_A1_VLD_BIT_WIDTH                   (1)
#define FEC_L_RX_LACI_LIF_OB_REPORT_VALD_BIT_A1_VLD_BIT_MASK                    (0x00000002)
#define FEC_L_RX_LACI_LIF_OB_REPORT_VALD_BIT_A1_VLD_BIT_BIT                     (0x00000002)

#define FEC_L_RX_LACI_LIF_OB_REPORT_VALD_BIT_A0_VLD_BIT_LSB                     (0)
#define FEC_L_RX_LACI_LIF_OB_REPORT_VALD_BIT_A0_VLD_BIT_WIDTH                   (1)
#define FEC_L_RX_LACI_LIF_OB_REPORT_VALD_BIT_A0_VLD_BIT_MASK                    (0x00000001)
#define FEC_L_RX_LACI_LIF_OB_REPORT_VALD_BIT_A0_VLD_BIT_BIT                     (0x00000001)

#define FEC_L_RX_LACI_LIF_OB_A0_REPORT_DB2_LSB                                  (0)
#define FEC_L_RX_LACI_LIF_OB_A0_REPORT_DB2_WIDTH                                (32)
#define FEC_L_RX_LACI_LIF_OB_A0_REPORT_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_LACI_LIF_OB_A1_REPORT_DB2_LSB                                  (0)
#define FEC_L_RX_LACI_LIF_OB_A1_REPORT_DB2_WIDTH                                (32)
#define FEC_L_RX_LACI_LIF_OB_A1_REPORT_DB2_MASK                                 (0xFFFFFFFF)

#define FEC_L_RX_LACI_MEAS_OB_REPORT_VALD_BIT_A1_VLD_BIT_LSB                    (1)
#define FEC_L_RX_LACI_MEAS_OB_REPORT_VALD_BIT_A1_VLD_BIT_WIDTH                  (1)
#define FEC_L_RX_LACI_MEAS_OB_REPORT_VALD_BIT_A1_VLD_BIT_MASK                   (0x00000002)
#define FEC_L_RX_LACI_MEAS_OB_REPORT_VALD_BIT_A1_VLD_BIT_BIT                    (0x00000002)

#define FEC_L_RX_LACI_MEAS_OB_REPORT_VALD_BIT_A0_VLD_BIT_LSB                    (0)
#define FEC_L_RX_LACI_MEAS_OB_REPORT_VALD_BIT_A0_VLD_BIT_WIDTH                  (1)
#define FEC_L_RX_LACI_MEAS_OB_REPORT_VALD_BIT_A0_VLD_BIT_MASK                   (0x00000001)
#define FEC_L_RX_LACI_MEAS_OB_REPORT_VALD_BIT_A0_VLD_BIT_BIT                    (0x00000001)

#define FEC_L_RX_LACI_MEAS_OB_A0_REPORT_DB2_LSB                                 (0)
#define FEC_L_RX_LACI_MEAS_OB_A0_REPORT_DB2_WIDTH                               (32)
#define FEC_L_RX_LACI_MEAS_OB_A0_REPORT_DB2_MASK                                (0xFFFFFFFF)

#define FEC_L_RX_LACI_MEAS_OB_A1_REPORT_DB2_LSB                                 (0)
#define FEC_L_RX_LACI_MEAS_OB_A1_REPORT_DB2_WIDTH                               (32)
#define FEC_L_RX_LACI_MEAS_OB_A1_REPORT_DB2_MASK                                (0xFFFFFFFF)

#define FEC_L_TEST_MODE_POWER_WB_P0_Pwb_P0_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_WB_P0_Pwb_P0_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_WB_P0_Pwb_P0_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_WB_P0_Pwb_P0_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_WB_P0_Pwb_P0_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_WB_P0_Pwb_P0_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_WB_P1_Pwb_P1_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_WB_P1_Pwb_P1_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_WB_P1_Pwb_P1_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_WB_P1_Pwb_P1_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_WB_P1_Pwb_P1_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_WB_P1_Pwb_P1_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_IB_C0_Pib_C0_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_IB_C0_Pib_C0_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_IB_C0_Pib_C0_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_IB_C0_Pib_C0_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_IB_C0_Pib_C0_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_IB_C0_Pib_C0_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_IB_C1_Pib_C1_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_IB_C1_Pib_C1_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_IB_C1_Pib_C1_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_IB_C1_Pib_C1_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_IB_C1_Pib_C1_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_IB_C1_Pib_C1_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_IB_C2_Pib_C2_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_IB_C2_Pib_C2_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_IB_C2_Pib_C2_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_IB_C2_Pib_C2_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_IB_C2_Pib_C2_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_IB_C2_Pib_C2_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_IB_C3_Pib_C3_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_IB_C3_Pib_C3_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_IB_C3_Pib_C3_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_IB_C3_Pib_C3_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_IB_C3_Pib_C3_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_IB_C3_Pib_C3_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_RS_C0_Prs_C0_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_RS_C0_Prs_C0_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_RS_C0_Prs_C0_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_RS_C0_Prs_C0_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_RS_C0_Prs_C0_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_RS_C0_Prs_C0_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_RS_C1_Prs_C1_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_RS_C1_Prs_C1_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_RS_C1_Prs_C1_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_RS_C1_Prs_C1_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_RS_C1_Prs_C1_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_RS_C1_Prs_C1_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_RS_C2_Prs_C2_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_RS_C2_Prs_C2_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_RS_C2_Prs_C2_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_RS_C2_Prs_C2_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_RS_C2_Prs_C2_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_RS_C2_Prs_C2_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_RS_C3_Prs_C3_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_RS_C3_Prs_C3_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_RS_C3_Prs_C3_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_RS_C3_Prs_C3_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_RS_C3_Prs_C3_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_RS_C3_Prs_C3_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_CS_C0_Pcs_C0_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_CS_C0_Pcs_C0_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_CS_C0_Pcs_C0_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_CS_C0_Pcs_C0_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_CS_C0_Pcs_C0_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_CS_C0_Pcs_C0_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_CS_C1_Pcs_C1_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_CS_C1_Pcs_C1_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_CS_C1_Pcs_C1_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_CS_C1_Pcs_C1_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_CS_C1_Pcs_C1_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_CS_C1_Pcs_C1_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_CS_C2_Pcs_C2_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_CS_C2_Pcs_C2_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_CS_C2_Pcs_C2_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_CS_C2_Pcs_C2_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_CS_C2_Pcs_C2_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_CS_C2_Pcs_C2_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_CS_C3_Pcs_C3_A1_LSB                               (16)
#define FEC_L_TEST_MODE_POWER_CS_C3_Pcs_C3_A1_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_CS_C3_Pcs_C3_A1_MASK                              (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_CS_C3_Pcs_C3_A0_LSB                               (0)
#define FEC_L_TEST_MODE_POWER_CS_C3_Pcs_C3_A0_WIDTH                             (16)
#define FEC_L_TEST_MODE_POWER_CS_C3_Pcs_C3_A0_MASK                              (0x0000FFFF)

#define FEC_L_TEST_MODE_RF_GAIN_P0_A0_GAIN_IDX_LSB                              (16)
#define FEC_L_TEST_MODE_RF_GAIN_P0_A0_GAIN_IDX_WIDTH                            (11)
#define FEC_L_TEST_MODE_RF_GAIN_P0_A0_GAIN_IDX_MASK                             (0x07FF0000)

#define FEC_L_TEST_MODE_RF_GAIN_P0_A0_CW_DATA_LSB                               (0)
#define FEC_L_TEST_MODE_RF_GAIN_P0_A0_CW_DATA_WIDTH                             (11)
#define FEC_L_TEST_MODE_RF_GAIN_P0_A0_CW_DATA_MASK                              (0x000007FF)

#define FEC_L_TEST_MODE_RF_GAIN_P0_A1_GAIN_IDX_LSB                              (16)
#define FEC_L_TEST_MODE_RF_GAIN_P0_A1_GAIN_IDX_WIDTH                            (11)
#define FEC_L_TEST_MODE_RF_GAIN_P0_A1_GAIN_IDX_MASK                             (0x07FF0000)

#define FEC_L_TEST_MODE_RF_GAIN_P0_A1_CW_DATA_LSB                               (0)
#define FEC_L_TEST_MODE_RF_GAIN_P0_A1_CW_DATA_WIDTH                             (11)
#define FEC_L_TEST_MODE_RF_GAIN_P0_A1_CW_DATA_MASK                              (0x000007FF)

#define FEC_L_TEST_MODE_RF_GAIN_P1_A0_GAIN_IDX_LSB                              (16)
#define FEC_L_TEST_MODE_RF_GAIN_P1_A0_GAIN_IDX_WIDTH                            (11)
#define FEC_L_TEST_MODE_RF_GAIN_P1_A0_GAIN_IDX_MASK                             (0x07FF0000)

#define FEC_L_TEST_MODE_RF_GAIN_P1_A0_CW_DATA_LSB                               (0)
#define FEC_L_TEST_MODE_RF_GAIN_P1_A0_CW_DATA_WIDTH                             (11)
#define FEC_L_TEST_MODE_RF_GAIN_P1_A0_CW_DATA_MASK                              (0x000007FF)

#define FEC_L_TEST_MODE_RF_GAIN_P1_A1_GAIN_IDX_LSB                              (16)
#define FEC_L_TEST_MODE_RF_GAIN_P1_A1_GAIN_IDX_WIDTH                            (11)
#define FEC_L_TEST_MODE_RF_GAIN_P1_A1_GAIN_IDX_MASK                             (0x07FF0000)

#define FEC_L_TEST_MODE_RF_GAIN_P1_A1_CW_DATA_LSB                               (0)
#define FEC_L_TEST_MODE_RF_GAIN_P1_A1_CW_DATA_WIDTH                             (11)
#define FEC_L_TEST_MODE_RF_GAIN_P1_A1_CW_DATA_MASK                              (0x000007FF)

#define FEC_L_TEST_MODE_DAGC_C0_DAGC_dB2_C0_A1_LSB                              (16)
#define FEC_L_TEST_MODE_DAGC_C0_DAGC_dB2_C0_A1_WIDTH                            (11)
#define FEC_L_TEST_MODE_DAGC_C0_DAGC_dB2_C0_A1_MASK                             (0x07FF0000)

#define FEC_L_TEST_MODE_DAGC_C0_DAGC_dB2_C0_A0_LSB                              (0)
#define FEC_L_TEST_MODE_DAGC_C0_DAGC_dB2_C0_A0_WIDTH                            (11)
#define FEC_L_TEST_MODE_DAGC_C0_DAGC_dB2_C0_A0_MASK                             (0x000007FF)

#define FEC_L_TEST_MODE_DAGC_C1_DAGC_dB2_C1_A1_LSB                              (16)
#define FEC_L_TEST_MODE_DAGC_C1_DAGC_dB2_C1_A1_WIDTH                            (11)
#define FEC_L_TEST_MODE_DAGC_C1_DAGC_dB2_C1_A1_MASK                             (0x07FF0000)

#define FEC_L_TEST_MODE_DAGC_C1_DAGC_dB2_C1_A0_LSB                              (0)
#define FEC_L_TEST_MODE_DAGC_C1_DAGC_dB2_C1_A0_WIDTH                            (11)
#define FEC_L_TEST_MODE_DAGC_C1_DAGC_dB2_C1_A0_MASK                             (0x000007FF)

#define FEC_L_TEST_MODE_DAGC_C2_DAGC_dB2_C2_A1_LSB                              (16)
#define FEC_L_TEST_MODE_DAGC_C2_DAGC_dB2_C2_A1_WIDTH                            (11)
#define FEC_L_TEST_MODE_DAGC_C2_DAGC_dB2_C2_A1_MASK                             (0x07FF0000)

#define FEC_L_TEST_MODE_DAGC_C2_DAGC_dB2_C2_A0_LSB                              (0)
#define FEC_L_TEST_MODE_DAGC_C2_DAGC_dB2_C2_A0_WIDTH                            (11)
#define FEC_L_TEST_MODE_DAGC_C2_DAGC_dB2_C2_A0_MASK                             (0x000007FF)

#define FEC_L_TEST_MODE_DAGC_C3_DAGC_dB2_C3_A1_LSB                              (16)
#define FEC_L_TEST_MODE_DAGC_C3_DAGC_dB2_C3_A1_WIDTH                            (11)
#define FEC_L_TEST_MODE_DAGC_C3_DAGC_dB2_C3_A1_MASK                             (0x07FF0000)

#define FEC_L_TEST_MODE_DAGC_C3_DAGC_dB2_C3_A0_LSB                              (0)
#define FEC_L_TEST_MODE_DAGC_C3_DAGC_dB2_C3_A0_WIDTH                            (11)
#define FEC_L_TEST_MODE_DAGC_C3_DAGC_dB2_C3_A0_MASK                             (0x000007FF)

#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C1_A1_LSB                               (24)
#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C1_A1_WIDTH                             (5)
#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C1_A1_MASK                              (0x1F000000)

#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C1_A0_LSB                               (16)
#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C1_A0_WIDTH                             (5)
#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C1_A0_MASK                              (0x001F0000)

#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C0_A1_LSB                               (8)
#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C0_A1_WIDTH                             (5)
#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C0_A1_MASK                              (0x00001F00)

#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C0_A0_LSB                               (0)
#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C0_A0_WIDTH                             (5)
#define FEC_L_TEST_MODE_AGC_C01_EXP_EXP_C0_A0_MASK                              (0x0000001F)

#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C3_A1_LSB                               (24)
#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C3_A1_WIDTH                             (5)
#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C3_A1_MASK                              (0x1F000000)

#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C3_A0_LSB                               (16)
#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C3_A0_WIDTH                             (5)
#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C3_A0_MASK                              (0x001F0000)

#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C2_A1_LSB                               (8)
#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C2_A1_WIDTH                             (5)
#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C2_A1_MASK                              (0x00001F00)

#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C2_A0_LSB                               (0)
#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C2_A0_WIDTH                             (5)
#define FEC_L_TEST_MODE_AGC_C23_EXP_EXP_C2_A0_MASK                              (0x0000001F)

#define FEC_L_TEST_MODE_RF_DC_P0_CW_DATA_P0_A1_LSB                              (16)
#define FEC_L_TEST_MODE_RF_DC_P0_CW_DATA_P0_A1_WIDTH                            (15)
#define FEC_L_TEST_MODE_RF_DC_P0_CW_DATA_P0_A1_MASK                             (0x7FFF0000)

#define FEC_L_TEST_MODE_RF_DC_P0_CW_DATA_P0_A0_LSB                              (0)
#define FEC_L_TEST_MODE_RF_DC_P0_CW_DATA_P0_A0_WIDTH                            (15)
#define FEC_L_TEST_MODE_RF_DC_P0_CW_DATA_P0_A0_MASK                             (0x00007FFF)

#define FEC_L_TEST_MODE_RF_DC_P1_CW_DATA_P1_A1_LSB                              (16)
#define FEC_L_TEST_MODE_RF_DC_P1_CW_DATA_P1_A1_WIDTH                            (15)
#define FEC_L_TEST_MODE_RF_DC_P1_CW_DATA_P1_A1_MASK                             (0x7FFF0000)

#define FEC_L_TEST_MODE_RF_DC_P1_CW_DATA_P1_A0_LSB                              (0)
#define FEC_L_TEST_MODE_RF_DC_P1_CW_DATA_P1_A0_WIDTH                            (15)
#define FEC_L_TEST_MODE_RF_DC_P1_CW_DATA_P1_A0_MASK                             (0x00007FFF)

#define FEC_L_TEST_MODE_DIG_DC_P0_A0_DIG_DC_I_P0_A0_LSB                         (16)
#define FEC_L_TEST_MODE_DIG_DC_P0_A0_DIG_DC_I_P0_A0_WIDTH                       (16)
#define FEC_L_TEST_MODE_DIG_DC_P0_A0_DIG_DC_I_P0_A0_MASK                        (0xFFFF0000)

#define FEC_L_TEST_MODE_DIG_DC_P0_A0_DIG_DC_Q_P0_A0_LSB                         (0)
#define FEC_L_TEST_MODE_DIG_DC_P0_A0_DIG_DC_Q_P0_A0_WIDTH                       (16)
#define FEC_L_TEST_MODE_DIG_DC_P0_A0_DIG_DC_Q_P0_A0_MASK                        (0x0000FFFF)

#define FEC_L_TEST_MODE_DIG_DC_P0_A1_DIG_DC_I_P0_A1_LSB                         (16)
#define FEC_L_TEST_MODE_DIG_DC_P0_A1_DIG_DC_I_P0_A1_WIDTH                       (16)
#define FEC_L_TEST_MODE_DIG_DC_P0_A1_DIG_DC_I_P0_A1_MASK                        (0xFFFF0000)

#define FEC_L_TEST_MODE_DIG_DC_P0_A1_DIG_DC_Q_P0_A1_LSB                         (0)
#define FEC_L_TEST_MODE_DIG_DC_P0_A1_DIG_DC_Q_P0_A1_WIDTH                       (16)
#define FEC_L_TEST_MODE_DIG_DC_P0_A1_DIG_DC_Q_P0_A1_MASK                        (0x0000FFFF)

#define FEC_L_TEST_MODE_DIG_DC_P1_A0_DIG_DC_I_P1_A0_LSB                         (16)
#define FEC_L_TEST_MODE_DIG_DC_P1_A0_DIG_DC_I_P1_A0_WIDTH                       (16)
#define FEC_L_TEST_MODE_DIG_DC_P1_A0_DIG_DC_I_P1_A0_MASK                        (0xFFFF0000)

#define FEC_L_TEST_MODE_DIG_DC_P1_A0_DIG_DC_Q_P1_A0_LSB                         (0)
#define FEC_L_TEST_MODE_DIG_DC_P1_A0_DIG_DC_Q_P1_A0_WIDTH                       (16)
#define FEC_L_TEST_MODE_DIG_DC_P1_A0_DIG_DC_Q_P1_A0_MASK                        (0x0000FFFF)

#define FEC_L_TEST_MODE_DIG_DC_P1_A1_DIG_DC_I_P1_A1_LSB                         (16)
#define FEC_L_TEST_MODE_DIG_DC_P1_A1_DIG_DC_I_P1_A1_WIDTH                       (16)
#define FEC_L_TEST_MODE_DIG_DC_P1_A1_DIG_DC_I_P1_A1_MASK                        (0xFFFF0000)

#define FEC_L_TEST_MODE_DIG_DC_P1_A1_DIG_DC_Q_P1_A1_LSB                         (0)
#define FEC_L_TEST_MODE_DIG_DC_P1_A1_DIG_DC_Q_P1_A1_WIDTH                       (16)
#define FEC_L_TEST_MODE_DIG_DC_P1_A1_DIG_DC_Q_P1_A1_MASK                        (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_WB_SETPT_Pwb_setpt_P1_LSB                         (16)
#define FEC_L_TEST_MODE_POWER_WB_SETPT_Pwb_setpt_P1_WIDTH                       (11)
#define FEC_L_TEST_MODE_POWER_WB_SETPT_Pwb_setpt_P1_MASK                        (0x07FF0000)

#define FEC_L_TEST_MODE_POWER_WB_SETPT_Pwb_setpt_P0_LSB                         (0)
#define FEC_L_TEST_MODE_POWER_WB_SETPT_Pwb_setpt_P0_WIDTH                       (11)
#define FEC_L_TEST_MODE_POWER_WB_SETPT_Pwb_setpt_P0_MASK                        (0x000007FF)

#define FEC_L_TEST_MODE_POWER_IB_SETPT_HI_Pib_setpt_hi_P1_LSB                   (16)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_HI_Pib_setpt_hi_P1_WIDTH                 (11)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_HI_Pib_setpt_hi_P1_MASK                  (0x07FF0000)

#define FEC_L_TEST_MODE_POWER_IB_SETPT_HI_Pib_setpt_hi_P0_LSB                   (0)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_HI_Pib_setpt_hi_P0_WIDTH                 (11)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_HI_Pib_setpt_hi_P0_MASK                  (0x000007FF)

#define FEC_L_TEST_MODE_POWER_IB_SETPT_LO_Pib_setpt_lo_P1_LSB                   (16)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_LO_Pib_setpt_lo_P1_WIDTH                 (11)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_LO_Pib_setpt_lo_P1_MASK                  (0x07FF0000)

#define FEC_L_TEST_MODE_POWER_IB_SETPT_LO_Pib_setpt_lo_P0_LSB                   (0)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_LO_Pib_setpt_lo_P0_WIDTH                 (11)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_LO_Pib_setpt_lo_P0_MASK                  (0x000007FF)

#define FEC_L_TEST_MODE_POWER_IB_SETPT_MAX_Pib_setpt_max_P1_LSB                 (16)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_MAX_Pib_setpt_max_P1_WIDTH               (11)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_MAX_Pib_setpt_max_P1_MASK                (0x07FF0000)

#define FEC_L_TEST_MODE_POWER_IB_SETPT_MAX_Pib_setpt_max_P0_LSB                 (0)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_MAX_Pib_setpt_max_P0_WIDTH               (11)
#define FEC_L_TEST_MODE_POWER_IB_SETPT_MAX_Pib_setpt_max_P0_MASK                (0x000007FF)

#define FEC_L_TEST_MODE_POWER_RSSI_C0_Rssi_C0_A1_LSB                            (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C0_Rssi_C0_A1_WIDTH                          (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C0_Rssi_C0_A1_MASK                           (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_RSSI_C0_Rssi_C0_A0_LSB                            (0)
#define FEC_L_TEST_MODE_POWER_RSSI_C0_Rssi_C0_A0_WIDTH                          (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C0_Rssi_C0_A0_MASK                           (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_RSSI_C1_Rssi_C1_A1_LSB                            (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C1_Rssi_C1_A1_WIDTH                          (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C1_Rssi_C1_A1_MASK                           (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_RSSI_C1_Rssi_C1_A0_LSB                            (0)
#define FEC_L_TEST_MODE_POWER_RSSI_C1_Rssi_C1_A0_WIDTH                          (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C1_Rssi_C1_A0_MASK                           (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_RSSI_C2_Rssi_C2_A1_LSB                            (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C2_Rssi_C2_A1_WIDTH                          (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C2_Rssi_C2_A1_MASK                           (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_RSSI_C2_Rssi_C2_A0_LSB                            (0)
#define FEC_L_TEST_MODE_POWER_RSSI_C2_Rssi_C2_A0_WIDTH                          (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C2_Rssi_C2_A0_MASK                           (0x0000FFFF)

#define FEC_L_TEST_MODE_POWER_RSSI_C3_Rssi_C3_A1_LSB                            (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C3_Rssi_C3_A1_WIDTH                          (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C3_Rssi_C3_A1_MASK                           (0xFFFF0000)

#define FEC_L_TEST_MODE_POWER_RSSI_C3_Rssi_C3_A0_LSB                            (0)
#define FEC_L_TEST_MODE_POWER_RSSI_C3_Rssi_C3_A0_WIDTH                          (16)
#define FEC_L_TEST_MODE_POWER_RSSI_C3_Rssi_C3_A0_MASK                           (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF1_STATUS_LSB                         (0)
#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF1_STATUS_WIDTH                       (2)
#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF1_STATUS_MASK                        (0x00000003)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF1_FRAME_CNT_LSB                  (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF1_FRAME_CNT_WIDTH                (11)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF1_FRAME_CNT_MASK                 (0xFFE00000)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF1_S_CNT_LSB                      (0)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF1_S_CNT_WIDTH                    (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF1_S_CNT_MASK                     (0x001FFFFF)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF1_FRAME_CNT_LSB                  (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF1_FRAME_CNT_WIDTH                (11)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF1_FRAME_CNT_MASK                 (0xFFE00000)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF1_S_CNT_LSB                      (0)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF1_S_CNT_WIDTH                    (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF1_S_CNT_MASK                     (0x001FFFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF1_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF1_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF1_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF1_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF1_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF1_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF1_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF2_STATUS_LSB                         (0)
#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF2_STATUS_WIDTH                       (2)
#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF2_STATUS_MASK                        (0x00000003)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF2_FRAME_CNT_LSB                  (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF2_FRAME_CNT_WIDTH                (11)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF2_FRAME_CNT_MASK                 (0xFFE00000)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF2_S_CNT_LSB                      (0)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF2_S_CNT_WIDTH                    (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF2_S_CNT_MASK                     (0x001FFFFF)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF2_FRAME_CNT_LSB                  (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF2_FRAME_CNT_WIDTH                (11)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF2_FRAME_CNT_MASK                 (0xFFE00000)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF2_S_CNT_LSB                      (0)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF2_S_CNT_WIDTH                    (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF2_S_CNT_MASK                     (0x001FFFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF2_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF2_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF2_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF2_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF2_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF2_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF2_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF3_STATUS_LSB                         (0)
#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF3_STATUS_WIDTH                       (2)
#define FEC_L_INTER_DUMP_REPORT_STATUS_BUFF3_STATUS_MASK                        (0x00000003)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF3_FRAME_CNT_LSB                  (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF3_FRAME_CNT_WIDTH                (11)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF3_FRAME_CNT_MASK                 (0xFFE00000)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF3_S_CNT_LSB                      (0)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF3_S_CNT_WIDTH                    (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A0_BUFF3_S_CNT_MASK                     (0x001FFFFF)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF3_FRAME_CNT_LSB                  (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF3_FRAME_CNT_WIDTH                (11)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF3_FRAME_CNT_MASK                 (0xFFE00000)

#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF3_S_CNT_LSB                      (0)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF3_S_CNT_WIDTH                    (21)
#define FEC_L_INTER_DUMP_REPORT_SFBD_CC_A1_BUFF3_S_CNT_MASK                     (0x001FFFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G0_BUFF3_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G1_BUFF3_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G2_BUFF3_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G3_BUFF3_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G4_BUFF3_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A1_S_CNT_LSB           (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A1_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A1_S_CNT_MASK          (0xFFFF0000)

#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A0_S_CNT_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A0_S_CNT_WIDTH         (16)
#define FEC_L_INTER_DUMP_REPORT_GAIN_UPD_OFT_CC_G5_BUFF3_A0_S_CNT_MASK          (0x0000FFFF)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G0_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G0_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G1_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G1_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G2_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G2_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G3_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G3_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G4_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G4_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A0_G5_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TRANS_DUR_LSB               (16)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TRANS_DUR_WIDTH             (6)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TRANS_DUR_MASK              (0x003F0000)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_EXP_LSB                     (4)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_EXP_WIDTH                   (5)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_EXP_MASK                    (0x000001F0)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TIA_LSB                     (2)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TIA_WIDTH                   (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TIA_MASK                    (0x00000004)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_TIA_BIT                     (0x00000004)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_ABB_BYP_LSB                 (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_ABB_BYP_WIDTH               (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_ABB_BYP_MASK                (0x00000002)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_ABB_BYP_BIT                 (0x00000002)

#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_GAIN_CHG_FLAG_LSB           (0)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_GAIN_CHG_FLAG_WIDTH         (1)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_GAIN_CHG_FLAG_MASK          (0x00000001)
#define FEC_L_INTER_DUMP_REPORT_INFO_CC_A1_G5_BUFF3_GAIN_CHG_FLAG_BIT           (0x00000001)


#define FEC_MMTX_TX_SHM_DMA_W_CON_W_ON_LSB                                      (0)
#define FEC_MMTX_TX_SHM_DMA_W_CON_W_ON_WIDTH                                    (1)
#define FEC_MMTX_TX_SHM_DMA_W_CON_W_ON_MASK                                     (0x00000001)
#define FEC_MMTX_TX_SHM_DMA_W_CON_W_ON_BIT                                      (0x00000001)

#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_ALLOW_SLEEP_LSB                            (12)
#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_ALLOW_SLEEP_WIDTH                          (1)
#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_ALLOW_SLEEP_MASK                           (0x00001000)
#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_ALLOW_SLEEP_BIT                            (0x00001000)

#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_SETTING_HW_LSB                             (8)
#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_SETTING_HW_WIDTH                           (1)
#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_SETTING_HW_MASK                            (0x00000100)
#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_SETTING_HW_BIT                             (0x00000100)

#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_CAL_DL_LSB                                 (4)
#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_CAL_DL_WIDTH                               (1)
#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_CAL_DL_MASK                                (0x00000010)
#define FEC_MMTX_TX_SHM_DMA_L_CON_IS_CAL_DL_BIT                                 (0x00000010)

#define FEC_MMTX_TX_SHM_DMA_L_CON_L_ON_LSB                                      (0)
#define FEC_MMTX_TX_SHM_DMA_L_CON_L_ON_WIDTH                                    (1)
#define FEC_MMTX_TX_SHM_DMA_L_CON_L_ON_MASK                                     (0x00000001)
#define FEC_MMTX_TX_SHM_DMA_L_CON_L_ON_BIT                                      (0x00000001)

#define FEC_MMTX_TX_SHM_DMA_GEN_CON_TRG_NUM_LSB                                 (0)
#define FEC_MMTX_TX_SHM_DMA_GEN_CON_TRG_NUM_WIDTH                               (4)
#define FEC_MMTX_TX_SHM_DMA_GEN_CON_TRG_NUM_MASK                                (0x0000000F)

#define FEC_MMTX_TX_SHM_DMA_Tn_CON0_EMI_START_ADDR_LSB                          (7)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON0_EMI_START_ADDR_WIDTH                        (25)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON0_EMI_START_ADDR_MASK                         (0xFFFFFF80)

#define FEC_MMTX_TX_SHM_DMA_Tn_CON1_T_SIZE_LSB                                  (0)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON1_T_SIZE_WIDTH                                (16)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON1_T_SIZE_MASK                                 (0x0000FFFF)

#define FEC_MMTX_TX_SHM_DMA_Tn_CON2_FMT_IDX_LSB                                 (0)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON2_FMT_IDX_WIDTH                               (2)
#define FEC_MMTX_TX_SHM_DMA_Tn_CON2_FMT_IDX_MASK                                (0x00000003)

#define FEC_MMTX_TX_RF_CW_LUT_INFO_LUT_SEL_LSB                                  (0)
#define FEC_MMTX_TX_RF_CW_LUT_INFO_LUT_SEL_WIDTH                                (2)
#define FEC_MMTX_TX_RF_CW_LUT_INFO_LUT_SEL_MASK                                 (0x00000003)

#define FEC_MMTX_FIX_GAIN_L1_CFG_PMIC_CW_NUM_LSB                                (16)
#define FEC_MMTX_FIX_GAIN_L1_CFG_PMIC_CW_NUM_WIDTH                              (1)
#define FEC_MMTX_FIX_GAIN_L1_CFG_PMIC_CW_NUM_MASK                               (0x00010000)
#define FEC_MMTX_FIX_GAIN_L1_CFG_PMIC_CW_NUM_BIT                                (0x00010000)

#define FEC_MMTX_FIX_GAIN_L1_CFG_MIPI_CW_NUM_LSB                                (12)
#define FEC_MMTX_FIX_GAIN_L1_CFG_MIPI_CW_NUM_WIDTH                              (3)
#define FEC_MMTX_FIX_GAIN_L1_CFG_MIPI_CW_NUM_MASK                               (0x00007000)

#define FEC_MMTX_FIX_GAIN_L1_CFG_RF_CW_NUM_LSB                                  (8)
#define FEC_MMTX_FIX_GAIN_L1_CFG_RF_CW_NUM_WIDTH                                (2)
#define FEC_MMTX_FIX_GAIN_L1_CFG_RF_CW_NUM_MASK                                 (0x00000300)

#define FEC_MMTX_FIX_GAIN_L1_CFG_BB_GAIN_EN_LSB                                 (4)
#define FEC_MMTX_FIX_GAIN_L1_CFG_BB_GAIN_EN_WIDTH                               (1)
#define FEC_MMTX_FIX_GAIN_L1_CFG_BB_GAIN_EN_MASK                                (0x00000010)
#define FEC_MMTX_FIX_GAIN_L1_CFG_BB_GAIN_EN_BIT                                 (0x00000010)

#define FEC_MMTX_FIX_GAIN_L1_CFG_FIX_GAIN_EN_LSB                                (0)
#define FEC_MMTX_FIX_GAIN_L1_CFG_FIX_GAIN_EN_WIDTH                              (2)
#define FEC_MMTX_FIX_GAIN_L1_CFG_FIX_GAIN_EN_MASK                               (0x00000003)

#define FEC_MMTX_FIX_GAIN_BB_FIX_BB_GAIN_LSB                                    (0)
#define FEC_MMTX_FIX_GAIN_BB_FIX_BB_GAIN_WIDTH                                  (32)
#define FEC_MMTX_FIX_GAIN_BB_FIX_BB_GAIN_MASK                                   (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_RF_CW0_FIX_RF_CW0_LSB                                 (0)
#define FEC_MMTX_FIX_GAIN_RF_CW0_FIX_RF_CW0_WIDTH                               (32)
#define FEC_MMTX_FIX_GAIN_RF_CW0_FIX_RF_CW0_MASK                                (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_RF_CW1_FIX_RF_CW1_LSB                                 (0)
#define FEC_MMTX_FIX_GAIN_RF_CW1_FIX_RF_CW1_WIDTH                               (32)
#define FEC_MMTX_FIX_GAIN_RF_CW1_FIX_RF_CW1_MASK                                (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_PMIC_CW0_FIX_PMIC_CW0_LSB                             (0)
#define FEC_MMTX_FIX_GAIN_PMIC_CW0_FIX_PMIC_CW0_WIDTH                           (32)
#define FEC_MMTX_FIX_GAIN_PMIC_CW0_FIX_PMIC_CW0_MASK                            (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_DET_BPI_FIX_DET_BPI_LSB                               (0)
#define FEC_MMTX_FIX_GAIN_DET_BPI_FIX_DET_BPI_WIDTH                             (4)
#define FEC_MMTX_FIX_GAIN_DET_BPI_FIX_DET_BPI_MASK                              (0x0000000F)

#define FEC_MMTX_FIX_GAIN_MIPI_CW0_L_FIX_MIPI_CW0_L_LSB                         (0)
#define FEC_MMTX_FIX_GAIN_MIPI_CW0_L_FIX_MIPI_CW0_L_WIDTH                       (32)
#define FEC_MMTX_FIX_GAIN_MIPI_CW0_L_FIX_MIPI_CW0_L_MASK                        (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_MIPI_CW0_H_FIX_MIPI_CW0_H_LSB                         (0)
#define FEC_MMTX_FIX_GAIN_MIPI_CW0_H_FIX_MIPI_CW0_H_WIDTH                       (32)
#define FEC_MMTX_FIX_GAIN_MIPI_CW0_H_FIX_MIPI_CW0_H_MASK                        (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_MIPI_CW1_L_FIX_MIPI_CW1_L_LSB                         (0)
#define FEC_MMTX_FIX_GAIN_MIPI_CW1_L_FIX_MIPI_CW1_L_WIDTH                       (32)
#define FEC_MMTX_FIX_GAIN_MIPI_CW1_L_FIX_MIPI_CW1_L_MASK                        (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_MIPI_CW1_H_FIX_MIPI_CW1_H_LSB                         (0)
#define FEC_MMTX_FIX_GAIN_MIPI_CW1_H_FIX_MIPI_CW1_H_WIDTH                       (32)
#define FEC_MMTX_FIX_GAIN_MIPI_CW1_H_FIX_MIPI_CW1_H_MASK                        (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_MIPI_CW2_L_FIX_MIPI_CW2_L_LSB                         (0)
#define FEC_MMTX_FIX_GAIN_MIPI_CW2_L_FIX_MIPI_CW2_L_WIDTH                       (32)
#define FEC_MMTX_FIX_GAIN_MIPI_CW2_L_FIX_MIPI_CW2_L_MASK                        (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_MIPI_CW2_H_FIX_MIPI_CW2_H_LSB                         (0)
#define FEC_MMTX_FIX_GAIN_MIPI_CW2_H_FIX_MIPI_CW2_H_WIDTH                       (32)
#define FEC_MMTX_FIX_GAIN_MIPI_CW2_H_FIX_MIPI_CW2_H_MASK                        (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_MIPI_CW3_L_FIX_MIPI_CW3_L_LSB                         (0)
#define FEC_MMTX_FIX_GAIN_MIPI_CW3_L_FIX_MIPI_CW3_L_WIDTH                       (32)
#define FEC_MMTX_FIX_GAIN_MIPI_CW3_L_FIX_MIPI_CW3_L_MASK                        (0xFFFFFFFF)

#define FEC_MMTX_FIX_GAIN_MIPI_CW3_H_FIX_MIPI_CW3_H_LSB                         (0)
#define FEC_MMTX_FIX_GAIN_MIPI_CW3_H_FIX_MIPI_CW3_H_WIDTH                       (32)
#define FEC_MMTX_FIX_GAIN_MIPI_CW3_H_FIX_MIPI_CW3_H_MASK                        (0xFFFFFFFF)

#define FEC_MMTX_TXK_DDPC_ALGO_CFG_CANCEL_RES_GAIN_LSB                          (8)
#define FEC_MMTX_TXK_DDPC_ALGO_CFG_CANCEL_RES_GAIN_WIDTH                        (1)
#define FEC_MMTX_TXK_DDPC_ALGO_CFG_CANCEL_RES_GAIN_MASK                         (0x00000100)
#define FEC_MMTX_TXK_DDPC_ALGO_CFG_CANCEL_RES_GAIN_BIT                          (0x00000100)

#define FEC_MMTX_TXK_DDPC_ALGO_CFG_MEAS_TERM_LSB                                (4)
#define FEC_MMTX_TXK_DDPC_ALGO_CFG_MEAS_TERM_WIDTH                              (1)
#define FEC_MMTX_TXK_DDPC_ALGO_CFG_MEAS_TERM_MASK                               (0x00000010)
#define FEC_MMTX_TXK_DDPC_ALGO_CFG_MEAS_TERM_BIT                                (0x00000010)

#define FEC_MMTX_TXK_DDPC_ALGO_CFG_MEAS_MODE_LSB                                (0)
#define FEC_MMTX_TXK_DDPC_ALGO_CFG_MEAS_MODE_WIDTH                              (1)
#define FEC_MMTX_TXK_DDPC_ALGO_CFG_MEAS_MODE_MASK                               (0x00000001)
#define FEC_MMTX_TXK_DDPC_ALGO_CFG_MEAS_MODE_BIT                                (0x00000001)

#define FEC_MMTX_TXK_DDPC_RESIDUAL_GAIN_RESIDUAL_GAIN_LSB                       (0)
#define FEC_MMTX_TXK_DDPC_RESIDUAL_GAIN_RESIDUAL_GAIN_WIDTH                     (16)
#define FEC_MMTX_TXK_DDPC_RESIDUAL_GAIN_RESIDUAL_GAIN_MASK                      (0x0000FFFF)


#endif //#ifndef _FEC_CMIF_REG_MT6291_H_

