// Generated by CIRCT 42e53322a
module top_module(	// /tmp/tmp.YnnbacuFfb/47863_verilog-doc_HDLBits_Verilog_Language_Vectors_vectorr.cleaned.mlir:2:3
  input  [7:0] in,	// /tmp/tmp.YnnbacuFfb/47863_verilog-doc_HDLBits_Verilog_Language_Vectors_vectorr.cleaned.mlir:2:28
  output [7:0] out	// /tmp/tmp.YnnbacuFfb/47863_verilog-doc_HDLBits_Verilog_Language_Vectors_vectorr.cleaned.mlir:2:42
);

  assign out = {<<{in}};	// /tmp/tmp.YnnbacuFfb/47863_verilog-doc_HDLBits_Verilog_Language_Vectors_vectorr.cleaned.mlir:3:10, :4:5
endmodule

